Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 12 18:18:58 2022
| Host         : HP-ZBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab505_timing_summary_routed.rpt -pb lab505_timing_summary_routed.pb -rpx lab505_timing_summary_routed.rpx -warn_on_violation
| Design       : lab505
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   3           
SYNTH-10   Warning           Wide multiplier                                         3           
TIMING-20  Warning           Non-clocked latch                                       33          
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
LATCH-1    Advisory          Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.661        0.000                      0                  654        0.363        0.000                      0                  654       15.000        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLOCK_20              {0.000 25.000}     50.000          20.000          
  clk_out1_clk_wiz_0  {0.000 16.500}     50.000          20.000          
  clk_out2_clk_wiz_0  {16.625 33.125}    50.000          20.000          
  clk_out3_clk_wiz_0  {33.375 49.875}    50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_20                                                                                                                                                               15.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       42.852        0.000                      0                   22        0.363        0.000                      0                   22       16.150        0.000                       0                    13  
  clk_out2_clk_wiz_0                                                                                                                                                   47.817        0.000                       0                     4  
  clk_out3_clk_wiz_0                                                                                                                                                   15.590        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                   48.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0       11.031        0.000                      0                   11       34.153        0.000                      0                   11  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       10.661        0.000                      0                   36       33.302        0.000                      0                   36  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0       28.545        0.000                      0                   32       16.751        0.000                      0                   32  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0       27.933        0.000                      0                  596       15.115        0.000                      0                  596  
clk_out2_clk_wiz_0  clk_out3_clk_wiz_0       13.463        0.000                      0                   68       32.523        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out3_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  
(none)                                  clk_out3_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_20
  To Clock:  CLOCK_20

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_20
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK_20 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.852ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 1.581ns (22.415%)  route 5.472ns (77.585%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     3.192 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589     3.780    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063     3.843 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729     4.572    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414     4.986 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008     4.994    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.207 r  PC_next_inferred__0_i_15/O[1]
                         net (fo=1, routed)           0.346     5.553    PC_next_inferred__0_i_15_n_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.152     5.705 r  PC_next_inferred__0_i_6/O
                         net (fo=1, routed)           0.000     5.705    PC_next[5]
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/C
                         clock pessimism             -0.442    48.716    
                         clock uncertainty           -0.195    48.522    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.035    48.557    PC_reg[5]
  -------------------------------------------------------------------
                         required time                         48.557    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 42.852    

Slack (MET) :             42.887ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 1.639ns (23.101%)  route 5.456ns (76.899%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 49.256 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     3.192 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589     3.780    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063     3.843 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729     4.572    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414     4.986 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008     4.994    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.052 r  PC_next_inferred__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.052    PC_next_inferred__0_i_15_n_1
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.265 r  PC_next_inferred__0_i_13/O[1]
                         net (fo=1, routed)           0.330     5.595    PC_next_inferred__0_i_13_n_7
    SLICE_X57Y75         LUT5 (Prop_lut5_I2_O)        0.152     5.747 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000     5.747    PC_next[9]
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.538    49.256    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/C
                         clock pessimism             -0.462    48.794    
                         clock uncertainty           -0.195    48.599    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.034    48.633    PC_reg[9]
  -------------------------------------------------------------------
                         required time                         48.633    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 42.887    

Slack (MET) :             42.954ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.537ns (22.233%)  route 5.376ns (77.767%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 49.140 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     3.192 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589     3.780    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063     3.843 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729     4.572    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414     4.986 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008     4.994    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     5.173 r  PC_next_inferred__0_i_15/O[3]
                         net (fo=1, routed)           0.250     5.423    PC_next_inferred__0_i_15_n_5
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.142     5.565 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000     5.565    PC_next[7]
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.422    49.140    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/C
                         clock pessimism             -0.462    48.678    
                         clock uncertainty           -0.195    48.484    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.035    48.519    PC_reg[7]
  -------------------------------------------------------------------
                         required time                         48.519    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                 42.954    

Slack (MET) :             42.967ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 1.523ns (22.157%)  route 5.351ns (77.843%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 49.059 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     3.204 r  a4/file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.446     3.650    rd1[0]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.181     3.831 r  rd1_inst__30/O
                         net (fo=21, routed)          0.654     4.484    A[0]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.168     4.652 r  PC_next_inferred__0_i_27/O
                         net (fo=1, routed)           0.000     4.652    PC_next_inferred__0_i_27_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     4.923 r  PC_next_inferred__0_i_16/O[1]
                         net (fo=1, routed)           0.450     5.374    PC_next_inferred__0_i_16_n_7
    SLICE_X55Y73         LUT5 (Prop_lut5_I2_O)        0.152     5.526 r  PC_next_inferred__0_i_10/O
                         net (fo=1, routed)           0.000     5.526    PC_next[1]
    SLICE_X55Y73         FDRE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    49.059    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[1]/C
                         clock pessimism             -0.407    48.652    
                         clock uncertainty           -0.195    48.457    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.035    48.492    PC_reg[1]
  -------------------------------------------------------------------
                         required time                         48.492    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                 42.967    

Slack (MET) :             42.978ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 1.568ns (22.638%)  route 5.358ns (77.362%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     3.192 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589     3.780    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063     3.843 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729     4.572    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414     4.986 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008     4.994    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.052 r  PC_next_inferred__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.052    PC_next_inferred__0_i_15_n_1
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     5.191 r  PC_next_inferred__0_i_13/O[0]
                         net (fo=1, routed)           0.232     5.423    PC_next_inferred__0_i_13_n_8
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.155     5.578 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000     5.578    PC_next[8]
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/C
                         clock pessimism             -0.442    48.716    
                         clock uncertainty           -0.195    48.522    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.035    48.557    PC_reg[8]
  -------------------------------------------------------------------
                         required time                         48.557    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                 42.978    

Slack (MET) :             42.979ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 1.562ns (22.304%)  route 5.441ns (77.696%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 49.256 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     3.192 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589     3.780    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063     3.843 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729     4.572    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414     4.986 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008     4.994    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.052 r  PC_next_inferred__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.052    PC_next_inferred__0_i_15_n_1
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     5.188 r  PC_next_inferred__0_i_13/O[2]
                         net (fo=1, routed)           0.315     5.503    PC_next_inferred__0_i_13_n_6
    SLICE_X57Y75         LUT5 (Prop_lut5_I2_O)        0.152     5.655 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000     5.655    PC_next[10]
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.538    49.256    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/C
                         clock pessimism             -0.462    48.794    
                         clock uncertainty           -0.195    48.599    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.035    48.634    PC_reg[10]
  -------------------------------------------------------------------
                         required time                         48.634    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                 42.979    

Slack (MET) :             42.988ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.510ns (21.955%)  route 5.368ns (78.045%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 49.140 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     3.192 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589     3.780    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063     3.843 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729     4.572    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414     4.986 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008     4.994    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     5.133 r  PC_next_inferred__0_i_15/O[0]
                         net (fo=1, routed)           0.242     5.374    PC_next_inferred__0_i_15_n_8
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.155     5.529 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000     5.529    PC_next[4]
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.422    49.140    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
                         clock pessimism             -0.462    48.678    
                         clock uncertainty           -0.195    48.484    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.034    48.518    PC_reg[4]
  -------------------------------------------------------------------
                         required time                         48.518    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                 42.988    

Slack (MET) :             42.999ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.386ns (20.260%)  route 5.455ns (79.740%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 49.059 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     3.192 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589     3.780    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063     3.843 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729     4.572    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.432     5.004 r  PC_next_inferred__0_i_16/O[2]
                         net (fo=1, routed)           0.337     5.341    PC_next_inferred__0_i_16_n_6
    SLICE_X55Y73         LUT5 (Prop_lut5_I2_O)        0.152     5.493 r  PC_next_inferred__0_i_9/O
                         net (fo=1, routed)           0.000     5.493    PC_next[2]
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    49.059    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C
                         clock pessimism             -0.407    48.652    
                         clock uncertainty           -0.195    48.457    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.035    48.492    PC_reg[2]
  -------------------------------------------------------------------
                         required time                         48.492    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 42.999    

Slack (MET) :             43.044ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 1.504ns (21.925%)  route 5.356ns (78.075%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     3.192 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589     3.780    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063     3.843 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729     4.572    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414     4.986 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008     4.994    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     5.130 r  PC_next_inferred__0_i_15/O[2]
                         net (fo=1, routed)           0.230     5.360    PC_next_inferred__0_i_15_n_6
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.152     5.512 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000     5.512    PC_next[6]
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
                         clock pessimism             -0.442    48.716    
                         clock uncertainty           -0.195    48.522    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.034    48.556    PC_reg[6]
  -------------------------------------------------------------------
                         required time                         48.556    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                 43.044    

Slack (MET) :             43.075ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 1.411ns (20.861%)  route 5.353ns (79.139%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 49.059 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          1.203     3.139    a4/file_reg_r1_0_31_0_5/ADDRA3
    SLICE_X50Y70         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     3.192 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589     3.780    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063     3.843 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729     4.572    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.467     5.039 r  PC_next_inferred__0_i_16/O[3]
                         net (fo=1, routed)           0.235     5.274    PC_next_inferred__0_i_16_n_5
    SLICE_X55Y73         LUT5 (Prop_lut5_I2_O)        0.142     5.416 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000     5.416    PC_next[3]
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    49.059    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
                         clock pessimism             -0.407    48.652    
                         clock uncertainty           -0.195    48.457    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.034    48.491    PC_reg[3]
  -------------------------------------------------------------------
                         required time                         48.491    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                 43.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.156ns (28.108%)  route 0.399ns (71.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.034ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    -0.360    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.260 r  PC_reg[7]/Q
                         net (fo=6, routed)           0.205    -0.055    PC[7]
    SLICE_X57Y75         LUT5 (Prop_lut5_I3_O)        0.028    -0.027 r  PC_plus_inferred_i_1/O
                         net (fo=2, routed)           0.194     0.167    PC_plus[10]
    SLICE_X57Y75         LUT5 (Prop_lut5_I4_O)        0.028     0.195 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000     0.195    PC_next[10]
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.352    -0.034    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/C
                         clock pessimism             -0.194    -0.228    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.060    -0.168    PC_reg[10]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.198ns (37.101%)  route 0.336ns (62.899%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.131ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.186    -0.386    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.286 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.247    -0.039    PC[3]
    SLICE_X55Y74         LUT3 (Prop_lut3_I2_O)        0.030    -0.009 r  PC_plus_inferred_i_7/O
                         net (fo=2, routed)           0.088     0.079    PC_plus[4]
    SLICE_X55Y74         LUT5 (Prop_lut5_I4_O)        0.068     0.147 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000     0.147    PC_next[4]
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.255    -0.131    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
                         clock pessimism             -0.186    -0.317    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.060    -0.257    PC_reg[4]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.156ns (32.891%)  route 0.318ns (67.109%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.131ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    -0.360    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.260 r  PC_reg[7]/Q
                         net (fo=6, routed)           0.148    -0.111    PC[7]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.028    -0.083 r  PC_plus_inferred_i_4/O
                         net (fo=2, routed)           0.170     0.087    PC_plus[7]
    SLICE_X55Y74         LUT5 (Prop_lut5_I4_O)        0.028     0.115 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000     0.115    PC_next[7]
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.255    -0.131    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/C
                         clock pessimism             -0.229    -0.360    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.060    -0.300    PC_reg[7]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.156ns (28.678%)  route 0.388ns (71.322%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    -0.360    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.260 r  PC_reg[7]/Q
                         net (fo=6, routed)           0.256    -0.004    PC[7]
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.028     0.024 r  PC_plus_inferred_i_3/O
                         net (fo=2, routed)           0.132     0.156    PC_plus[8]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.028     0.184 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000     0.184    PC_next[8]
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.281    -0.105    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/C
                         clock pessimism             -0.186    -0.291    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.060    -0.231    PC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 PC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.263ns (44.039%)  route 0.334ns (55.961%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.034ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 r  PC_reg[8]/Q
                         net (fo=5, routed)           0.172    -0.059    PC[8]
    SLICE_X56Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     0.036 r  PC_offset_inferred_i_1/O[1]
                         net (fo=1, routed)           0.162     0.198    PC_offset[9]
    SLICE_X57Y75         LUT5 (Prop_lut5_I0_O)        0.068     0.266 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000     0.266    PC_next[9]
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.352    -0.034    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/C
                         clock pessimism             -0.186    -0.220    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.060    -0.160    PC_reg[9]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.201ns (38.272%)  route 0.324ns (61.728%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.186    -0.386    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.286 f  PC_reg[2]/Q
                         net (fo=59, routed)          0.264    -0.022    PC[2]
    SLICE_X55Y73         LUT1 (Prop_lut1_I0_O)        0.032     0.010 r  PC_plus_inferred_i_9/O
                         net (fo=2, routed)           0.060     0.070    PC_plus[2]
    SLICE_X55Y73         LUT5 (Prop_lut5_I4_O)        0.069     0.139 r  PC_next_inferred__0_i_9/O
                         net (fo=1, routed)           0.000     0.139    PC_next[2]
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.216    -0.170    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C
                         clock pessimism             -0.216    -0.386    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.061    -0.325    PC_reg[2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.197ns (35.045%)  route 0.365ns (64.955%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 r  PC_reg[5]/Q
                         net (fo=45, routed)          0.237     0.006    PC[5]
    SLICE_X57Y75         LUT5 (Prop_lut5_I3_O)        0.029     0.035 r  PC_plus_inferred_i_5/O
                         net (fo=2, routed)           0.128     0.163    PC_plus[6]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.068     0.231 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000     0.231    PC_next[6]
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.281    -0.105    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
                         clock pessimism             -0.226    -0.331    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.060    -0.271    PC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.156ns (23.848%)  route 0.498ns (76.152%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.186    -0.386    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.286 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.247    -0.039    PC[3]
    SLICE_X55Y74         LUT4 (Prop_lut4_I1_O)        0.028    -0.011 r  PC_plus_inferred_i_6/O
                         net (fo=2, routed)           0.251     0.240    PC_plus[5]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.028     0.268 r  PC_next_inferred__0_i_6/O
                         net (fo=1, routed)           0.000     0.268    PC_next[5]
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.281    -0.105    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/C
                         clock pessimism             -0.196    -0.301    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.061    -0.240    PC_reg[5]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.201ns (34.993%)  route 0.373ns (65.007%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.186    -0.386    PC_reg00_out
    SLICE_X54Y73         FDRE                                         r  PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.286 r  PC_reg[0]/Q
                         net (fo=1, routed)           0.230    -0.056    PC[0]
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.032    -0.024 r  PC_inst__0/O
                         net (fo=4, routed)           0.143     0.119    PC_plus[0]
    SLICE_X54Y73         LUT5 (Prop_lut5_I4_O)        0.069     0.188 r  PC_next_inferred__0_i_11/O
                         net (fo=1, routed)           0.000     0.188    PC_next[0]
    SLICE_X54Y73         FDRE                                         r  PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.216    -0.170    PC_reg00_out
    SLICE_X54Y73         FDRE                                         r  PC_reg[0]/C
                         clock pessimism             -0.216    -0.386    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.060    -0.326    PC_reg[0]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.156ns (26.887%)  route 0.424ns (73.113%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.186    -0.386    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.286 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.230    -0.056    PC[3]
    SLICE_X55Y73         LUT2 (Prop_lut2_I1_O)        0.028    -0.028 r  PC_plus_inferred_i_8/O
                         net (fo=2, routed)           0.194     0.166    PC_plus[3]
    SLICE_X55Y73         LUT5 (Prop_lut5_I4_O)        0.028     0.194 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000     0.194    PC_next[3]
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.216    -0.170    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
                         clock pessimism             -0.216    -0.386    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.060    -0.326    PC_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.520    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 16.500 }
Period(ns):         50.000
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y3    clkWiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X54Y73     PC_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X57Y75     PC_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X55Y73     PC_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X55Y73     PC_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X55Y73     PC_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X55Y74     PC_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X55Y75     PC_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X55Y75     PC_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X54Y73     PC_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X54Y73     PC_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X57Y75     PC_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X57Y75     PC_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X55Y73     PC_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X55Y73     PC_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X55Y73     PC_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X55Y73     PC_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X55Y73     PC_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         33.500      33.150     SLICE_X55Y73     PC_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X54Y73     PC_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X54Y73     PC_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X57Y75     PC_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X57Y75     PC_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X55Y73     PC_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X55Y73     PC_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X55Y73     PC_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X55Y73     PC_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X55Y73     PC_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.500      16.150     SLICE_X55Y73     PC_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 16.625 33.125 }
Period(ns):         50.000
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.183         50.000      47.817     RAMB18_X3Y30     ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         50.000      47.817     RAMB18_X3Y30     ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y4    clkWiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 33.375 49.875 }
Period(ns):         50.000
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y0    a4/clk0_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y5    clkWiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         33.500      32.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.500      15.590     SLICE_X50Y70     a4/file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         50.000      48.400     BUFGCTRL_X0Y2    clkWiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       34.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.031ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.352ns  (logic 1.680ns (50.126%)  route 1.672ns (49.874%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT5=1)
  Clock Path Skew:        -1.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.559 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589    35.147    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063    35.210 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729    35.939    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414    36.353 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008    36.361    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    36.574 r  PC_next_inferred__0_i_15/O[1]
                         net (fo=1, routed)           0.346    36.920    PC_next_inferred__0_i_15_n_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.152    37.072 r  PC_next_inferred__0_i_6/O
                         net (fo=1, routed)           0.000    37.072    PC_next[5]
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/C
                         clock pessimism             -0.775    48.383    
                         clock uncertainty           -0.315    48.069    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.035    48.104    PC_reg[5]
  -------------------------------------------------------------------
                         required time                         48.104    
                         arrival time                         -37.072    
  -------------------------------------------------------------------
                         slack                                 11.031    

Slack (MET) :             11.087ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.393ns  (logic 1.738ns (51.221%)  route 1.655ns (48.779%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 49.256 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.559 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589    35.147    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063    35.210 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729    35.939    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414    36.353 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008    36.361    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    36.419 r  PC_next_inferred__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.419    PC_next_inferred__0_i_15_n_1
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    36.632 r  PC_next_inferred__0_i_13/O[1]
                         net (fo=1, routed)           0.330    36.962    PC_next_inferred__0_i_13_n_7
    SLICE_X57Y75         LUT5 (Prop_lut5_I2_O)        0.152    37.114 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000    37.114    PC_next[9]
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.538    49.256    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/C
                         clock pessimism             -0.775    48.481    
                         clock uncertainty           -0.315    48.166    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.034    48.200    PC_reg[9]
  -------------------------------------------------------------------
                         required time                         48.200    
                         arrival time                         -37.114    
  -------------------------------------------------------------------
                         slack                                 11.087    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.181ns  (logic 1.631ns (51.272%)  route 1.550ns (48.727%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 49.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.580 r  a4/file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.446    35.026    rd1[0]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.181    35.207 r  rd1_inst__30/O
                         net (fo=21, routed)          0.654    35.860    A[0]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.168    36.028 r  PC_next_inferred__0_i_27/O
                         net (fo=1, routed)           0.000    36.028    PC_next_inferred__0_i_27_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    36.299 r  PC_next_inferred__0_i_16/O[1]
                         net (fo=1, routed)           0.450    36.750    PC_next_inferred__0_i_16_n_7
    SLICE_X55Y73         LUT5 (Prop_lut5_I2_O)        0.152    36.902 r  PC_next_inferred__0_i_10/O
                         net (fo=1, routed)           0.000    36.902    PC_next[1]
    SLICE_X55Y73         FDRE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    49.059    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[1]/C
                         clock pessimism             -0.775    48.284    
                         clock uncertainty           -0.315    47.969    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.035    48.004    PC_reg[1]
  -------------------------------------------------------------------
                         required time                         48.004    
                         arrival time                         -36.902    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.144ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.139ns  (logic 1.485ns (47.301%)  route 1.654ns (52.699%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 49.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.559 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589    35.147    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063    35.210 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729    35.939    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.432    36.371 r  PC_next_inferred__0_i_16/O[2]
                         net (fo=1, routed)           0.337    36.708    PC_next_inferred__0_i_16_n_6
    SLICE_X55Y73         LUT5 (Prop_lut5_I2_O)        0.152    36.860 r  PC_next_inferred__0_i_9/O
                         net (fo=1, routed)           0.000    36.860    PC_next[2]
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    49.059    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C
                         clock pessimism             -0.775    48.284    
                         clock uncertainty           -0.315    47.969    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.035    48.004    PC_reg[2]
  -------------------------------------------------------------------
                         required time                         48.004    
                         arrival time                         -36.860    
  -------------------------------------------------------------------
                         slack                                 11.144    

Slack (MET) :             11.154ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.211ns  (logic 1.636ns (50.945%)  route 1.575ns (49.055%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT5=1)
  Clock Path Skew:        -1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 49.140 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.559 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589    35.147    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063    35.210 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729    35.939    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414    36.353 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008    36.361    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    36.540 r  PC_next_inferred__0_i_15/O[3]
                         net (fo=1, routed)           0.250    36.790    PC_next_inferred__0_i_15_n_5
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.142    36.932 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000    36.932    PC_next[7]
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.422    49.140    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/C
                         clock pessimism             -0.775    48.365    
                         clock uncertainty           -0.315    48.051    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.035    48.086    PC_reg[7]
  -------------------------------------------------------------------
                         required time                         48.086    
                         arrival time                         -36.932    
  -------------------------------------------------------------------
                         slack                                 11.154    

Slack (MET) :             11.158ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.225ns  (logic 1.667ns (51.696%)  route 1.558ns (48.303%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -1.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.559 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589    35.147    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063    35.210 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729    35.939    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414    36.353 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008    36.361    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    36.419 r  PC_next_inferred__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.419    PC_next_inferred__0_i_15_n_1
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    36.558 r  PC_next_inferred__0_i_13/O[0]
                         net (fo=1, routed)           0.232    36.790    PC_next_inferred__0_i_13_n_8
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.155    36.945 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000    36.945    PC_next[8]
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/C
                         clock pessimism             -0.775    48.383    
                         clock uncertainty           -0.315    48.069    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.035    48.104    PC_reg[8]
  -------------------------------------------------------------------
                         required time                         48.104    
                         arrival time                         -36.945    
  -------------------------------------------------------------------
                         slack                                 11.158    

Slack (MET) :             11.179ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.302ns  (logic 1.661ns (50.310%)  route 1.641ns (49.690%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 49.256 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.559 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589    35.147    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063    35.210 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729    35.939    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414    36.353 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008    36.361    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    36.419 r  PC_next_inferred__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.419    PC_next_inferred__0_i_15_n_1
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    36.555 r  PC_next_inferred__0_i_13/O[2]
                         net (fo=1, routed)           0.315    36.870    PC_next_inferred__0_i_13_n_6
    SLICE_X57Y75         LUT5 (Prop_lut5_I2_O)        0.152    37.022 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000    37.022    PC_next[10]
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.538    49.256    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/C
                         clock pessimism             -0.775    48.481    
                         clock uncertainty           -0.315    48.166    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.035    48.201    PC_reg[10]
  -------------------------------------------------------------------
                         required time                         48.201    
                         arrival time                         -37.022    
  -------------------------------------------------------------------
                         slack                                 11.179    

Slack (MET) :             11.188ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.176ns  (logic 1.609ns (50.663%)  route 1.567ns (49.337%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT5=1)
  Clock Path Skew:        -1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 49.140 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.559 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589    35.147    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063    35.210 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729    35.939    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414    36.353 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008    36.361    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    36.500 r  PC_next_inferred__0_i_15/O[0]
                         net (fo=1, routed)           0.242    36.742    PC_next_inferred__0_i_15_n_8
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.155    36.897 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000    36.897    PC_next[4]
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.422    49.140    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
                         clock pessimism             -0.775    48.365    
                         clock uncertainty           -0.315    48.051    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.034    48.085    PC_reg[4]
  -------------------------------------------------------------------
                         required time                         48.085    
                         arrival time                         -36.897    
  -------------------------------------------------------------------
                         slack                                 11.188    

Slack (MET) :             11.220ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.062ns  (logic 1.510ns (49.312%)  route 1.552ns (50.688%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 49.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.559 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589    35.147    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063    35.210 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729    35.939    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.467    36.406 r  PC_next_inferred__0_i_16/O[3]
                         net (fo=1, routed)           0.235    36.641    PC_next_inferred__0_i_16_n_5
    SLICE_X55Y73         LUT5 (Prop_lut5_I2_O)        0.142    36.783 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000    36.783    PC_next[3]
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    49.059    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
                         clock pessimism             -0.775    48.284    
                         clock uncertainty           -0.315    47.969    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.034    48.003    PC_reg[3]
  -------------------------------------------------------------------
                         required time                         48.003    
                         arrival time                         -36.783    
  -------------------------------------------------------------------
                         slack                                 11.220    

Slack (MET) :             11.224ns  (required time - arrival time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        3.158ns  (logic 1.603ns (50.757%)  route 1.555ns (49.243%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT5=1)
  Clock Path Skew:        -1.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Source Clock Delay      (SCD):    0.346ns = ( 33.721 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.559 r  a4/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.589    35.147    rd1[1]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.063    35.210 r  rd1_inst__29/O
                         net (fo=22, routed)          0.729    35.939    A[1]
    SLICE_X54Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.414    36.353 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.008    36.361    PC_next_inferred__0_i_16_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    36.497 r  PC_next_inferred__0_i_15/O[2]
                         net (fo=1, routed)           0.230    36.727    PC_next_inferred__0_i_15_n_6
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.152    36.879 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000    36.879    PC_next[6]
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
                         clock pessimism             -0.775    48.383    
                         clock uncertainty           -0.315    48.069    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.034    48.103    PC_reg[6]
  -------------------------------------------------------------------
                         required time                         48.103    
                         arrival time                         -36.879    
  -------------------------------------------------------------------
                         slack                                 11.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.153ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.033ns  (logic 0.528ns (51.110%)  route 0.505ns (48.890%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.034ns
    Source Clock Delay      (SCD):    0.211ns = ( 33.586 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.529    33.586    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    33.887 r  a4/file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.097    33.984    rd1[8]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.071    34.055 r  rd1_inst__22/O
                         net (fo=15, routed)          0.268    34.323    A[8]
    SLICE_X54Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090    34.413 r  PC_next_inferred__0_i_13/O[1]
                         net (fo=1, routed)           0.140    34.553    PC_next_inferred__0_i_13_n_7
    SLICE_X57Y75         LUT5 (Prop_lut5_I2_O)        0.066    34.619 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000    34.619    PC_next[9]
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.352    -0.034    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/C
                         clock pessimism              0.125     0.091    
                         clock uncertainty            0.315     0.406    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.060     0.466    PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                          34.619    
  -------------------------------------------------------------------
                         slack                                 34.153    

Slack (MET) :             34.175ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.055ns  (logic 0.568ns (53.817%)  route 0.487ns (46.183%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.034ns
    Source Clock Delay      (SCD):    0.211ns = ( 33.586 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.529    33.586    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    33.887 r  a4/file_reg_r1_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.097    33.984    rd1[8]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.071    34.055 r  rd1_inst__22/O
                         net (fo=15, routed)          0.268    34.323    A[8]
    SLICE_X54Y76         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.129    34.452 r  PC_next_inferred__0_i_13/O[2]
                         net (fo=1, routed)           0.122    34.574    PC_next_inferred__0_i_13_n_6
    SLICE_X57Y75         LUT5 (Prop_lut5_I2_O)        0.067    34.641 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000    34.641    PC_next[10]
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.352    -0.034    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/C
                         clock pessimism              0.125     0.091    
                         clock uncertainty            0.315     0.406    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.060     0.466    PC_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                          34.641    
  -------------------------------------------------------------------
                         slack                                 34.175    

Slack (MET) :             34.232ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.042ns  (logic 0.597ns (57.303%)  route 0.445ns (42.697%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    0.211ns = ( 33.586 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.529    33.586    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374    33.960 r  a4/file_reg_r1_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.122    34.082    rd1[7]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.028    34.110 r  rd1_inst__23/O
                         net (fo=18, routed)          0.225    34.335    A[7]
    SLICE_X54Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088    34.423 r  PC_next_inferred__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.423    PC_next_inferred__0_i_15_n_1
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    34.464 r  PC_next_inferred__0_i_13/O[0]
                         net (fo=1, routed)           0.097    34.561    PC_next_inferred__0_i_13_n_8
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.066    34.627 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000    34.627    PC_next[8]
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.281    -0.105    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/C
                         clock pessimism              0.125     0.020    
                         clock uncertainty            0.315     0.335    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.060     0.395    PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                          34.627    
  -------------------------------------------------------------------
                         slack                                 34.232    

Slack (MET) :             34.263ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.069ns  (logic 0.508ns (47.533%)  route 0.561ns (52.467%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    0.215ns = ( 33.590 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    33.884 r  a4/file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.177    34.060    rd1[5]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.028    34.088 r  rd1_inst__25/O
                         net (fo=20, routed)          0.287    34.375    A[5]
    SLICE_X54Y75         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119    34.494 r  PC_next_inferred__0_i_15/O[2]
                         net (fo=1, routed)           0.097    34.591    PC_next_inferred__0_i_15_n_6
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.067    34.658 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000    34.658    PC_next[6]
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.281    -0.105    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
                         clock pessimism              0.125     0.020    
                         clock uncertainty            0.315     0.335    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.060     0.395    PC_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                          34.658    
  -------------------------------------------------------------------
                         slack                                 34.263    

Slack (MET) :             34.296ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.080ns  (logic 0.547ns (50.650%)  route 0.533ns (49.351%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.131ns
    Source Clock Delay      (SCD):    0.211ns = ( 33.586 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.529    33.586    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374    33.960 r  a4/file_reg_r1_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.122    34.082    rd1[7]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.028    34.110 r  rd1_inst__23/O
                         net (fo=18, routed)          0.298    34.408    A[7]
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.028    34.436 r  PC_next_inferred__0_i_20/O
                         net (fo=1, routed)           0.000    34.436    PC_next_inferred__0_i_20_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    34.485 r  PC_next_inferred__0_i_15/O[3]
                         net (fo=1, routed)           0.112    34.598    PC_next_inferred__0_i_15_n_5
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.068    34.666 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000    34.666    PC_next[7]
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.255    -0.131    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/C
                         clock pessimism              0.125    -0.006    
                         clock uncertainty            0.315     0.309    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.060     0.369    PC_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                          34.666    
  -------------------------------------------------------------------
                         slack                                 34.296    

Slack (MET) :             34.321ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.061ns  (logic 0.470ns (44.285%)  route 0.591ns (55.716%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    0.215ns = ( 33.590 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.887 r  a4/file_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.175    34.061    rd1[3]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.028    34.089 r  rd1_inst__27/O
                         net (fo=17, routed)          0.318    34.407    A[3]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.028    34.435 r  PC_next_inferred__0_i_24/O
                         net (fo=1, routed)           0.000    34.435    PC_next_inferred__0_i_24_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    34.484 r  PC_next_inferred__0_i_16/O[3]
                         net (fo=1, routed)           0.099    34.583    PC_next_inferred__0_i_16_n_5
    SLICE_X55Y73         LUT5 (Prop_lut5_I2_O)        0.068    34.651 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000    34.651    PC_next[3]
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.216    -0.170    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
                         clock pessimism              0.125    -0.045    
                         clock uncertainty            0.315     0.269    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.060     0.329    PC_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                          34.651    
  -------------------------------------------------------------------
                         slack                                 34.321    

Slack (MET) :             34.326ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.106ns  (logic 0.513ns (46.390%)  route 0.593ns (53.610%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.131ns
    Source Clock Delay      (SCD):    0.215ns = ( 33.590 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.886 r  a4/file_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.122    34.007    rd1[4]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.068    34.075 r  rd1_inst__26/O
                         net (fo=20, routed)          0.363    34.438    A[4]
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.028    34.466 r  PC_next_inferred__0_i_23/O
                         net (fo=1, routed)           0.000    34.466    PC_next_inferred__0_i_23_n_1
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    34.521 r  PC_next_inferred__0_i_15/O[0]
                         net (fo=1, routed)           0.109    34.629    PC_next_inferred__0_i_15_n_8
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.066    34.695 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000    34.695    PC_next[4]
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.255    -0.131    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
                         clock pessimism              0.125    -0.006    
                         clock uncertainty            0.315     0.309    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.060     0.369    PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                          34.695    
  -------------------------------------------------------------------
                         slack                                 34.326    

Slack (MET) :             34.327ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.134ns  (logic 0.520ns (45.866%)  route 0.614ns (54.134%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    0.215ns = ( 33.590 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.886 r  a4/file_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.122    34.007    rd1[4]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.068    34.075 r  rd1_inst__26/O
                         net (fo=20, routed)          0.360    34.435    A[4]
    SLICE_X54Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090    34.525 r  PC_next_inferred__0_i_15/O[1]
                         net (fo=1, routed)           0.132    34.657    PC_next_inferred__0_i_15_n_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.066    34.723 r  PC_next_inferred__0_i_6/O
                         net (fo=1, routed)           0.000    34.723    PC_next[5]
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.281    -0.105    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/C
                         clock pessimism              0.125     0.020    
                         clock uncertainty            0.315     0.335    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.061     0.396    PC_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                          34.723    
  -------------------------------------------------------------------
                         slack                                 34.327    

Slack (MET) :             34.481ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.222ns  (logic 0.564ns (46.139%)  route 0.658ns (53.861%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    0.215ns = ( 33.590 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    33.891 r  a4/file_reg_r1_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.124    34.015    rd1[2]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.076    34.091 r  rd1_inst__28/O
                         net (fo=19, routed)          0.404    34.495    A[2]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.069    34.564 r  PC_next_inferred__0_i_25/O
                         net (fo=1, routed)           0.000    34.564    PC_next_inferred__0_i_25_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    34.615 r  PC_next_inferred__0_i_16/O[2]
                         net (fo=1, routed)           0.130    34.745    PC_next_inferred__0_i_16_n_6
    SLICE_X55Y73         LUT5 (Prop_lut5_I2_O)        0.067    34.812 r  PC_next_inferred__0_i_9/O
                         net (fo=1, routed)           0.000    34.812    PC_next[2]
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.216    -0.170    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C
                         clock pessimism              0.125    -0.045    
                         clock uncertainty            0.315     0.269    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.061     0.330    PC_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                          34.812    
  -------------------------------------------------------------------
                         slack                                 34.481    

Slack (MET) :             34.501ns  (arrival time - required time)
  Source:                 a4/file_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            PC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.241ns  (logic 0.647ns (52.119%)  route 0.594ns (47.881%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    0.215ns = ( 33.590 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.385    33.975 r  a4/file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.181    34.156    rd1[0]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.072    34.228 r  rd1_inst__30/O
                         net (fo=21, routed)          0.312    34.539    A[0]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.069    34.608 r  PC_next_inferred__0_i_27/O
                         net (fo=1, routed)           0.000    34.608    PC_next_inferred__0_i_27_n_1
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    34.663 r  PC_next_inferred__0_i_16/O[0]
                         net (fo=1, routed)           0.102    34.765    PC_next_inferred__0_i_16_n_8
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.066    34.831 r  PC_next_inferred__0_i_11/O
                         net (fo=1, routed)           0.000    34.831    PC_next[0]
    SLICE_X54Y73         FDRE                                         r  PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.216    -0.170    PC_reg00_out
    SLICE_X54Y73         FDRE                                         r  PC_reg[0]/C
                         clock pessimism              0.125    -0.045    
                         clock uncertainty            0.315     0.269    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.060     0.329    PC_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                          34.831    
  -------------------------------------------------------------------
                         slack                                 34.501    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.493ns (10.605%)  route 4.156ns (89.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 15.697 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          1.207     2.394    a4/file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.459 r  a4/file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.841     3.301    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    14.922    
                         clock uncertainty           -0.315    14.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.645    13.962    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.493ns (10.854%)  route 4.049ns (89.146%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 15.743 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          1.192     2.380    a4/file_reg_r2_0_31_30_31/DPRA3
    SLICE_X50Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.445 r  a4/file_reg_r2_0_31_30_31/DP/O
                         net (fo=2, routed)           0.749     3.194    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[30]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.968    
                         clock uncertainty           -0.315    14.653    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.645    14.008    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 10.814    

Slack (MET) :             10.923ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.496ns (11.315%)  route 3.887ns (88.685%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 15.697 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          1.205     2.392    a4/file_reg_r2_0_31_0_5/ADDRB3
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.068     2.460 r  a4/file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.575     3.035    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    14.922    
                         clock uncertainty           -0.315    14.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.649    13.958    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                 10.923    

Slack (MET) :             10.998ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.481ns (10.864%)  route 3.946ns (89.136%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 15.697 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          1.205     2.392    a4/file_reg_r2_0_31_0_5/ADDRB3
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     2.445 r  a4/file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.634     3.079    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    14.922    
                         clock uncertainty           -0.315    14.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.530    14.077    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 10.998    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.481ns (11.023%)  route 3.883ns (88.977%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 15.697 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          1.207     2.394    a4/file_reg_r2_0_31_0_5/ADDRA3
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     2.447 r  a4/file_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.568     3.016    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    14.922    
                         clock uncertainty           -0.315    14.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.530    14.077    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.083ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.493ns (11.661%)  route 3.735ns (88.339%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 15.697 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          1.076     2.264    a4/file_reg_r2_0_31_6_11/ADDRA3
    SLICE_X50Y75         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.329 r  a4/file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.551     2.879    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    14.922    
                         clock uncertainty           -0.315    14.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.645    13.962    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                 11.083    

Slack (MET) :             11.144ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.493ns (11.703%)  route 3.720ns (88.297%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 15.743 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          0.830     2.017    a4/file_reg_r2_0_31_24_29/ADDRA3
    SLICE_X50Y78         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.082 r  a4/file_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.782     2.864    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[24]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.968    
                         clock uncertainty           -0.315    14.653    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.645    14.008    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 11.144    

Slack (MET) :             11.182ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.491ns (11.751%)  route 3.687ns (88.249%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 15.743 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          0.988     2.175    a4/file_reg_r2_0_31_24_29/ADDRC3
    SLICE_X50Y78         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.063     2.238 r  a4/file_reg_r2_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.592     2.830    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[28]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.968    
                         clock uncertainty           -0.315    14.653    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.641    14.012    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.012    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                 11.182    

Slack (MET) :             11.213ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.496ns (11.983%)  route 3.643ns (88.017%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 15.743 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          0.951     2.138    a4/file_reg_r2_0_31_18_23/ADDRB3
    SLICE_X50Y77         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.068     2.206 r  a4/file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.585     2.791    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[20]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.968    
                         clock uncertainty           -0.315    14.653    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.649    14.004    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 11.213    

Slack (MET) :             11.221ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.625ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.481ns (11.317%)  route 3.769ns (88.683%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 15.743 - 16.625 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.053     0.392 r  q_inferred_i_115/O
                         net (fo=1, routed)           0.558     0.950    q_inferred_i_115_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.053     1.003 r  q_inferred_i_57/O
                         net (fo=1, routed)           0.131     1.135    q_inferred_i_57_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.053     1.188 r  q_inferred_i_9/O
                         net (fo=33, routed)          1.192     2.380    a4/file_reg_r2_0_31_30_31__0/DPRA3
    SLICE_X50Y80         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     2.433 r  a4/file_reg_r2_0_31_30_31__0/DP/O
                         net (fo=2, routed)           0.469     2.902    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[31]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.968    
                         clock uncertainty           -0.315    14.653    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.530    14.123    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                          -2.902    
  -------------------------------------------------------------------
                         slack                                 11.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.302ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.952ns  (logic 0.156ns (16.380%)  route 0.796ns (83.620%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 49.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    49.640    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    49.740 r  PC_reg[4]/Q
                         net (fo=89, routed)          0.297    50.038    PC[4]
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.028    50.066 r  q_inferred_i_10/O
                         net (fo=33, routed)          0.333    50.399    a4/file_reg_r2_0_31_12_17/ADDRC2
    SLICE_X50Y76         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028    50.427 r  a4/file_reg_r2_0_31_12_17/RAMC_D1/O
                         net (fo=2, routed)           0.166    50.593    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.347    17.291    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.291    
                         arrival time                          50.593    
  -------------------------------------------------------------------
                         slack                                 33.302    

Slack (MET) :             33.308ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.918ns  (logic 0.154ns (16.774%)  route 0.764ns (83.226%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 49.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    49.640    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    49.740 r  PC_reg[4]/Q
                         net (fo=89, routed)          0.297    50.038    PC[4]
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.028    50.066 r  q_inferred_i_10/O
                         net (fo=33, routed)          0.333    50.399    a4/file_reg_r2_0_31_12_17/ADDRC2
    SLICE_X50Y76         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.026    50.425 r  a4/file_reg_r2_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.134    50.558    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[16]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.307    17.251    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.251    
                         arrival time                          50.558    
  -------------------------------------------------------------------
                         slack                                 33.308    

Slack (MET) :             33.313ns  (arrival time - required time)
  Source:                 PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.990ns  (logic 0.156ns (15.764%)  route 0.834ns (84.236%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.386ns = ( 49.614 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.186    49.614    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.100    49.714 r  PC_reg[2]/Q
                         net (fo=59, routed)          0.311    50.024    PC[2]
    SLICE_X57Y76         LUT6 (Prop_lut6_I4_O)        0.028    50.052 r  q_inferred_i_12/O
                         net (fo=34, routed)          0.360    50.413    a4/file_reg_r2_0_31_18_23/ADDRC0
    SLICE_X50Y77         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.028    50.441 r  a4/file_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=2, routed)           0.163    50.603    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.347    17.291    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.291    
                         arrival time                          50.603    
  -------------------------------------------------------------------
                         slack                                 33.313    

Slack (MET) :             33.340ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.990ns  (logic 0.156ns (15.757%)  route 0.834ns (84.243%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 49.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    49.640    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    49.740 r  PC_reg[4]/Q
                         net (fo=89, routed)          0.297    50.038    PC[4]
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.028    50.066 r  q_inferred_i_10/O
                         net (fo=33, routed)          0.320    50.386    a4/file_reg_r2_0_31_30_31__0/DPRA2
    SLICE_X50Y80         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028    50.414 r  a4/file_reg_r2_0_31_30_31__0/DP/O
                         net (fo=2, routed)           0.216    50.630    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[31]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.347    17.291    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.291    
                         arrival time                          50.630    
  -------------------------------------------------------------------
                         slack                                 33.340    

Slack (MET) :             33.350ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.961ns  (logic 0.156ns (16.238%)  route 0.805ns (83.762%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns = ( 16.465 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 49.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    49.640    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    49.740 r  PC_reg[4]/Q
                         net (fo=89, routed)          0.297    50.038    PC[4]
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.028    50.066 r  q_inferred_i_10/O
                         net (fo=33, routed)          0.342    50.408    a4/file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X50Y76         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028    50.436 r  a4/file_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=2, routed)           0.165    50.601    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.590    
                         clock uncertainty            0.315    16.904    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.347    17.251    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.251    
                         arrival time                          50.601    
  -------------------------------------------------------------------
                         slack                                 33.350    

Slack (MET) :             33.350ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.961ns  (logic 0.156ns (16.230%)  route 0.805ns (83.770%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns = ( 16.465 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 49.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    49.640    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    49.740 r  PC_reg[4]/Q
                         net (fo=89, routed)          0.297    50.038    PC[4]
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.028    50.066 r  q_inferred_i_10/O
                         net (fo=33, routed)          0.342    50.408    a4/file_reg_r2_0_31_12_17/ADDRA2
    SLICE_X50Y76         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028    50.436 r  a4/file_reg_r2_0_31_12_17/RAMA_D1/O
                         net (fo=2, routed)           0.166    50.602    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.590    
                         clock uncertainty            0.315    16.904    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.347    17.251    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.251    
                         arrival time                          50.602    
  -------------------------------------------------------------------
                         slack                                 33.350    

Slack (MET) :             33.353ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.921ns  (logic 0.158ns (17.162%)  route 0.763ns (82.838%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns = ( 16.465 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 49.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    49.640    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    49.740 r  PC_reg[4]/Q
                         net (fo=89, routed)          0.297    50.038    PC[4]
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.028    50.066 r  q_inferred_i_10/O
                         net (fo=33, routed)          0.342    50.408    a4/file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X50Y76         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.030    50.438 r  a4/file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.123    50.561    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.590    
                         clock uncertainty            0.315    16.904    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.304    17.208    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.208    
                         arrival time                          50.561    
  -------------------------------------------------------------------
                         slack                                 33.353    

Slack (MET) :             33.354ns  (arrival time - required time)
  Source:                 PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.992ns  (logic 0.156ns (15.726%)  route 0.836ns (84.274%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns = ( 16.465 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.386ns = ( 49.614 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.186    49.614    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.100    49.714 r  PC_reg[2]/Q
                         net (fo=59, routed)          0.274    49.987    PC[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I3_O)        0.028    50.015 r  q_inferred_i_9/O
                         net (fo=33, routed)          0.334    50.350    a4/file_reg_r2_0_31_0_5/ADDRC3
    SLICE_X50Y73         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.028    50.378 r  a4/file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.228    50.606    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.590    
                         clock uncertainty            0.315    16.904    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.347    17.251    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.251    
                         arrival time                          50.606    
  -------------------------------------------------------------------
                         slack                                 33.354    

Slack (MET) :             33.354ns  (arrival time - required time)
  Source:                 PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.031ns  (logic 0.156ns (15.126%)  route 0.875ns (84.874%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.386ns = ( 49.614 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.186    49.614    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.100    49.714 r  PC_reg[2]/Q
                         net (fo=59, routed)          0.274    49.987    PC[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I3_O)        0.028    50.015 r  q_inferred_i_9/O
                         net (fo=33, routed)          0.383    50.398    a4/file_reg_r2_0_31_24_29/ADDRA3
    SLICE_X50Y78         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.028    50.426 r  a4/file_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=2, routed)           0.219    50.645    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[25]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.347    17.291    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.291    
                         arrival time                          50.645    
  -------------------------------------------------------------------
                         slack                                 33.354    

Slack (MET) :             33.377ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.375ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.988ns  (logic 0.156ns (15.791%)  route 0.832ns (84.209%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns = ( 16.465 - 16.625 ) 
    Source Clock Delay      (SCD):    -0.360ns = ( 49.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    49.400    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    49.428 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    49.640    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    49.740 r  PC_reg[4]/Q
                         net (fo=89, routed)          0.297    50.038    PC[4]
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.028    50.066 r  q_inferred_i_10/O
                         net (fo=33, routed)          0.414    50.480    a4/file_reg_r2_0_31_6_11/ADDRB2
    SLICE_X50Y75         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028    50.508 r  a4/file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=2, routed)           0.120    50.628    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.590    
                         clock uncertainty            0.315    16.904    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.347    17.251    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.251    
                         arrival time                          50.628    
  -------------------------------------------------------------------
                         slack                                 33.377    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.545ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.700ns  (logic 0.859ns (50.517%)  route 0.841ns (49.483%))
  Logic Levels:           0  
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Source Clock Delay      (SCD):    0.342ns = ( 33.717 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.371    33.717    a4/file_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.576 r  a4/file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.841    35.417    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    64.922    
                         clock uncertainty           -0.315    64.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.645    63.962    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.962    
                         arrival time                         -35.417    
  -------------------------------------------------------------------
                         slack                                 28.545    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.641ns  (logic 0.859ns (52.343%)  route 0.782ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 65.743 - 66.625 ) 
    Source Clock Delay      (SCD):    0.345ns = ( 33.720 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.374    33.720    a4/file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.579 r  a4/file_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.782    35.361    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[24]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    65.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.968    
                         clock uncertainty           -0.315    64.653    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.645    64.008    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         64.008    
                         arrival time                         -35.361    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.678ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_30_31/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.608ns  (logic 0.859ns (53.408%)  route 0.749ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        -2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 65.743 - 66.625 ) 
    Source Clock Delay      (SCD):    0.347ns = ( 33.722 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.376    33.722    a4/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.581 r  a4/file_reg_r2_0_31_30_31/DP/O
                         net (fo=2, routed)           0.749    35.330    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[30]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    65.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.968    
                         clock uncertainty           -0.315    64.653    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.645    64.008    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         64.008    
                         arrival time                         -35.330    
  -------------------------------------------------------------------
                         slack                                 28.678    

Slack (MET) :             28.800ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.441ns  (logic 0.866ns (60.092%)  route 0.575ns (39.908%))
  Logic Levels:           0  
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Source Clock Delay      (SCD):    0.342ns = ( 33.717 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.371    33.717    a4/file_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866    34.583 r  a4/file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.575    35.158    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    64.922    
                         clock uncertainty           -0.315    64.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.649    63.958    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.958    
                         arrival time                         -35.158    
  -------------------------------------------------------------------
                         slack                                 28.800    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.451ns  (logic 0.866ns (59.695%)  route 0.585ns (40.305%))
  Logic Levels:           0  
  Clock Path Skew:        -2.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 65.743 - 66.625 ) 
    Source Clock Delay      (SCD):    0.343ns = ( 33.718 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.372    33.718    a4/file_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y77         RAMD32                                       r  a4/file_reg_r2_0_31_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866    34.584 r  a4/file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.585    35.168    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[20]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    65.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.968    
                         clock uncertainty           -0.315    64.653    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.649    64.004    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         64.004    
                         arrival time                         -35.168    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.838ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.410ns  (logic 0.859ns (60.942%)  route 0.551ns (39.058%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Source Clock Delay      (SCD):    0.340ns = ( 33.715 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.551    35.124    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    64.922    
                         clock uncertainty           -0.315    64.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.645    63.962    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.962    
                         arrival time                         -35.124    
  -------------------------------------------------------------------
                         slack                                 28.838    

Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.447ns  (logic 0.855ns (59.091%)  route 0.592ns (40.909%))
  Logic Levels:           0  
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 65.743 - 66.625 ) 
    Source Clock Delay      (SCD):    0.345ns = ( 33.720 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.374    33.720    a4/file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.855    34.575 r  a4/file_reg_r2_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.592    35.167    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[28]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    65.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.968    
                         clock uncertainty           -0.315    64.653    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.641    64.012    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         64.012    
                         arrival time                         -35.167    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.875ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.485ns  (logic 0.851ns (57.306%)  route 0.634ns (42.694%))
  Logic Levels:           0  
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Source Clock Delay      (SCD):    0.342ns = ( 33.717 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.371    33.717    a4/file_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.851    34.568 r  a4/file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.634    35.202    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    64.922    
                         clock uncertainty           -0.315    64.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.530    64.077    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         64.077    
                         arrival time                         -35.202    
  -------------------------------------------------------------------
                         slack                                 28.875    

Slack (MET) :             28.899ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.350ns  (logic 0.855ns (63.314%)  route 0.495ns (36.686%))
  Logic Levels:           0  
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Source Clock Delay      (SCD):    0.342ns = ( 33.717 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.371    33.717    a4/file_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.855    34.572 r  a4/file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.495    35.067    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    64.922    
                         clock uncertainty           -0.315    64.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.641    63.966    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.966    
                         arrival time                         -35.067    
  -------------------------------------------------------------------
                         slack                                 28.899    

Slack (MET) :             28.927ns  (required time - arrival time)
  Source:                 a4/file_reg_r2_0_31_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.250ns  (clk_out2_clk_wiz_0 rise@66.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        1.436ns  (logic 0.844ns (58.777%)  route 0.592ns (41.223%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Source Clock Delay      (SCD):    0.340ns = ( 33.715 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844    34.559 r  a4/file_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=2, routed)           0.592    35.151    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    64.922    
                         clock uncertainty           -0.315    64.607    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.530    64.077    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         64.077    
                         arrival time                         -35.151    
  -------------------------------------------------------------------
                         slack                                 28.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.751ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.417ns  (logic 0.297ns (71.179%)  route 0.120ns (28.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns = ( 16.465 - 16.625 ) 
    Source Clock Delay      (SCD):    0.211ns = ( 33.586 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.529    33.586    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.883 r  a4/file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=2, routed)           0.120    34.003    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.590    
                         clock uncertainty            0.315    16.904    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.347    17.251    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.251    
                         arrival time                          34.003    
  -------------------------------------------------------------------
                         slack                                 16.751    

Slack (MET) :             16.754ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.457ns  (logic 0.294ns (64.372%)  route 0.163ns (35.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 33.588 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.531    33.588    a4/file_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y77         RAMD32                                       r  a4/file_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    33.882 r  a4/file_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=2, routed)           0.163    34.044    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.347    17.291    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.291    
                         arrival time                          34.044    
  -------------------------------------------------------------------
                         slack                                 16.754    

Slack (MET) :             16.756ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.460ns  (logic 0.294ns (63.907%)  route 0.166ns (36.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    0.212ns = ( 33.587 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.530    33.587    a4/file_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    33.881 r  a4/file_reg_r2_0_31_12_17/RAMC_D1/O
                         net (fo=2, routed)           0.166    34.047    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.347    17.291    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.291    
                         arrival time                          34.047    
  -------------------------------------------------------------------
                         slack                                 16.756    

Slack (MET) :             16.764ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.467ns  (logic 0.294ns (63.016%)  route 0.173ns (36.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    0.214ns = ( 33.589 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.532    33.589    a4/file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    33.883 r  a4/file_reg_r2_0_31_24_29/RAMC_D1/O
                         net (fo=2, routed)           0.173    34.055    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[29]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.347    17.291    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.291    
                         arrival time                          34.055    
  -------------------------------------------------------------------
                         slack                                 16.764    

Slack (MET) :             16.766ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.430ns  (logic 0.296ns (68.873%)  route 0.134ns (31.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    0.212ns = ( 33.587 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.530    33.587    a4/file_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.883 r  a4/file_reg_r2_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.134    34.016    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[16]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.307    17.251    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.251    
                         arrival time                          34.016    
  -------------------------------------------------------------------
                         slack                                 16.766    

Slack (MET) :             16.797ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.462ns  (logic 0.297ns (64.237%)  route 0.165ns (35.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns = ( 16.465 - 16.625 ) 
    Source Clock Delay      (SCD):    0.212ns = ( 33.587 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.530    33.587    a4/file_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.884 r  a4/file_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=2, routed)           0.165    34.049    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.590    
                         clock uncertainty            0.315    16.904    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.347    17.251    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.251    
                         arrival time                          34.049    
  -------------------------------------------------------------------
                         slack                                 16.797    

Slack (MET) :             16.802ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.424ns  (logic 0.301ns (70.946%)  route 0.123ns (29.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns = ( 16.465 - 16.625 ) 
    Source Clock Delay      (SCD):    0.212ns = ( 33.587 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.530    33.587    a4/file_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    33.888 r  a4/file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.123    34.011    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.590    
                         clock uncertainty            0.315    16.904    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.304    17.208    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.208    
                         arrival time                          34.011    
  -------------------------------------------------------------------
                         slack                                 16.802    

Slack (MET) :             16.834ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.460ns  (logic 0.296ns (64.393%)  route 0.164ns (35.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns = ( 16.465 - 16.625 ) 
    Source Clock Delay      (SCD):    0.211ns = ( 33.586 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.529    33.586    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.882 r  a4/file_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.164    34.045    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.590    
                         clock uncertainty            0.315    16.904    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.307    17.211    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.211    
                         arrival time                          34.045    
  -------------------------------------------------------------------
                         slack                                 16.834    

Slack (MET) :             16.839ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.503ns  (logic 0.296ns (58.900%)  route 0.207ns (41.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    0.213ns = ( 33.588 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.531    33.588    a4/file_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y77         RAMD32                                       r  a4/file_reg_r2_0_31_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.884 r  a4/file_reg_r2_0_31_18_23/RAMC/O
                         net (fo=2, routed)           0.207    34.090    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[22]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.307    17.251    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.251    
                         arrival time                          34.090    
  -------------------------------------------------------------------
                         slack                                 16.839    

Slack (MET) :             16.852ns  (arrival time - required time)
  Source:                 a4/file_reg_r2_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.750ns  (clk_out2_clk_wiz_0 rise@16.625ns - clk_out3_clk_wiz_0 rise@33.375ns)
  Data Path Delay:        0.554ns  (logic 0.297ns (53.645%)  route 0.257ns (46.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 16.504 - 16.625 ) 
    Source Clock Delay      (SCD):    0.214ns = ( 33.589 - 33.375 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.532    33.589    a4/file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.886 r  a4/file_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=2, routed)           0.257    34.142    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.629    
                         clock uncertainty            0.315    16.944    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.347    17.291    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.291    
                         arrival time                          34.142    
  -------------------------------------------------------------------
                         slack                                 16.852    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.933ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 1.089ns (17.739%)  route 5.050ns (82.261%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.605ns = ( 33.980 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.431     4.111    MemtoReg
    SLICE_X49Y74         LUT5 (Prop_lut5_I1_O)        0.170     4.281 r  wd_inferred_i_13/O
                         net (fo=2, routed)           0.510     4.791    a4/file_reg_r2_0_31_18_23/DIA1
    SLICE_X50Y77         RAMD32                                       r  a4/file_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.263    33.980    a4/file_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y77         RAMD32                                       r  a4/file_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.775    33.205    
                         clock uncertainty           -0.315    32.890    
    SLICE_X50Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    32.724    a4/file_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.724    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                 27.933    

Slack (MET) :             28.055ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.089ns (18.120%)  route 4.921ns (81.880%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 33.981 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.037     3.716    MemtoReg
    SLICE_X49Y75         LUT5 (Prop_lut5_I1_O)        0.170     3.886 r  wd_inferred_i_15/O
                         net (fo=2, routed)           0.775     4.662    a4/file_reg_r1_0_31_12_17/DIC1
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.264    33.981    a4/file_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.775    33.206    
                         clock uncertainty           -0.315    32.891    
    SLICE_X50Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.174    32.717    a4/file_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.717    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                 28.055    

Slack (MET) :             28.065ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 1.089ns (18.130%)  route 4.918ns (81.870%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.605ns = ( 33.980 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.431     4.111    MemtoReg
    SLICE_X49Y74         LUT5 (Prop_lut5_I1_O)        0.170     4.281 r  wd_inferred_i_13/O
                         net (fo=2, routed)           0.377     4.659    a4/file_reg_r1_0_31_18_23/DIA1
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.263    33.980    a4/file_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.775    33.205    
                         clock uncertainty           -0.315    32.890    
    SLICE_X50Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    32.724    a4/file_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.724    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                 28.065    

Slack (MET) :             28.210ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 1.089ns (18.553%)  route 4.781ns (81.447%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.605ns = ( 33.980 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.056     3.736    MemtoReg
    SLICE_X49Y76         LUT5 (Prop_lut5_I1_O)        0.170     3.906 r  wd_inferred_i_11/O
                         net (fo=2, routed)           0.616     4.521    a4/file_reg_r1_0_31_18_23/DIB1
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.263    33.980    a4/file_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.775    33.205    
                         clock uncertainty           -0.315    32.890    
    SLICE_X50Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.731    a4/file_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.731    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 28.210    

Slack (MET) :             28.231ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 1.089ns (18.614%)  route 4.762ns (81.386%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 33.982 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.030     3.709    MemtoReg
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.170     3.879 r  wd_inferred_i_5/O
                         net (fo=2, routed)           0.623     4.502    a4/file_reg_r1_0_31_24_29/DIB1
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.265    33.982    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.775    33.207    
                         clock uncertainty           -0.315    32.892    
    SLICE_X50Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.733    a4/file_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                 28.231    

Slack (MET) :             28.298ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.089ns (18.869%)  route 4.682ns (81.131%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 33.977 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          0.898     3.578    MemtoReg
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.170     3.748 r  wd_inferred_i_25/O
                         net (fo=2, routed)           0.675     4.423    a4/file_reg_r2_0_31_6_11/DIA1
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.260    33.977    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.775    33.202    
                         clock uncertainty           -0.315    32.887    
    SLICE_X50Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    32.721    a4/file_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.721    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 28.298    

Slack (MET) :             28.303ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.089ns (18.905%)  route 4.671ns (81.095%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 33.983 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.180     3.859    MemtoReg
    SLICE_X51Y78         LUT5 (Prop_lut5_I1_O)        0.170     4.029 r  wd_inferred_i_1/O
                         net (fo=4, routed)           0.383     4.412    a4/file_reg_r1_0_31_30_31__0/D
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.266    33.983    a4/file_reg_r1_0_31_30_31__0/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.775    33.208    
                         clock uncertainty           -0.315    32.893    
    SLICE_X50Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.178    32.715    a4/file_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         32.715    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 28.303    

Slack (MET) :             28.351ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.089ns (18.853%)  route 4.687ns (81.147%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 33.982 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.016     3.696    MemtoReg
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.170     3.866 r  wd_inferred_i_32/O
                         net (fo=2, routed)           0.562     4.428    a4/file_reg_r1_0_31_0_5/DIA0
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.265    33.982    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.775    33.207    
                         clock uncertainty           -0.315    32.892    
    SLICE_X50Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.113    32.779    a4/file_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         32.779    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                 28.351    

Slack (MET) :             28.352ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.089ns (19.011%)  route 4.639ns (80.989%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 33.981 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          0.872     3.552    MemtoReg
    SLICE_X51Y75         LUT5 (Prop_lut5_I1_O)        0.170     3.722 r  wd_inferred_i_17/O
                         net (fo=2, routed)           0.658     4.380    a4/file_reg_r1_0_31_12_17/DIB1
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.264    33.981    a4/file_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.775    33.206    
                         clock uncertainty           -0.315    32.891    
    SLICE_X50Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.732    a4/file_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 28.352    

Slack (MET) :             28.360ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.375ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.089ns (19.044%)  route 4.629ns (80.956%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 33.979 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          0.864    -0.215    PC[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.068    -0.147 f  q_inferred_i_133/O
                         net (fo=1, routed)           0.205     0.058    q_inferred_i_133_n_1
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.170     0.228 f  q_inferred_i_90/O
                         net (fo=1, routed)           0.570     0.797    q_inferred_i_90_n_1
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.165     0.962 f  q_inferred_i_29/O
                         net (fo=11, routed)          0.768     1.731    q[3]
    SLICE_X53Y78         LUT4 (Prop_lut4_I3_O)        0.063     1.794 f  BNE_inferred_i_2/O
                         net (fo=3, routed)           0.702     2.496    BNE_inferred_i_2_n_1
    SLICE_X52Y77         LUT4 (Prop_lut4_I0_O)        0.184     2.680 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          0.872     3.552    MemtoReg
    SLICE_X51Y75         LUT5 (Prop_lut5_I1_O)        0.170     3.722 r  wd_inferred_i_17/O
                         net (fo=2, routed)           0.649     4.370    a4/file_reg_r2_0_31_12_17/DIB1
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.262    33.979    a4/file_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.775    33.204    
                         clock uncertainty           -0.315    32.889    
    SLICE_X50Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.730    a4/file_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 28.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.115ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.227ns  (logic 0.258ns (21.029%)  route 0.969ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 33.721 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.042    50.017 r  q_inferred_i_22/O
                         net (fo=93, routed)          0.368    50.385    a4/file_reg_r1_0_31_24_29/ADDRD3
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.775    34.496    
                         clock uncertainty            0.315    34.810    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.270    a4/file_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                        -35.270    
                         arrival time                          50.385    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.115ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.227ns  (logic 0.258ns (21.029%)  route 0.969ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 33.721 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.042    50.017 r  q_inferred_i_22/O
                         net (fo=93, routed)          0.368    50.385    a4/file_reg_r1_0_31_24_29/ADDRD3
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.775    34.496    
                         clock uncertainty            0.315    34.810    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.270    a4/file_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -35.270    
                         arrival time                          50.385    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.115ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.227ns  (logic 0.258ns (21.029%)  route 0.969ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 33.721 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.042    50.017 r  q_inferred_i_22/O
                         net (fo=93, routed)          0.368    50.385    a4/file_reg_r1_0_31_24_29/ADDRD3
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.775    34.496    
                         clock uncertainty            0.315    34.810    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.270    a4/file_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                        -35.270    
                         arrival time                          50.385    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.115ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.227ns  (logic 0.258ns (21.029%)  route 0.969ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 33.721 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.042    50.017 r  q_inferred_i_22/O
                         net (fo=93, routed)          0.368    50.385    a4/file_reg_r1_0_31_24_29/ADDRD3
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.775    34.496    
                         clock uncertainty            0.315    34.810    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.270    a4/file_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -35.270    
                         arrival time                          50.385    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.115ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.227ns  (logic 0.258ns (21.029%)  route 0.969ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 33.721 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.042    50.017 r  q_inferred_i_22/O
                         net (fo=93, routed)          0.368    50.385    a4/file_reg_r1_0_31_24_29/ADDRD3
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.775    34.496    
                         clock uncertainty            0.315    34.810    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.270    a4/file_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                        -35.270    
                         arrival time                          50.385    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.115ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.227ns  (logic 0.258ns (21.029%)  route 0.969ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 33.721 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.042    50.017 r  q_inferred_i_22/O
                         net (fo=93, routed)          0.368    50.385    a4/file_reg_r1_0_31_24_29/ADDRD3
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.775    34.496    
                         clock uncertainty            0.315    34.810    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.270    a4/file_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -35.270    
                         arrival time                          50.385    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.115ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.227ns  (logic 0.258ns (21.029%)  route 0.969ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 33.721 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.042    50.017 r  q_inferred_i_22/O
                         net (fo=93, routed)          0.368    50.385    a4/file_reg_r1_0_31_24_29/ADDRD3
    SLICE_X50Y79         RAMS32                                       r  a4/file_reg_r1_0_31_24_29/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMS32                                       r  a4/file_reg_r1_0_31_24_29/RAMD/CLK
                         clock pessimism              0.775    34.496    
                         clock uncertainty            0.315    34.810    
    SLICE_X50Y79         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.460    35.270    a4/file_reg_r1_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                        -35.270    
                         arrival time                          50.385    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.115ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.227ns  (logic 0.258ns (21.029%)  route 0.969ns (78.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 33.721 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.042    50.017 r  q_inferred_i_22/O
                         net (fo=93, routed)          0.368    50.385    a4/file_reg_r1_0_31_24_29/ADDRD3
    SLICE_X50Y79         RAMS32                                       r  a4/file_reg_r1_0_31_24_29/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.375    33.721    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMS32                                       r  a4/file_reg_r1_0_31_24_29/RAMD_D1/CLK
                         clock pessimism              0.775    34.496    
                         clock uncertainty            0.315    34.810    
    SLICE_X50Y79         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.460    35.270    a4/file_reg_r1_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                        -35.270    
                         arrival time                          50.385    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.138ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_30_31/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.269ns  (logic 0.268ns (21.113%)  route 1.001ns (78.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 33.722 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I2_O)        0.052    50.027 r  q_inferred_i_24/O
                         net (fo=93, routed)          0.400    50.428    a4/file_reg_r1_0_31_30_31/A1
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r1_0_31_30_31/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.376    33.722    a4/file_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r1_0_31_30_31/DP/CLK
                         clock pessimism              0.775    34.497    
                         clock uncertainty            0.315    34.811    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.478    35.289    a4/file_reg_r1_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                        -35.289    
                         arrival time                          50.428    
  -------------------------------------------------------------------
                         slack                                 15.138    

Slack (MET) :             15.138ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_30_31/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.625ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.269ns  (logic 0.268ns (21.113%)  route 1.001ns (78.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 33.722 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    48.676    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    48.718 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    49.158    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.216    49.374 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.601    49.975    PC[6]
    SLICE_X51Y80         LUT5 (Prop_lut5_I2_O)        0.052    50.027 r  q_inferred_i_24/O
                         net (fo=93, routed)          0.400    50.428    a4/file_reg_r1_0_31_30_31/A1
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r1_0_31_30_31/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.376    33.722    a4/file_reg_r1_0_31_30_31/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r1_0_31_30_31/SP/CLK
                         clock pessimism              0.775    34.497    
                         clock uncertainty            0.315    34.811    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.478    35.289    a4/file_reg_r1_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                        -35.289    
                         arrival time                          50.428    
  -------------------------------------------------------------------
                         slack                                 15.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       32.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.463ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.669ns  (logic 2.258ns (61.540%)  route 1.411ns (38.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 33.983 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.302ns = ( 15.323 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.544    15.323    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.196    17.519 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.721    18.240    rd_wire[30]
    SLICE_X52Y77         LUT5 (Prop_lut5_I2_O)        0.062    18.302 r  wd_inferred_i_2/O
                         net (fo=4, routed)           0.691    18.992    a4/file_reg_r2_0_31_30_31/D
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.266    33.983    a4/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31/DP/CLK
                         clock pessimism             -0.775    33.208    
                         clock uncertainty           -0.315    32.893    
    SLICE_X50Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.438    32.455    a4/file_reg_r2_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         32.455    
                         arrival time                         -18.992    
  -------------------------------------------------------------------
                         slack                                 13.463    

Slack (MET) :             13.539ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.912ns  (logic 2.249ns (57.494%)  route 1.663ns (42.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 33.977 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 15.270 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.491    15.270    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.196    17.466 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           0.988    18.454    rd_wire[7]
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.053    18.507 r  wd_inferred_i_25/O
                         net (fo=2, routed)           0.675    19.182    a4/file_reg_r2_0_31_6_11/DIA1
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.260    33.977    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.775    33.202    
                         clock uncertainty           -0.315    32.887    
    SLICE_X50Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    32.721    a4/file_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.721    
                         arrival time                         -19.182    
  -------------------------------------------------------------------
                         slack                                 13.539    

Slack (MET) :             13.562ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.930ns  (logic 2.249ns (57.224%)  route 1.681ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 33.981 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 15.270 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.491    15.270    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.196    17.466 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14]
                         net (fo=1, routed)           1.037    18.502    rd_wire[14]
    SLICE_X48Y75         LUT5 (Prop_lut5_I2_O)        0.053    18.555 r  wd_inferred_i_18/O
                         net (fo=2, routed)           0.645    19.200    a4/file_reg_r1_0_31_12_17/DIB0
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.264    33.981    a4/file_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.775    33.206    
                         clock uncertainty           -0.315    32.891    
    SLICE_X50Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.129    32.762    a4/file_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         32.762    
                         arrival time                         -19.200    
  -------------------------------------------------------------------
                         slack                                 13.562    

Slack (MET) :             13.623ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.832ns  (logic 2.249ns (58.696%)  route 1.583ns (41.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 33.981 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 15.270 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.491    15.270    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.196    17.466 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=1, routed)           0.822    18.288    rd_wire[13]
    SLICE_X49Y75         LUT5 (Prop_lut5_I2_O)        0.053    18.341 r  wd_inferred_i_19/O
                         net (fo=2, routed)           0.760    19.101    a4/file_reg_r1_0_31_12_17/DIA1
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.264    33.981    a4/file_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.775    33.206    
                         clock uncertainty           -0.315    32.891    
    SLICE_X50Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    32.725    a4/file_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.725    
                         arrival time                         -19.101    
  -------------------------------------------------------------------
                         slack                                 13.623    

Slack (MET) :             13.660ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.669ns  (logic 2.258ns (61.540%)  route 1.411ns (38.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 33.983 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.302ns = ( 15.323 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.544    15.323    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.196    17.519 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.721    18.240    rd_wire[30]
    SLICE_X52Y77         LUT5 (Prop_lut5_I2_O)        0.062    18.302 r  wd_inferred_i_2/O
                         net (fo=4, routed)           0.691    18.992    a4/file_reg_r2_0_31_30_31/D
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.266    33.983    a4/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31/SP/CLK
                         clock pessimism             -0.775    33.208    
                         clock uncertainty           -0.315    32.893    
    SLICE_X50Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.241    32.652    a4/file_reg_r2_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                         32.652    
                         arrival time                         -18.992    
  -------------------------------------------------------------------
                         slack                                 13.660    

Slack (MET) :             13.683ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.725ns  (logic 2.249ns (60.379%)  route 1.476ns (39.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.605ns = ( 33.980 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.302ns = ( 15.323 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.544    15.323    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.196    17.519 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.860    18.379    rd_wire[21]
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.053    18.432 r  wd_inferred_i_11/O
                         net (fo=2, routed)           0.616    19.048    a4/file_reg_r1_0_31_18_23/DIB1
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.263    33.980    a4/file_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.775    33.205    
                         clock uncertainty           -0.315    32.890    
    SLICE_X50Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.731    a4/file_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.731    
                         arrival time                         -19.048    
  -------------------------------------------------------------------
                         slack                                 13.683    

Slack (MET) :             13.696ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.697ns  (logic 2.249ns (60.826%)  route 1.448ns (39.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 33.981 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.302ns = ( 15.323 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.544    15.323    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.196    17.519 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.673    18.192    rd_wire[17]
    SLICE_X49Y75         LUT5 (Prop_lut5_I2_O)        0.053    18.245 r  wd_inferred_i_15/O
                         net (fo=2, routed)           0.775    19.021    a4/file_reg_r1_0_31_12_17/DIC1
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.264    33.981    a4/file_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.775    33.206    
                         clock uncertainty           -0.315    32.891    
    SLICE_X50Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.174    32.717    a4/file_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.717    
                         arrival time                         -19.021    
  -------------------------------------------------------------------
                         slack                                 13.696    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.691ns  (logic 2.249ns (60.931%)  route 1.442ns (39.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.605ns = ( 33.980 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.302ns = ( 15.323 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.544    15.323    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.196    17.519 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.916    18.435    rd_wire[18]
    SLICE_X48Y75         LUT5 (Prop_lut5_I2_O)        0.053    18.488 r  wd_inferred_i_14/O
                         net (fo=2, routed)           0.526    19.014    a4/file_reg_r1_0_31_18_23/DIA0
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.263    33.980    a4/file_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.775    33.205    
                         clock uncertainty           -0.315    32.890    
    SLICE_X50Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.113    32.777    a4/file_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         32.777    
                         arrival time                         -19.014    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             13.780ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.630ns  (logic 2.249ns (61.953%)  route 1.381ns (38.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 33.982 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.302ns = ( 15.323 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.544    15.323    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.196    17.519 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.758    18.277    rd_wire[27]
    SLICE_X51Y78         LUT5 (Prop_lut5_I2_O)        0.053    18.330 r  wd_inferred_i_5/O
                         net (fo=2, routed)           0.623    18.953    a4/file_reg_r1_0_31_24_29/DIB1
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.265    33.982    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.775    33.207    
                         clock uncertainty           -0.315    32.892    
    SLICE_X50Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.733    a4/file_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                         -18.953    
  -------------------------------------------------------------------
                         slack                                 13.780    

Slack (MET) :             13.806ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.750ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@16.625ns)
  Data Path Delay:        3.645ns  (logic 2.249ns (61.705%)  route 1.396ns (38.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 33.977 - 33.375 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 15.270 - 16.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.470 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.700    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.869 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.819    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.939 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.778    14.717    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.062    14.779 r  ram0_i_1/O
                         net (fo=2, routed)           0.491    15.270    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.196    17.466 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           0.988    18.454    rd_wire[7]
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.053    18.507 r  wd_inferred_i_25/O
                         net (fo=2, routed)           0.408    18.915    a4/file_reg_r1_0_31_6_11/DIA1
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.260    33.977    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.775    33.202    
                         clock uncertainty           -0.315    32.887    
    SLICE_X50Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    32.721    a4/file_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.721    
                         arrival time                         -18.915    
  -------------------------------------------------------------------
                         slack                                 13.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.523ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        1.893ns  (logic 1.282ns (67.727%)  route 0.611ns (32.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns = ( 33.718 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 65.743 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    65.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      1.240    66.983 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           0.481    67.464    rd_wire[22]
    SLICE_X51Y77         LUT5 (Prop_lut5_I2_O)        0.042    67.506 r  wd_inferred_i_10/O
                         net (fo=2, routed)           0.130    67.636    a4/file_reg_r2_0_31_18_23/DIC0
    SLICE_X50Y77         RAMD32                                       r  a4/file_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.372    33.718    a4/file_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y77         RAMD32                                       r  a4/file_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.775    34.493    
                         clock uncertainty            0.315    34.807    
    SLICE_X50Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.306    35.113    a4/file_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                        -35.113    
                         arrival time                          67.636    
  -------------------------------------------------------------------
                         slack                                 32.523    

Slack (MET) :             32.531ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        1.866ns  (logic 1.282ns (68.692%)  route 0.584ns (31.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 33.715 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.240    66.937 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.331    67.267    rd_wire[9]
    SLICE_X52Y75         LUT6 (Prop_lut6_I3_O)        0.042    67.309 r  wd_inferred_i_23/O
                         net (fo=2, routed)           0.254    67.563    a4/file_reg_r1_0_31_6_11/DIB1
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.775    34.490    
                         clock uncertainty            0.315    34.804    
    SLICE_X50Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.228    35.032    a4/file_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -35.032    
                         arrival time                          67.563    
  -------------------------------------------------------------------
                         slack                                 32.531    

Slack (MET) :             32.552ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        1.966ns  (logic 1.282ns (65.225%)  route 0.684ns (34.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 33.715 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.240    66.937 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.463    67.399    rd_wire[10]
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.042    67.441 r  wd_inferred_i_22/O
                         net (fo=2, routed)           0.221    67.662    a4/file_reg_r2_0_31_6_11/DIC0
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism              0.775    34.490    
                         clock uncertainty            0.315    34.804    
    SLICE_X50Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.306    35.110    a4/file_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                        -35.110    
                         arrival time                          67.662    
  -------------------------------------------------------------------
                         slack                                 32.552    

Slack (MET) :             32.625ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        1.961ns  (logic 1.282ns (65.378%)  route 0.679ns (34.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 33.715 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.240    66.937 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.331    67.267    rd_wire[9]
    SLICE_X52Y75         LUT6 (Prop_lut6_I3_O)        0.042    67.309 r  wd_inferred_i_23/O
                         net (fo=2, routed)           0.348    67.658    a4/file_reg_r2_0_31_6_11/DIB1
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.775    34.490    
                         clock uncertainty            0.315    34.804    
    SLICE_X50Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.228    35.032    a4/file_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -35.032    
                         arrival time                          67.658    
  -------------------------------------------------------------------
                         slack                                 32.625    

Slack (MET) :             32.651ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        2.064ns  (logic 1.282ns (62.110%)  route 0.782ns (37.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 33.715 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.240    66.937 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.463    67.399    rd_wire[10]
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.042    67.441 r  wd_inferred_i_22/O
                         net (fo=2, routed)           0.319    67.761    a4/file_reg_r1_0_31_6_11/DIC0
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.775    34.490    
                         clock uncertainty            0.315    34.804    
    SLICE_X50Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.306    35.110    a4/file_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                        -35.110    
                         arrival time                          67.761    
  -------------------------------------------------------------------
                         slack                                 32.651    

Slack (MET) :             32.679ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        2.051ns  (logic 1.282ns (62.508%)  route 0.769ns (37.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.342ns = ( 33.717 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      1.240    66.937 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12]
                         net (fo=1, routed)           0.447    67.383    rd_wire[12]
    SLICE_X48Y75         LUT5 (Prop_lut5_I2_O)        0.042    67.425 r  wd_inferred_i_20/O
                         net (fo=2, routed)           0.322    67.748    a4/file_reg_r2_0_31_12_17/DIA0
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.371    33.717    a4/file_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.775    34.492    
                         clock uncertainty            0.315    34.806    
    SLICE_X50Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.262    35.068    a4/file_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                        -35.068    
                         arrival time                          67.748    
  -------------------------------------------------------------------
                         slack                                 32.679    

Slack (MET) :             32.687ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        1.983ns  (logic 1.282ns (64.636%)  route 0.701ns (35.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 33.722 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 65.743 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    65.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.240    66.983 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.481    67.464    rd_wire[31]
    SLICE_X51Y78         LUT5 (Prop_lut5_I2_O)        0.042    67.506 r  wd_inferred_i_1/O
                         net (fo=4, routed)           0.220    67.726    a4/file_reg_r2_0_31_30_31__0/D
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.376    33.722    a4/file_reg_r2_0_31_30_31__0/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31__0/SP/CLK
                         clock pessimism              0.775    34.497    
                         clock uncertainty            0.315    34.811    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.228    35.039    a4/file_reg_r2_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                        -35.039    
                         arrival time                          67.726    
  -------------------------------------------------------------------
                         slack                                 32.687    

Slack (MET) :             32.697ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r2_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        1.983ns  (logic 1.282ns (64.636%)  route 0.701ns (35.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 33.722 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 65.743 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    65.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.240    66.983 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.481    67.464    rd_wire[31]
    SLICE_X51Y78         LUT5 (Prop_lut5_I2_O)        0.042    67.506 r  wd_inferred_i_1/O
                         net (fo=4, routed)           0.220    67.726    a4/file_reg_r2_0_31_30_31__0/D
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.376    33.722    a4/file_reg_r2_0_31_30_31__0/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31__0/DP/CLK
                         clock pessimism              0.775    34.497    
                         clock uncertainty            0.315    34.811    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.218    35.029    a4/file_reg_r2_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                        -35.029    
                         arrival time                          67.726    
  -------------------------------------------------------------------
                         slack                                 32.697    

Slack (MET) :             32.740ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        2.114ns  (logic 1.282ns (60.633%)  route 0.832ns (39.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.345ns = ( 33.720 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 65.697 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    65.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      1.240    66.937 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12]
                         net (fo=1, routed)           0.447    67.383    rd_wire[12]
    SLICE_X48Y75         LUT5 (Prop_lut5_I2_O)        0.042    67.425 r  wd_inferred_i_20/O
                         net (fo=2, routed)           0.386    67.811    a4/file_reg_r1_0_31_12_17/DIA0
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.374    33.720    a4/file_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.775    34.495    
                         clock uncertainty            0.315    34.809    
    SLICE_X50Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.262    35.071    a4/file_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                        -35.071    
                         arrival time                          67.811    
  -------------------------------------------------------------------
                         slack                                 32.740    

Slack (MET) :             32.743ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Destination:            a4/file_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.250ns  (clk_out3_clk_wiz_0 rise@33.375ns - clk_out2_clk_wiz_0 rise@66.625ns)
  Data Path Delay:        2.080ns  (logic 1.282ns (61.637%)  route 0.798ns (38.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 33.722 - 33.375 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 65.743 - 66.625 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.625    66.625 r  
    P23                                               0.000    66.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    65.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    65.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    65.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.240    66.983 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.481    67.464    rd_wire[31]
    SLICE_X51Y78         LUT5 (Prop_lut5_I2_O)        0.042    67.506 r  wd_inferred_i_1/O
                         net (fo=4, routed)           0.317    67.823    a4/file_reg_r1_0_31_30_31__0/D
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.376    33.722    a4/file_reg_r1_0_31_30_31__0/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism              0.775    34.497    
                         clock uncertainty            0.315    34.811    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.269    35.080    a4/file_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                        -35.080    
                         arrival time                          67.823    
  -------------------------------------------------------------------
                         slack                                 32.743    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/zero1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.226ns  (logic 6.819ns (42.026%)  route 9.407ns (57.974%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.488 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.546 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.546    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    11.682 f  a1/Y10_inferred__3/i__carry__5/O[2]
                         net (fo=2, routed)           0.565    12.247    a1/data4[26]
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.152    12.399 r  a1/zero1_reg_i_51/O
                         net (fo=1, routed)           0.237    12.635    a1/zero1_reg_i_51_n_1
    SLICE_X46Y78         LUT5 (Prop_lut5_I4_O)        0.053    12.688 r  a1/zero1_reg_i_28/O
                         net (fo=1, routed)           0.543    13.231    a1/zero1_reg_i_28_n_1
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.053    13.284 r  a1/zero1_reg_i_11/O
                         net (fo=1, routed)           0.764    14.048    a1/zero1_reg_i_11_n_1
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.053    14.101 r  a1/zero1_reg_i_4/O
                         net (fo=1, routed)           0.596    14.697    a1/zero1_reg_i_4_n_1
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.053    14.750 r  a1/zero1_reg_i_2/O
                         net (fo=1, routed)           0.000    14.750    a1/zero1_reg_i_2_n_1
    SLICE_X45Y78         MUXF7 (Prop_muxf7_I0_O)      0.127    14.877 r  a1/zero1_reg_i_1/O
                         net (fo=1, routed)           0.000    14.877    a1/zero1
    SLICE_X45Y78         LDCE                                         r  a1/zero1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.206ns  (logic 6.566ns (43.180%)  route 8.640ns (56.820%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.488 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.546 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.546    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    11.725 r  a1/Y10_inferred__3/i__carry__5/O[3]
                         net (fo=2, routed)           0.512    12.237    a1/data4[27]
    SLICE_X46Y77         LUT6 (Prop_lut6_I0_O)        0.142    12.379 r  a1/Y1_reg[27]_i_4/O
                         net (fo=1, routed)           0.728    13.107    a1/Y1_reg[27]_i_4_n_1
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.053    13.160 r  a1/Y1_reg[27]_i_1/O
                         net (fo=1, routed)           0.699    13.858    a1/Y1[27]
    SLICE_X47Y77         LDCE                                         r  a1/Y1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.108ns  (logic 6.624ns (43.844%)  route 8.484ns (56.156%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.488 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.546 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.546    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.604 r  a1/Y10_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.604    a1/Y10_inferred__3/i__carry__5_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    11.783 r  a1/Y10_inferred__3/i__carry__6/O[3]
                         net (fo=2, routed)           0.577    12.360    a1/data4[31]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.142    12.502 r  a1/Y1_reg[31]_i_6/O
                         net (fo=1, routed)           0.683    13.185    a1/Y1_reg[31]_i_6_n_1
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.053    13.238 r  a1/Y1_reg[31]_i_1/O
                         net (fo=1, routed)           0.523    13.760    a1/Y1[31]
    SLICE_X49Y78         LDCE                                         r  a1/Y1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.948ns  (logic 6.552ns (43.832%)  route 8.396ns (56.168%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.488 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.701 r  a1/Y10_inferred__3/i__carry__4/O[1]
                         net (fo=2, routed)           0.724    12.425    a1/data4[21]
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.152    12.577 r  a1/Y1_reg[21]_i_4/O
                         net (fo=1, routed)           0.683    13.260    a1/Y1_reg[21]_i_4_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.053    13.313 r  a1/Y1_reg[21]_i_1/O
                         net (fo=1, routed)           0.287    13.600    a1/Y1[21]
    SLICE_X38Y76         LDCE                                         r  a1/Y1_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.814ns  (logic 6.539ns (44.141%)  route 8.275ns (55.859%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.488 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.546 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.546    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.685 r  a1/Y10_inferred__3/i__carry__5/O[0]
                         net (fo=2, routed)           0.586    12.271    a1/data4[24]
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.155    12.426 r  a1/Y1_reg[24]_i_4/O
                         net (fo=1, routed)           0.697    13.123    a1/Y1_reg[24]_i_4_n_1
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.053    13.176 r  a1/Y1_reg[24]_i_1/O
                         net (fo=1, routed)           0.289    13.466    a1/Y1[24]
    SLICE_X40Y78         LDCE                                         r  a1/Y1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.813ns  (logic 6.591ns (44.496%)  route 8.222ns (55.504%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.488 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.546 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.546    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.604 r  a1/Y10_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.604    a1/Y10_inferred__3/i__carry__5_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    11.740 r  a1/Y10_inferred__3/i__carry__6/O[2]
                         net (fo=2, routed)           0.563    12.303    a1/data4[30]
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.152    12.455 r  a1/Y1_reg[30]_i_3/O
                         net (fo=1, routed)           0.128    12.584    a1/Y1_reg[30]_i_3_n_1
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.053    12.637 r  a1/Y1_reg[30]_i_1/O
                         net (fo=1, routed)           0.828    13.464    a1/Y1[30]
    SLICE_X47Y77         LDCE                                         r  a1/Y1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.477ns  (logic 6.360ns (43.931%)  route 8.117ns (56.069%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    11.509 r  a1/Y10_inferred__3/i__carry__3/O[2]
                         net (fo=2, routed)           0.732    12.242    a1/data4[18]
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.152    12.394 r  a1/Y1_reg[18]_i_4/O
                         net (fo=1, routed)           0.133    12.526    a1/Y1_reg[18]_i_4_n_1
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.053    12.579 r  a1/Y1_reg[18]_i_1/O
                         net (fo=1, routed)           0.550    13.129    a1/Y1[18]
    SLICE_X47Y74         LDCE                                         r  a1/Y1_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.442ns  (logic 6.610ns (45.770%)  route 7.832ns (54.230%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.488 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.546 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.546    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.759 r  a1/Y10_inferred__3/i__carry__5/O[1]
                         net (fo=2, routed)           0.423    12.182    a1/data4[25]
    SLICE_X45Y77         LUT5 (Prop_lut5_I2_O)        0.152    12.334 r  a1/Y1_reg[25]_i_2/O
                         net (fo=1, routed)           0.128    12.463    a1/Y1_reg[25]_i_2_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.053    12.516 r  a1/Y1_reg[25]_i_1/O
                         net (fo=1, routed)           0.578    13.094    a1/Y1[25]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.362ns  (logic 6.597ns (45.934%)  route 7.765ns (54.066%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.488 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.546 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.546    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.604 r  a1/Y10_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.604    a1/Y10_inferred__3/i__carry__5_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.743 r  a1/Y10_inferred__3/i__carry__6/O[0]
                         net (fo=2, routed)           0.269    12.012    a1/data4[28]
    SLICE_X44Y79         LUT5 (Prop_lut5_I2_O)        0.155    12.167 r  a1/Y1_reg[28]_i_2/O
                         net (fo=1, routed)           0.136    12.303    a1/Y1_reg[28]_i_2_n_1
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.053    12.356 r  a1/Y1_reg[28]_i_1/O
                         net (fo=1, routed)           0.658    13.014    a1/Y1[28]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.347ns  (logic 6.615ns (46.108%)  route 7.732ns (53.892%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT6=2 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.889    -1.797    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.053    -1.744 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.396    -1.348    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.269    -1.079 r  PC_reg[3]/Q
                         net (fo=59, routed)          1.418     0.339    PC[3]
    SLICE_X57Y74         LUT2 (Prop_lut2_I0_O)        0.063     0.402 r  q_inferred_i_120/O
                         net (fo=1, routed)           0.591     0.993    q_inferred_i_120_n_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I2_O)        0.185     1.178 r  q_inferred_i_65/O
                         net (fo=1, routed)           0.589     1.766    q_inferred_i_65_n_1
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.169     1.935 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.956     2.891    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.065     2.956 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441     3.396    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182     3.578 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670     5.248    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538     8.786 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000     8.786    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    10.072 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    11.111    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    11.164 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.164    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.488 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.546 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.546    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.604 r  a1/Y10_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.604    a1/Y10_inferred__3/i__carry__5_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.817 r  a1/Y10_inferred__3/i__carry__6/O[1]
                         net (fo=2, routed)           0.471    12.288    a1/data4[29]
    SLICE_X46Y78         LUT6 (Prop_lut6_I2_O)        0.152    12.440 r  a1/Y1_reg[29]_i_1/O
                         net (fo=1, routed)           0.558    12.999    a1/Y1[29]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/zero1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.098ns  (logic 0.234ns (21.317%)  route 0.864ns (78.683%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 f  PC_reg[6]/Q
                         net (fo=44, routed)          0.437     0.206    PC[6]
    SLICE_X51Y80         LUT6 (Prop_lut6_I4_O)        0.028     0.234 r  q_inferred_i_18/O
                         net (fo=2, routed)           0.216     0.450    q[14]
    SLICE_X49Y79         LUT2 (Prop_lut2_I1_O)        0.028     0.478 r  aluopcode_inferred_i_3/O
                         net (fo=20, routed)          0.211     0.689    a1/Y1_reg[3]_i_1_0[1]
    SLICE_X45Y78         LUT6 (Prop_lut6_I4_O)        0.028     0.717 r  a1/zero1_reg_i_2/O
                         net (fo=1, routed)           0.000     0.717    a1/zero1_reg_i_2_n_1
    SLICE_X45Y78         MUXF7 (Prop_muxf7_I0_O)      0.050     0.767 r  a1/zero1_reg_i_1/O
                         net (fo=1, routed)           0.000     0.767    a1/zero1
    SLICE_X45Y78         LDCE                                         r  a1/zero1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.258ns (20.175%)  route 1.021ns (79.825%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.354     0.123    PC[6]
    SLICE_X51Y78         LUT4 (Prop_lut4_I2_O)        0.028     0.151 f  q_inferred_i_20/O
                         net (fo=3, routed)           0.132     0.283    q[12]
    SLICE_X49Y78         LUT2 (Prop_lut2_I0_O)        0.033     0.316 f  aluopcode_inferred_i_5/O
                         net (fo=41, routed)          0.254     0.569    a1/Y1_reg[3]_i_1_0[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I1_O)        0.069     0.638 r  a1/Y1_reg[20]_i_3/O
                         net (fo=1, routed)           0.055     0.693    a1/Y1_reg[20]_i_3_n_1
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.028     0.721 r  a1/Y1_reg[20]_i_1/O
                         net (fo=1, routed)           0.227     0.948    a1/Y1[20]
    SLICE_X47Y76         LDCE                                         r  a1/Y1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 0.184ns (13.487%)  route 1.180ns (86.513%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 f  PC_reg[6]/Q
                         net (fo=44, routed)          0.418     0.188    PC[6]
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.028     0.216 r  q_inferred_i_2/O
                         net (fo=2, routed)           0.231     0.447    q[30]
    SLICE_X48Y79         LUT3 (Prop_lut3_I0_O)        0.028     0.475 r  aluopcode_inferred_i_1/O
                         net (fo=62, routed)          0.303     0.778    a1/Y1_reg[3]_i_1_0[3]
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.028     0.806 r  a1/Y1_reg[29]_i_1/O
                         net (fo=1, routed)           0.227     1.033    a1/Y1[29]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.254ns (18.174%)  route 1.144ns (81.826%))
  Logic Levels:           4  (LUT1=1 LUT6=2 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    -0.360    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.260 r  PC_reg[4]/Q
                         net (fo=89, routed)          0.238    -0.021    PC[4]
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.028     0.007 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.333     0.340    a4/file_reg_r1_0_31_6_11/ADDRC3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.030     0.370 r  a4/file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=1, routed)           0.168     0.538    rd1[10]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.068     0.606 r  rd1_inst__20/O
                         net (fo=14, routed)          0.251     0.857    a1/Y10_0[10]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.028     0.885 r  a1/Y1_reg[10]_i_1/O
                         net (fo=1, routed)           0.153     1.038    a1/Y1[10]
    SLICE_X52Y72         LDCE                                         r  a1/Y1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.425ns  (logic 0.212ns (14.879%)  route 1.213ns (85.121%))
  Logic Levels:           4  (LUT1=1 LUT6=2 RAMD32=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.212    -0.360    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.260 r  PC_reg[4]/Q
                         net (fo=89, routed)          0.238    -0.021    PC[4]
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.028     0.007 r  q_inferred_i_14/O
                         net (fo=33, routed)          0.457     0.463    a4/file_reg_r1_0_31_6_11/ADDRA3
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.028     0.491 r  a4/file_reg_r1_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.122     0.614    rd1[7]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.028     0.642 r  rd1_inst__23/O
                         net (fo=18, routed)          0.295     0.937    a1/Y10_0[7]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.028     0.965 r  a1/Y1_reg[7]_i_1/O
                         net (fo=1, routed)           0.101     1.065    a1/Y1[7]
    SLICE_X48Y70         LDCE                                         r  a1/Y1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.227ns (16.043%)  route 1.188ns (83.957%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.398     0.168    PC[6]
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.028     0.196 r  q_inferred_i_7/O
                         net (fo=2, routed)           0.173     0.369    q[25]
    SLICE_X49Y79         LUT3 (Prop_lut3_I1_O)        0.030     0.399 r  aluopcode_inferred_i_2/O
                         net (fo=53, routed)          0.441     0.840    a1/Y1_reg[3]_i_1_0[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.069     0.909 r  a1/Y1_reg[26]_i_1/O
                         net (fo=1, routed)           0.176     1.084    a1/Y1[26]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.443ns  (logic 0.255ns (17.674%)  route 1.188ns (82.326%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.398     0.168    PC[6]
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.028     0.196 r  q_inferred_i_7/O
                         net (fo=2, routed)           0.173     0.369    q[25]
    SLICE_X49Y79         LUT3 (Prop_lut3_I1_O)        0.030     0.399 r  aluopcode_inferred_i_2/O
                         net (fo=53, routed)          0.331     0.729    a1/Y1_reg[3]_i_1_0[2]
    SLICE_X45Y77         LUT5 (Prop_lut5_I1_O)        0.069     0.798 r  a1/Y1_reg[25]_i_2/O
                         net (fo=1, routed)           0.051     0.850    a1/Y1_reg[25]_i_2_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.028     0.878 r  a1/Y1_reg[25]_i_1/O
                         net (fo=1, routed)           0.234     1.112    a1/Y1[25]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.465ns  (logic 0.255ns (17.404%)  route 1.210ns (82.596%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.398     0.168    PC[6]
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.028     0.196 r  q_inferred_i_7/O
                         net (fo=2, routed)           0.173     0.369    q[25]
    SLICE_X49Y79         LUT3 (Prop_lut3_I1_O)        0.030     0.399 r  aluopcode_inferred_i_2/O
                         net (fo=53, routed)          0.306     0.705    a1/Y1_reg[3]_i_1_0[2]
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.069     0.774 r  a1/Y1_reg[28]_i_2/O
                         net (fo=1, routed)           0.055     0.829    a1/Y1_reg[28]_i_2_n_1
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.028     0.857 r  a1/Y1_reg[28]_i_1/O
                         net (fo=1, routed)           0.278     1.134    a1/Y1[28]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.468ns  (logic 0.184ns (12.535%)  route 1.284ns (87.465%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 f  PC_reg[6]/Q
                         net (fo=44, routed)          0.418     0.188    PC[6]
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.028     0.216 r  q_inferred_i_2/O
                         net (fo=2, routed)           0.231     0.447    q[30]
    SLICE_X48Y79         LUT3 (Prop_lut3_I0_O)        0.028     0.475 r  aluopcode_inferred_i_1/O
                         net (fo=62, routed)          0.450     0.925    a1/Y1_reg[3]_i_1_0[3]
    SLICE_X45Y76         LUT6 (Prop_lut6_I4_O)        0.028     0.953 r  a1/Y1_reg[23]_i_1/O
                         net (fo=1, routed)           0.185     1.137    a1/Y1[23]
    SLICE_X47Y77         LDCE                                         r  a1/Y1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Destination:            a1/Y1_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.255ns (16.850%)  route 1.258ns (83.150%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.742    -0.600    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.028    -0.572 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.241    -0.331    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.231 r  PC_reg[6]/Q
                         net (fo=44, routed)          0.398     0.168    PC[6]
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.028     0.196 r  q_inferred_i_7/O
                         net (fo=2, routed)           0.173     0.369    q[25]
    SLICE_X49Y79         LUT3 (Prop_lut3_I1_O)        0.030     0.399 r  aluopcode_inferred_i_2/O
                         net (fo=53, routed)          0.270     0.669    a1/Y1_reg[3]_i_1_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.069     0.738 r  a1/Y1_reg[24]_i_4/O
                         net (fo=1, routed)           0.305     1.043    a1/Y1_reg[24]_i_4_n_1
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.028     1.071 r  a1/Y1_reg[24]_i_1/O
                         net (fo=1, routed)           0.111     1.183    a1/Y1[24]
    SLICE_X40Y78         LDCE                                         r  a1/Y1_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/zero1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.781ns  (logic 6.927ns (54.199%)  route 5.854ns (45.801%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    43.106 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.106    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.164 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.164    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    43.300 f  a1/Y10_inferred__3/i__carry__5/O[2]
                         net (fo=2, routed)           0.565    43.865    a1/data4[26]
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.152    44.017 r  a1/zero1_reg_i_51/O
                         net (fo=1, routed)           0.237    44.253    a1/zero1_reg_i_51_n_1
    SLICE_X46Y78         LUT5 (Prop_lut5_I4_O)        0.053    44.306 r  a1/zero1_reg_i_28/O
                         net (fo=1, routed)           0.543    44.849    a1/zero1_reg_i_28_n_1
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.053    44.902 r  a1/zero1_reg_i_11/O
                         net (fo=1, routed)           0.764    45.666    a1/zero1_reg_i_11_n_1
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.053    45.719 r  a1/zero1_reg_i_4/O
                         net (fo=1, routed)           0.596    46.315    a1/zero1_reg_i_4_n_1
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.053    46.368 r  a1/zero1_reg_i_2/O
                         net (fo=1, routed)           0.000    46.368    a1/zero1_reg_i_2_n_1
    SLICE_X45Y78         MUXF7 (Prop_muxf7_I0_O)      0.127    46.495 r  a1/zero1_reg_i_1/O
                         net (fo=1, routed)           0.000    46.495    a1/zero1
    SLICE_X45Y78         LDCE                                         r  a1/zero1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.761ns  (logic 6.674ns (56.745%)  route 5.087ns (43.255%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    43.106 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.106    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.164 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.164    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    43.343 r  a1/Y10_inferred__3/i__carry__5/O[3]
                         net (fo=2, routed)           0.512    43.855    a1/data4[27]
    SLICE_X46Y77         LUT6 (Prop_lut6_I0_O)        0.142    43.997 r  a1/Y1_reg[27]_i_4/O
                         net (fo=1, routed)           0.728    44.724    a1/Y1_reg[27]_i_4_n_1
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.053    44.777 r  a1/Y1_reg[27]_i_1/O
                         net (fo=1, routed)           0.699    45.476    a1/Y1[27]
    SLICE_X47Y77         LDCE                                         r  a1/Y1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.663ns  (logic 6.732ns (57.719%)  route 4.931ns (42.281%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    43.106 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.106    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.164 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.164    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.222 r  a1/Y10_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.222    a1/Y10_inferred__3/i__carry__5_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    43.401 r  a1/Y10_inferred__3/i__carry__6/O[3]
                         net (fo=2, routed)           0.577    43.978    a1/data4[31]
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.142    44.120 r  a1/Y1_reg[31]_i_6/O
                         net (fo=1, routed)           0.683    44.802    a1/Y1_reg[31]_i_6_n_1
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.053    44.855 r  a1/Y1_reg[31]_i_1/O
                         net (fo=1, routed)           0.523    45.378    a1/Y1[31]
    SLICE_X49Y78         LDCE                                         r  a1/Y1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.503ns  (logic 6.660ns (57.898%)  route 4.843ns (42.102%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    43.106 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.106    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    43.319 r  a1/Y10_inferred__3/i__carry__4/O[1]
                         net (fo=2, routed)           0.724    44.043    a1/data4[21]
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.152    44.195 r  a1/Y1_reg[21]_i_4/O
                         net (fo=1, routed)           0.683    44.878    a1/Y1_reg[21]_i_4_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.053    44.931 r  a1/Y1_reg[21]_i_1/O
                         net (fo=1, routed)           0.287    45.218    a1/Y1[21]
    SLICE_X38Y76         LDCE                                         r  a1/Y1_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.369ns  (logic 6.647ns (58.466%)  route 4.722ns (41.534%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    43.106 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.106    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.164 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.164    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    43.303 r  a1/Y10_inferred__3/i__carry__5/O[0]
                         net (fo=2, routed)           0.586    43.889    a1/data4[24]
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.155    44.044 r  a1/Y1_reg[24]_i_4/O
                         net (fo=1, routed)           0.697    44.741    a1/Y1_reg[24]_i_4_n_1
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.053    44.794 r  a1/Y1_reg[24]_i_1/O
                         net (fo=1, routed)           0.289    45.084    a1/Y1[24]
    SLICE_X40Y78         LDCE                                         r  a1/Y1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.368ns  (logic 6.699ns (58.930%)  route 4.669ns (41.070%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    43.106 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.106    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.164 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.164    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.222 r  a1/Y10_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.222    a1/Y10_inferred__3/i__carry__5_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    43.358 r  a1/Y10_inferred__3/i__carry__6/O[2]
                         net (fo=2, routed)           0.563    43.921    a1/data4[30]
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.152    44.073 r  a1/Y1_reg[30]_i_3/O
                         net (fo=1, routed)           0.128    44.202    a1/Y1_reg[30]_i_3_n_1
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.053    44.255 r  a1/Y1_reg[30]_i_1/O
                         net (fo=1, routed)           0.828    45.082    a1/Y1[30]
    SLICE_X47Y77         LDCE                                         r  a1/Y1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 6.468ns (58.627%)  route 4.564ns (41.373%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=2 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    43.127 r  a1/Y10_inferred__3/i__carry__3/O[2]
                         net (fo=2, routed)           0.732    43.860    a1/data4[18]
    SLICE_X40Y74         LUT6 (Prop_lut6_I0_O)        0.152    44.012 r  a1/Y1_reg[18]_i_4/O
                         net (fo=1, routed)           0.133    44.144    a1/Y1_reg[18]_i_4_n_1
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.053    44.197 r  a1/Y1_reg[18]_i_1/O
                         net (fo=1, routed)           0.550    44.747    a1/Y1[18]
    SLICE_X47Y74         LDCE                                         r  a1/Y1_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.997ns  (logic 6.718ns (61.090%)  route 4.279ns (38.911%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    43.106 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.106    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.164 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.164    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    43.377 r  a1/Y10_inferred__3/i__carry__5/O[1]
                         net (fo=2, routed)           0.423    43.800    a1/data4[25]
    SLICE_X45Y77         LUT5 (Prop_lut5_I2_O)        0.152    43.952 r  a1/Y1_reg[25]_i_2/O
                         net (fo=1, routed)           0.128    44.081    a1/Y1_reg[25]_i_2_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I0_O)        0.053    44.134 r  a1/Y1_reg[25]_i_1/O
                         net (fo=1, routed)           0.578    44.712    a1/Y1[25]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.917ns  (logic 6.705ns (61.417%)  route 4.212ns (38.583%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    43.106 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.106    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.164 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.164    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.222 r  a1/Y10_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.222    a1/Y10_inferred__3/i__carry__5_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    43.361 r  a1/Y10_inferred__3/i__carry__6/O[0]
                         net (fo=2, routed)           0.269    43.630    a1/data4[28]
    SLICE_X44Y79         LUT5 (Prop_lut5_I2_O)        0.155    43.785 r  a1/Y1_reg[28]_i_2/O
                         net (fo=1, routed)           0.136    43.921    a1/Y1_reg[28]_i_2_n_1
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.053    43.974 r  a1/Y1_reg[28]_i_1/O
                         net (fo=1, routed)           0.658    44.632    a1/Y1[28]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.902ns  (logic 6.723ns (61.668%)  route 4.179ns (38.332%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.220 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.450    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.619 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.569    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.689 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.537    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.590 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.226    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.346 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.369    33.715    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.574 r  a4/file_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.441    35.014    rd1[6]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.182    35.196 r  rd1_inst__24/O
                         net (fo=19, routed)          1.670    36.866    a1/Y10_0[6]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      3.538    40.404 r  a1/Y10__0/PCOUT[47]
                         net (fo=1, routed)           0.000    40.404    a1/Y10__0_n_107
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    41.690 r  a1/Y10__1/P[0]
                         net (fo=2, routed)           1.039    42.729    a1/p_1_in__0[17]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.053    42.782 r  a1/i__carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    42.782    a1/i__carry__3_i_3__0_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    43.106 r  a1/Y10_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    43.106    a1/Y10_inferred__3/i__carry__3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.164 r  a1/Y10_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    43.164    a1/Y10_inferred__3/i__carry__4_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    43.222 r  a1/Y10_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.222    a1/Y10_inferred__3/i__carry__5_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    43.435 r  a1/Y10_inferred__3/i__carry__6/O[1]
                         net (fo=2, routed)           0.471    43.906    a1/data4[29]
    SLICE_X46Y78         LUT6 (Prop_lut6_I2_O)        0.152    44.058 r  a1/Y1_reg[29]_i_1/O
                         net (fo=1, routed)           0.558    44.616    a1/Y1[29]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.430ns (45.362%)  route 0.518ns (54.638%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.529    33.586    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374    33.960 r  a4/file_reg_r1_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.122    34.082    rd1[7]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.028    34.110 r  rd1_inst__23/O
                         net (fo=18, routed)          0.295    34.405    a1/Y10_0[7]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.028    34.433 r  a1/Y1_reg[7]_i_1/O
                         net (fo=1, routed)           0.101    34.533    a1/Y1[7]
    SLICE_X48Y70         LDCE                                         r  a1/Y1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.959ns  (logic 0.446ns (46.504%)  route 0.513ns (53.496%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    33.891 r  a4/file_reg_r1_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.124    34.015    rd1[2]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.076    34.091 r  rd1_inst__28/O
                         net (fo=19, routed)          0.280    34.371    a1/Y10_0[2]
    SLICE_X48Y69         LUT6 (Prop_lut6_I3_O)        0.069    34.440 r  a1/Y1_reg[2]_i_1/O
                         net (fo=1, routed)           0.109    34.549    a1/Y1[2]
    SLICE_X48Y69         LDCE                                         r  a1/Y1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.392ns (40.660%)  route 0.572ns (59.340%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.529    33.586    a4/file_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y74         RAMD32                                       r  a4/file_reg_r1_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.882 r  a4/file_reg_r1_0_31_6_11/RAMC/O
                         net (fo=1, routed)           0.168    34.049    rd1[10]
    SLICE_X51Y74         LUT1 (Prop_lut1_I0_O)        0.068    34.117 r  rd1_inst__20/O
                         net (fo=14, routed)          0.251    34.369    a1/Y10_0[10]
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.028    34.397 r  a1/Y1_reg[10]_i_1/O
                         net (fo=1, routed)           0.153    34.550    a1/Y1[10]
    SLICE_X52Y72         LDCE                                         r  a1/Y1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.406ns (39.739%)  route 0.616ns (60.261%))
  Logic Levels:           4  (LUT1=1 LUT6=3)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    33.884 r  a4/file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.177    34.060    rd1[5]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.028    34.088 r  rd1_inst__25/O
                         net (fo=20, routed)          0.262    34.350    a1/Y10_0[5]
    SLICE_X48Y70         LUT6 (Prop_lut6_I1_O)        0.028    34.378 r  a1/Y1_reg[5]_i_4/O
                         net (fo=1, routed)           0.055    34.433    a1/Y1_reg[5]_i_4_n_1
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.028    34.461 r  a1/Y1_reg[5]_i_3/O
                         net (fo=1, routed)           0.122    34.583    a1/Y1_reg[5]_i_3_n_1
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.028    34.611 r  a1/Y1_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    34.611    a1/Y1[5]
    SLICE_X48Y70         LDCE                                         r  a1/Y1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/zero1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.602ns (57.350%)  route 0.448ns (42.650%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.887 r  a4/file_reg_r1_0_31_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.100    33.986    rd1[27]
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.028    34.014 r  rd1_inst__3/O
                         net (fo=10, routed)          0.231    34.246    a1/Y10_0[27]
    SLICE_X44Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090    34.336 r  a1/Y10_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.336    a1/Y10_inferred__2/i__carry__5_n_1
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.068    34.404 f  a1/Y10_inferred__2/i__carry__6/O[3]
                         net (fo=2, routed)           0.117    34.520    a1/sel0[31]
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.068    34.588 r  a1/zero1_reg_i_3/O
                         net (fo=1, routed)           0.000    34.588    a1/zero1_reg_i_3_n_1
    SLICE_X45Y78         MUXF7 (Prop_muxf7_I1_O)      0.051    34.639 r  a1/zero1_reg_i_1/O
                         net (fo=1, routed)           0.000    34.639    a1/zero1
    SLICE_X45Y78         LDCE                                         r  a1/zero1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r2_0_31_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.112ns  (logic 0.438ns (39.401%)  route 0.674ns (60.599%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.531    33.588    a4/file_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y77         RAMD32                                       r  a4/file_reg_r2_0_31_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.884 r  a4/file_reg_r2_0_31_18_23/RAMC/O
                         net (fo=2, routed)           0.179    34.063    rd2[22]
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.073    34.136 r  B_inferred_i_10/O
                         net (fo=9, routed)           0.262    34.397    a1/out[22]
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.069    34.466 r  a1/Y1_reg[22]_i_1/O
                         net (fo=1, routed)           0.233    34.699    a1/Y1[22]
    SLICE_X47Y77         LDCE                                         r  a1/Y1_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.428ns (37.924%)  route 0.701ns (62.076%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    33.891 r  a4/file_reg_r1_0_31_24_29/RAMB/O
                         net (fo=1, routed)           0.184    34.075    rd1[26]
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.071    34.146 r  rd1_inst__4/O
                         net (fo=12, routed)          0.212    34.358    a1/Y10_0[26]
    SLICE_X46Y76         LUT5 (Prop_lut5_I1_O)        0.028    34.386 r  a1/Y1_reg[26]_i_2/O
                         net (fo=1, routed)           0.128    34.515    a1/Y1_reg[26]_i_2_n_1
    SLICE_X46Y77         LUT6 (Prop_lut6_I0_O)        0.028    34.543 r  a1/Y1_reg[26]_i_1/O
                         net (fo=1, routed)           0.176    34.718    a1/Y1[26]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.132ns  (logic 0.378ns (33.385%)  route 0.754ns (66.615%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    33.884 r  a4/file_reg_r1_0_31_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.280    34.163    rd1[29]
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.028    34.191 r  rd1_inst__1/O
                         net (fo=12, routed)          0.125    34.317    a1/Y10_0[29]
    SLICE_X46Y78         LUT5 (Prop_lut5_I1_O)        0.028    34.345 r  a1/Y1_reg[29]_i_2/O
                         net (fo=1, routed)           0.122    34.467    a1/Y1_reg[29]_i_2_n_1
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.028    34.495 r  a1/Y1_reg[29]_i_1/O
                         net (fo=1, routed)           0.227    34.722    a1/Y1[29]
    SLICE_X47Y78         LDCE                                         r  a1/Y1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_18_23/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.155ns  (logic 0.430ns (37.231%)  route 0.725ns (62.769%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.531    33.588    a4/file_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374    33.962 r  a4/file_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=1, routed)           0.229    34.191    rd1[19]
    SLICE_X49Y72         LUT1 (Prop_lut1_I0_O)        0.028    34.219 r  rd1_inst__11/O
                         net (fo=12, routed)          0.308    34.527    a1/Y10_0[19]
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.028    34.555 r  a1/Y1_reg[19]_i_1/O
                         net (fo=1, routed)           0.188    34.743    a1/Y1[19]
    SLICE_X47Y74         LDCE                                         r  a1/Y1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a4/file_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Destination:            a1/Y1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.191ns  (logic 0.381ns (31.978%)  route 0.810ns (68.022%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.484 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.987    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.287 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    32.007    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    32.033 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.757    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.785 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    33.031    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.057 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.533    33.590    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.887 r  a4/file_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.175    34.061    rd1[3]
    SLICE_X51Y70         LUT1 (Prop_lut1_I0_O)        0.028    34.089 r  rd1_inst__27/O
                         net (fo=17, routed)          0.333    34.422    a1/Y10_0[3]
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.028    34.450 r  a1/Y1_reg[3]_i_5/O
                         net (fo=1, routed)           0.107    34.558    a1/Y1_reg[3]_i_5_n_1
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.028    34.586 r  a1/Y1_reg[3]_i_1/O
                         net (fo=1, routed)           0.195    34.781    a1/Y1[3]
    SLICE_X49Y72         LDCE                                         r  a1/Y1_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkWiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkWiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 0.030ns (1.813%)  route 1.625ns (98.187%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    P23                                               0.000    25.000 f  CLOCK_20 (IN)
                         net (fo=0)                   0.000    25.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    25.357 f  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    25.910    clkWiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.123    22.787 f  clkWiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.781    23.568    clkWiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    23.598 f  clkWiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    24.442    clkWiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clkWiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkWiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkWiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.553ns  (logic 0.113ns (3.180%)  route 3.440ns (96.820%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.585    -1.428    clkWiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clkWiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.440ns  (logic 0.455ns (18.646%)  route 1.985ns (81.354%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.053     1.107 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          1.280     2.387    PC_next_inferred__0_i_12_n_1
    SLICE_X54Y73         LUT5 (Prop_lut5_I1_O)        0.053     2.440 r  PC_next_inferred__0_i_11/O
                         net (fo=1, routed)           0.000     2.440    PC_next[0]
    SLICE_X54Y73         FDRE                                         r  PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    -0.941    PC_reg00_out
    SLICE_X54Y73         FDRE                                         r  PC_reg[0]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 0.455ns (19.319%)  route 1.900ns (80.681%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.053     1.107 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          1.195     2.302    PC_next_inferred__0_i_12_n_1
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.053     2.355 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000     2.355    PC_next[3]
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    -0.941    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.298ns  (logic 0.455ns (19.798%)  route 1.843ns (80.202%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.053     1.107 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          1.138     2.245    PC_next_inferred__0_i_12_n_1
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.053     2.298 r  PC_next_inferred__0_i_10/O
                         net (fo=1, routed)           0.000     2.298    PC_next[1]
    SLICE_X55Y73         FDRE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    -0.941    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[1]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.261ns  (logic 0.455ns (20.120%)  route 1.806ns (79.880%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.053     1.107 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          1.101     2.208    PC_next_inferred__0_i_12_n_1
    SLICE_X55Y74         LUT5 (Prop_lut5_I1_O)        0.053     2.261 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000     2.261    PC_next[4]
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.422    -0.860    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.259ns  (logic 0.455ns (20.138%)  route 1.804ns (79.862%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.053     1.107 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          1.099     2.206    PC_next_inferred__0_i_12_n_1
    SLICE_X55Y74         LUT5 (Prop_lut5_I1_O)        0.053     2.259 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000     2.259    PC_next[7]
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.422    -0.860    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.167ns  (logic 0.588ns (27.136%)  route 1.579ns (72.864%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.070     1.124 r  PC_next_inferred__0_i_14/O
                         net (fo=11, routed)          0.874     1.998    PC_next_inferred__0_i_14_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I3_O)        0.169     2.167 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000     2.167    PC_next[6]
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    -0.842    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.165ns  (logic 0.588ns (27.161%)  route 1.577ns (72.839%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.070     1.124 r  PC_next_inferred__0_i_14/O
                         net (fo=11, routed)          0.872     1.996    PC_next_inferred__0_i_14_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I3_O)        0.169     2.165 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000     2.165    PC_next[8]
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.440    -0.842    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.146ns  (logic 0.455ns (21.205%)  route 1.691ns (78.795%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.053     1.107 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          0.985     2.093    PC_next_inferred__0_i_12_n_1
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.053     2.146 r  PC_next_inferred__0_i_9/O
                         net (fo=1, routed)           0.000     2.146    PC_next[2]
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.341    -0.941    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.104ns  (logic 0.588ns (27.946%)  route 1.516ns (72.054%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.070     1.124 r  PC_next_inferred__0_i_14/O
                         net (fo=11, routed)          0.811     1.935    PC_next_inferred__0_i_14_n_1
    SLICE_X57Y75         LUT5 (Prop_lut5_I3_O)        0.169     2.104 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000     2.104    PC_next[10]
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.538    -0.744    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 0.455ns (22.307%)  route 1.585ns (77.693%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.705     1.054    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.053     1.107 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          0.879     1.987    PC_next_inferred__0_i_12_n_1
    SLICE_X57Y75         LUT5 (Prop_lut5_I1_O)        0.053     2.040 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000     2.040    PC_next[9]
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    -4.981 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.126    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    -3.013 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.689    -1.324    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.042    -1.282 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.538    -0.744    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.184ns (26.667%)  route 0.506ns (73.333%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.028     0.452 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          0.210     0.662    PC_next_inferred__0_i_12_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I1_O)        0.028     0.690 r  PC_next_inferred__0_i_6/O
                         net (fo=1, routed)           0.000     0.690    PC_next[5]
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.281    -0.105    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[5]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.184ns (24.574%)  route 0.565ns (75.426%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.028     0.452 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          0.268     0.721    PC_next_inferred__0_i_12_n_1
    SLICE_X57Y75         LUT5 (Prop_lut5_I1_O)        0.028     0.749 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000     0.749    PC_next[10]
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.352    -0.034    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[10]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.184ns (24.404%)  route 0.570ns (75.596%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.028     0.452 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          0.274     0.726    PC_next_inferred__0_i_12_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I1_O)        0.028     0.754 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000     0.754    PC_next[8]
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.281    -0.105    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[8]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.184ns (24.371%)  route 0.571ns (75.629%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT4 (Prop_lut4_I2_O)        0.028     0.452 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          0.275     0.727    PC_next_inferred__0_i_12_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I1_O)        0.028     0.755 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000     0.755    PC_next[6]
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.281    -0.105    PC_reg00_out
    SLICE_X55Y75         FDRE                                         r  PC_reg[6]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.227ns (26.090%)  route 0.643ns (73.910%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.030     0.454 r  PC_next_inferred__0_i_14/O
                         net (fo=11, routed)          0.347     0.801    PC_next_inferred__0_i_14_n_1
    SLICE_X57Y75         LUT5 (Prop_lut5_I3_O)        0.069     0.870 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000     0.870    PC_next[9]
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.352    -0.034    PC_reg00_out
    SLICE_X57Y75         FDRE                                         r  PC_reg[9]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.227ns (25.592%)  route 0.660ns (74.408%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.030     0.454 r  PC_next_inferred__0_i_14/O
                         net (fo=11, routed)          0.364     0.818    PC_next_inferred__0_i_14_n_1
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.069     0.887 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000     0.887    PC_next[7]
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.255    -0.131    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[7]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.227ns (25.534%)  route 0.662ns (74.466%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.030     0.454 r  PC_next_inferred__0_i_14/O
                         net (fo=11, routed)          0.366     0.820    PC_next_inferred__0_i_14_n_1
    SLICE_X55Y73         LUT5 (Prop_lut5_I3_O)        0.069     0.889 r  PC_next_inferred__0_i_9/O
                         net (fo=1, routed)           0.000     0.889    PC_next[2]
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.216    -0.170    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[2]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.227ns (25.534%)  route 0.662ns (74.466%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.030     0.454 r  PC_next_inferred__0_i_14/O
                         net (fo=11, routed)          0.366     0.820    PC_next_inferred__0_i_14_n_1
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.069     0.889 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000     0.889    PC_next[4]
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.255    -0.131    PC_reg00_out
    SLICE_X55Y74         FDRE                                         r  PC_reg[4]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.227ns (25.448%)  route 0.665ns (74.552%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.030     0.454 r  PC_next_inferred__0_i_14/O
                         net (fo=11, routed)          0.369     0.823    PC_next_inferred__0_i_14_n_1
    SLICE_X55Y73         LUT5 (Prop_lut5_I3_O)        0.069     0.892 r  PC_next_inferred__0_i_10/O
                         net (fo=1, routed)           0.000     0.892    PC_next[1]
    SLICE_X55Y73         FDRE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.216    -0.170    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[1]/C

Slack:                    inf
  Source:                 a1/zero1_reg/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.500ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.227ns (24.382%)  route 0.704ns (75.618%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         LDCE                         0.000     0.000 r  a1/zero1_reg/G
    SLICE_X45Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/zero1_reg/Q
                         net (fo=3, routed)           0.296     0.424    zero
    SLICE_X53Y77         LUT5 (Prop_lut5_I4_O)        0.030     0.454 r  PC_next_inferred__0_i_14/O
                         net (fo=11, routed)          0.408     0.862    PC_next_inferred__0_i_14_n_1
    SLICE_X55Y73         LUT5 (Prop_lut5_I3_O)        0.069     0.931 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000     0.931    PC_next[3]
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.981    -0.421    out_clk1
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.035    -0.386 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.216    -0.170    PC_reg00_out
    SLICE_X55Y73         FDRE                                         r  PC_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1/Y1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.275ns  (logic 0.389ns (30.515%)  route 0.886ns (69.485%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         LDCE                         0.000     0.000 r  a1/Y1_reg[7]/G
    SLICE_X48Y70         LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  a1/Y1_reg[7]/Q
                         net (fo=3, routed)           0.886     1.275    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 a1/Y1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.389ns (31.612%)  route 0.842ns (68.388%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         LDCE                         0.000     0.000 r  a1/Y1_reg[2]/G
    SLICE_X48Y69         LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  a1/Y1_reg[2]/Q
                         net (fo=3, routed)           0.842     1.231    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 a1/Y1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.389ns (31.649%)  route 0.840ns (68.351%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         LDCE                         0.000     0.000 r  a1/Y1_reg[2]/G
    SLICE_X48Y69         LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  a1/Y1_reg[2]/Q
                         net (fo=3, routed)           0.840     1.229    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 a1/Y1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.183ns  (logic 0.389ns (32.883%)  route 0.794ns (67.117%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[0]/G
    SLICE_X48Y72         LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  a1/Y1_reg[0]/Q
                         net (fo=3, routed)           0.794     1.183    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 a1/Y1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.182ns  (logic 0.389ns (32.923%)  route 0.793ns (67.077%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[0]/G
    SLICE_X48Y72         LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  a1/Y1_reg[0]/Q
                         net (fo=3, routed)           0.793     1.182    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 a1/Y1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.389ns (34.436%)  route 0.741ns (65.564%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         LDCE                         0.000     0.000 r  a1/Y1_reg[7]/G
    SLICE_X48Y70         LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  a1/Y1_reg[7]/Q
                         net (fo=3, routed)           0.741     1.130    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 a1/Y1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.389ns (34.438%)  route 0.741ns (65.562%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         LDCE                         0.000     0.000 r  a1/Y1_reg[5]/G
    SLICE_X48Y70         LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  a1/Y1_reg[5]/Q
                         net (fo=3, routed)           0.741     1.130    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 a1/Y1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.389ns (34.438%)  route 0.741ns (65.562%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         LDCE                         0.000     0.000 r  a1/Y1_reg[5]/G
    SLICE_X48Y70         LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  a1/Y1_reg[5]/Q
                         net (fo=3, routed)           0.741     1.130    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 a1/Y1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.034ns  (logic 0.349ns (33.760%)  route 0.685ns (66.240%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         LDCE                         0.000     0.000 r  a1/Y1_reg[6]/G
    SLICE_X52Y73         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[6]/Q
                         net (fo=3, routed)           0.685     1.034    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.429    15.697    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 a1/Y1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.032ns  (logic 0.349ns (33.822%)  route 0.683ns (66.178%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[1]/G
    SLICE_X52Y72         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[1]/Q
                         net (fo=3, routed)           0.683     1.032    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.394 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.543    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.644 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.499    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.612 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.606    15.218    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.050    15.268 r  ram0_i_1/O
                         net (fo=2, routed)           0.475    15.743    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1/Y1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.109%)  route 0.259ns (66.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         LDCE                         0.000     0.000 r  a1/Y1_reg[6]/G
    SLICE_X52Y73         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[6]/Q
                         net (fo=3, routed)           0.259     0.387    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 a1/Y1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.064%)  route 0.259ns (66.936%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[1]/G
    SLICE_X52Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[1]/Q
                         net (fo=3, routed)           0.259     0.387    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 a1/Y1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.545%)  route 0.305ns (70.455%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[3]/G
    SLICE_X49Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[3]/Q
                         net (fo=3, routed)           0.305     0.433    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 a1/Y1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.447%)  route 0.307ns (70.553%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[3]/G
    SLICE_X49Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[3]/Q
                         net (fo=3, routed)           0.307     0.435    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 a1/Y1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.034%)  route 0.313ns (70.966%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[1]/G
    SLICE_X52Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[1]/Q
                         net (fo=3, routed)           0.313     0.441    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 a1/Y1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.975%)  route 0.314ns (71.025%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         LDCE                         0.000     0.000 r  a1/Y1_reg[6]/G
    SLICE_X52Y73         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[6]/Q
                         net (fo=3, routed)           0.314     0.442    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 a1/Y1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.143ns (30.916%)  route 0.320ns (69.084%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[0]/G
    SLICE_X48Y72         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  a1/Y1_reg[0]/Q
                         net (fo=3, routed)           0.320     0.463    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 a1/Y1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.143ns (30.820%)  route 0.321ns (69.180%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[0]/G
    SLICE_X48Y72         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  a1/Y1_reg[0]/Q
                         net (fo=3, routed)           0.321     0.464    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 a1/Y1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.481%)  route 0.338ns (72.519%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[4]/G
    SLICE_X52Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[4]/Q
                         net (fo=3, routed)           0.338     0.466    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.319    16.504    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 a1/Y1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.625ns fall@33.125ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.396%)  route 0.339ns (72.604%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[4]/G
    SLICE_X52Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[4]/Q
                         net (fo=3, routed)           0.339     0.467    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.625    16.625 r  
    P23                                               0.000    16.625 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.625    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    16.982 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.535    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.412 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.193    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.223 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.921    16.144    out_clk2
    SLICE_X54Y77         LUT2 (Prop_lut2_I0_O)        0.041    16.185 r  ram0_i_1/O
                         net (fo=2, routed)           0.280    16.465    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1/Y1_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.752ns  (logic 0.402ns (22.951%)  route 1.350ns (77.049%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         LDCE                         0.000     0.000 r  a1/Y1_reg[17]/G
    SLICE_X47Y75         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[17]/Q
                         net (fo=1, routed)           0.574     0.923    Y[17]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.053     0.976 r  wd_inferred_i_15/O
                         net (fo=2, routed)           0.775     1.752    a4/file_reg_r1_0_31_12_17/DIC1
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.264    33.981    a4/file_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMC_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.746ns  (logic 0.402ns (23.025%)  route 1.344ns (76.975%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         LDCE                         0.000     0.000 r  a1/Y1_reg[15]/G
    SLICE_X47Y75         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[15]/Q
                         net (fo=1, routed)           0.685     1.034    Y[15]
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.053     1.087 r  wd_inferred_i_17/O
                         net (fo=2, routed)           0.658     1.746    a4/file_reg_r1_0_31_12_17/DIB1
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.264    33.981    a4/file_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMB_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 0.402ns (23.154%)  route 1.334ns (76.846%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         LDCE                         0.000     0.000 r  a1/Y1_reg[15]/G
    SLICE_X47Y75         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[15]/Q
                         net (fo=1, routed)           0.685     1.034    Y[15]
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.053     1.087 r  wd_inferred_i_17/O
                         net (fo=2, routed)           0.649     1.736    a4/file_reg_r2_0_31_12_17/DIB1
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.262    33.979    a4/file_reg_r2_0_31_12_17/WCLK
    SLICE_X50Y76         RAMD32                                       r  a4/file_reg_r2_0_31_12_17/RAMB_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.734ns  (logic 0.402ns (23.188%)  route 1.332ns (76.812%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         LDCE                         0.000     0.000 r  a1/Y1_reg[13]/G
    SLICE_X47Y75         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[13]/Q
                         net (fo=1, routed)           0.571     0.920    Y[13]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.053     0.973 r  wd_inferred_i_19/O
                         net (fo=2, routed)           0.760     1.734    a4/file_reg_r1_0_31_12_17/DIA1
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.264    33.981    a4/file_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y71         RAMD32                                       r  a4/file_reg_r1_0_31_12_17/RAMA_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.732ns  (logic 0.442ns (25.516%)  route 1.290ns (74.484%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         LDCE                         0.000     0.000 r  a1/Y1_reg[7]/G
    SLICE_X48Y70         LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  a1/Y1_reg[7]/Q
                         net (fo=3, routed)           0.615     1.004    Y[7]
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.053     1.057 r  wd_inferred_i_25/O
                         net (fo=2, routed)           0.675     1.732    a4/file_reg_r2_0_31_6_11/DIA1
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.260    33.977    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.715ns  (logic 0.402ns (23.443%)  route 1.313ns (76.557%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         LDCE                         0.000     0.000 r  a1/Y1_reg[27]/G
    SLICE_X47Y77         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[27]/Q
                         net (fo=1, routed)           0.690     1.039    Y[27]
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.053     1.092 r  wd_inferred_i_5/O
                         net (fo=2, routed)           0.623     1.715    a4/file_reg_r1_0_31_24_29/DIB1
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.265    33.982    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.711ns  (logic 0.402ns (23.490%)  route 1.309ns (76.510%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[3]/G
    SLICE_X49Y72         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[3]/Q
                         net (fo=3, routed)           0.912     1.261    Y[3]
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.053     1.314 r  wd_inferred_i_29/O
                         net (fo=2, routed)           0.397     1.711    a4/file_reg_r1_0_31_0_5/DIB1
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.265    33.982    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.700ns  (logic 0.402ns (23.648%)  route 1.298ns (76.352%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[3]/G
    SLICE_X49Y72         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[3]/Q
                         net (fo=3, routed)           0.912     1.261    Y[3]
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.053     1.314 r  wd_inferred_i_29/O
                         net (fo=2, routed)           0.386     1.700    a4/file_reg_r2_0_31_0_5/DIB1
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.262    33.979    a4/file_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.684ns  (logic 0.415ns (24.637%)  route 1.269ns (75.363%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         LDCE                         0.000     0.000 r  a1/Y1_reg[30]/G
    SLICE_X47Y77         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[30]/Q
                         net (fo=1, routed)           0.579     0.928    Y[30]
    SLICE_X52Y77         LUT5 (Prop_lut5_I0_O)        0.066     0.994 r  wd_inferred_i_2/O
                         net (fo=4, routed)           0.691     1.684    a4/file_reg_r2_0_31_30_31/D
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.266    33.983    a4/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31/DP/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.684ns  (logic 0.415ns (24.637%)  route 1.269ns (75.363%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         LDCE                         0.000     0.000 r  a1/Y1_reg[30]/G
    SLICE_X47Y77         LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  a1/Y1_reg[30]/Q
                         net (fo=1, routed)           0.579     0.928    Y[30]
    SLICE_X52Y77         LUT5 (Prop_lut5_I0_O)        0.066     0.994 r  wd_inferred_i_2/O
                         net (fo=4, routed)           0.691     1.684    a4/file_reg_r2_0_31_30_31/D
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.144 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.293    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.394 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.249    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.362 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    32.004    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.046 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.604    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.717 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          1.266    33.983    a4/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y80         RAMD32                                       r  a4/file_reg_r2_0_31_30_31/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1/Y1_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.156ns (42.479%)  route 0.211ns (57.521%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         LDCE                         0.000     0.000 r  a1/Y1_reg[26]/G
    SLICE_X47Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[26]/Q
                         net (fo=1, routed)           0.106     0.234    Y[26]
    SLICE_X49Y78         LUT5 (Prop_lut5_I0_O)        0.028     0.262 r  wd_inferred_i_6/O
                         net (fo=2, routed)           0.105     0.367    a4/file_reg_r2_0_31_24_29/DIB0
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.731    34.021    a4/file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.156ns (37.907%)  route 0.256ns (62.093%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         LDCE                         0.000     0.000 r  a1/Y1_reg[26]/G
    SLICE_X47Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[26]/Q
                         net (fo=1, routed)           0.106     0.234    Y[26]
    SLICE_X49Y78         LUT5 (Prop_lut5_I0_O)        0.028     0.262 r  wd_inferred_i_6/O
                         net (fo=2, routed)           0.149     0.412    a4/file_reg_r1_0_31_24_29/DIB0
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.732    34.022    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.156ns (36.363%)  route 0.273ns (63.637%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[1]/G
    SLICE_X52Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[1]/Q
                         net (fo=3, routed)           0.112     0.240    Y[1]
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.028     0.268 r  wd_inferred_i_31/O
                         net (fo=2, routed)           0.161     0.429    a4/file_reg_r2_0_31_0_5/DIA1
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.728    34.018    a4/file_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.156ns (35.819%)  route 0.280ns (64.181%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         LDCE                         0.000     0.000 r  a1/Y1_reg[29]/G
    SLICE_X47Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[29]/Q
                         net (fo=1, routed)           0.215     0.343    Y[29]
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.028     0.371 r  wd_inferred_i_3/O
                         net (fo=2, routed)           0.065     0.436    a4/file_reg_r2_0_31_24_29/DIC1
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.731    34.021    a4/file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMC_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.156ns (35.460%)  route 0.284ns (64.540%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[1]/G
    SLICE_X52Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[1]/Q
                         net (fo=3, routed)           0.112     0.240    Y[1]
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.028     0.268 r  wd_inferred_i_31/O
                         net (fo=2, routed)           0.172     0.440    a4/file_reg_r1_0_31_0_5/DIA1
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.732    34.022    a4/file_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y70         RAMD32                                       r  a4/file_reg_r1_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.156ns (34.548%)  route 0.296ns (65.452%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[4]/G
    SLICE_X52Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[4]/Q
                         net (fo=3, routed)           0.136     0.264    Y[4]
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.028     0.292 r  wd_inferred_i_28/O
                         net (fo=2, routed)           0.159     0.452    a4/file_reg_r2_0_31_0_5/DIC0
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.728    34.018    a4/file_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y73         RAMD32                                       r  a4/file_reg_r2_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.156ns (33.798%)  route 0.306ns (66.202%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         LDCE                         0.000     0.000 r  a1/Y1_reg[10]/G
    SLICE_X52Y72         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[10]/Q
                         net (fo=1, routed)           0.190     0.318    Y[10]
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.028     0.346 r  wd_inferred_i_22/O
                         net (fo=2, routed)           0.116     0.462    a4/file_reg_r2_0_31_6_11/DIC0
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.727    34.017    a4/file_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y75         RAMD32                                       r  a4/file_reg_r2_0_31_6_11/RAMC/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.156ns (33.220%)  route 0.314ns (66.780%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         LDCE                         0.000     0.000 r  a1/Y1_reg[28]/G
    SLICE_X47Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[28]/Q
                         net (fo=1, routed)           0.171     0.299    Y[28]
    SLICE_X49Y78         LUT5 (Prop_lut5_I0_O)        0.028     0.327 r  wd_inferred_i_4/O
                         net (fo=2, routed)           0.142     0.470    a4/file_reg_r2_0_31_24_29/DIC0
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.731    34.021    a4/file_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y78         RAMD32                                       r  a4/file_reg_r2_0_31_24_29/RAMC/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.156ns (32.445%)  route 0.325ns (67.555%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         LDCE                         0.000     0.000 r  a1/Y1_reg[29]/G
    SLICE_X47Y78         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[29]/Q
                         net (fo=1, routed)           0.215     0.343    Y[29]
    SLICE_X51Y78         LUT5 (Prop_lut5_I0_O)        0.028     0.371 r  wd_inferred_i_3/O
                         net (fo=2, routed)           0.110     0.481    a4/file_reg_r1_0_31_24_29/DIC1
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.732    34.022    a4/file_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  a4/file_reg_r1_0_31_24_29/RAMC_D1/CLK

Slack:                    inf
  Source:                 a1/Y1_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            a4/file_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.375ns fall@49.875ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.156ns (32.396%)  route 0.326ns (67.604%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.494ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         LDCE                         0.000     0.000 r  a1/Y1_reg[19]/G
    SLICE_X47Y74         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  a1/Y1_reg[19]/Q
                         net (fo=1, routed)           0.170     0.298    Y[19]
    SLICE_X49Y74         LUT5 (Prop_lut5_I0_O)        0.028     0.326 r  wd_inferred_i_13/O
                         net (fo=2, routed)           0.155     0.482    a4/file_reg_r1_0_31_18_23/DIA1
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.375    33.375 r  
    P23                                               0.000    33.375 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.375    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    33.732 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    34.285    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.123    31.162 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.781    31.943    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    31.973 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.965    32.938    a4/clk_out3
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.035    32.973 r  a4/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.286    33.260    a4/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    33.290 r  a4/clk0_BUFG_inst/O
                         net (fo=88, routed)          0.730    34.020    a4/file_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y72         RAMD32                                       r  a4/file_reg_r1_0_31_18_23/RAMA_D1/CLK





