// Seed: 2775103170
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  type_3(
      1, 1
  );
  assign id_2 = 'b0 ? 1 ^ 1 : 1;
  reg id_2;
  initial begin
    id_2 = 1;
    id_2 = 1'b0;
    id_1 <= 1'd0;
    id_2 <= 1'h0;
  end
endmodule
