#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x557a0f80f950 .scope module, "top" "top" 2 5;
 .timescale 0 0;
v0x557a0f8aa530_0 .var "PC", 3 0;
v0x557a0f8aa630_0 .var "clk", 0 0;
v0x557a0f8aa6f0_0 .var "command", 2 0;
v0x557a0f8aa7c0_0 .net "done", 0 0, v0x557a0f8a77d0_0;  1 drivers
v0x557a0f8aa860_0 .var "read1Addr", 4 0;
v0x557a0f8aa9a0_0 .var "read1Valid", 0 0;
v0x557a0f8aaa90_0 .net "read1Value", 15 0, v0x557a0f8a87a0_0;  1 drivers
v0x557a0f8aab50_0 .var "read2Addr", 4 0;
v0x557a0f8aac60_0 .var "read2Valid", 0 0;
v0x557a0f8aad00_0 .net "read2Value", 15 0, v0x557a0f8a8a30_0;  1 drivers
v0x557a0f8aadc0_0 .net "regWriteValue", 15 0, L_0x557a0f8ab6d0;  1 drivers
v0x557a0f8aaed0_0 .var "shift_amount", 3 0;
v0x557a0f8aafe0_0 .var "writeAddr", 4 0;
v0x557a0f8ab0f0_0 .var "writeValid", 0 0;
v0x557a0f8ab1e0_0 .var "writeValue", 15 0;
E_0x557a0f846c20 .event posedge, v0x557a0f8a77d0_0;
S_0x557a0f84e7d0 .scope module, "PROCESSOR" "processor" 2 25, 3 3 0, S_0x557a0f80f950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read1Addr";
    .port_info 2 /INPUT 5 "read2Addr";
    .port_info 3 /INPUT 5 "writeAddr";
    .port_info 4 /INPUT 16 "writeValue";
    .port_info 5 /INPUT 1 "read1Valid";
    .port_info 6 /INPUT 1 "read2Valid";
    .port_info 7 /INPUT 1 "writeValid";
    .port_info 8 /INPUT 4 "shift_amount";
    .port_info 9 /INPUT 3 "command";
    .port_info 10 /OUTPUT 16 "read1Value";
    .port_info 11 /OUTPUT 16 "read2Value";
    .port_info 12 /OUTPUT 16 "regWriteValue";
    .port_info 13 /OUTPUT 1 "done";
L_0x557a0f83fc20 .functor OR 1, L_0x557a0f8ab2a0, L_0x557a0f8ab340, C4<0>, C4<0>;
L_0x557a0f8ab5c0 .functor OR 1, L_0x557a0f83fc20, L_0x557a0f8ab4d0, C4<0>, C4<0>;
L_0x7fb7a8254018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x557a0f8a8fd0_0 .net/2u *"_ivl_0", 2 0, L_0x7fb7a8254018;  1 drivers
L_0x7fb7a82540a8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x557a0f8a90d0_0 .net/2u *"_ivl_10", 2 0, L_0x7fb7a82540a8;  1 drivers
v0x557a0f8a91b0_0 .net *"_ivl_12", 0 0, L_0x557a0f8ab4d0;  1 drivers
v0x557a0f8a9280_0 .net *"_ivl_15", 0 0, L_0x557a0f8ab5c0;  1 drivers
v0x557a0f8a9340_0 .net *"_ivl_2", 0 0, L_0x557a0f8ab2a0;  1 drivers
L_0x7fb7a8254060 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x557a0f8a9400_0 .net/2u *"_ivl_4", 2 0, L_0x7fb7a8254060;  1 drivers
v0x557a0f8a94e0_0 .net *"_ivl_6", 0 0, L_0x557a0f8ab340;  1 drivers
v0x557a0f8a95a0_0 .net *"_ivl_9", 0 0, L_0x557a0f83fc20;  1 drivers
v0x557a0f8a9660_0 .net "clk", 0 0, v0x557a0f8aa630_0;  1 drivers
v0x557a0f8a9700_0 .net "command", 2 0, v0x557a0f8aa6f0_0;  1 drivers
v0x557a0f8a97c0_0 .net "current_state", 1 0, v0x557a0f8a7630_0;  1 drivers
v0x557a0f8a9880_0 .net "done", 0 0, v0x557a0f8a77d0_0;  alias, 1 drivers
v0x557a0f8a9920_0 .net "read1Addr", 4 0, v0x557a0f8aa860_0;  1 drivers
v0x557a0f8a99c0_0 .net "read1Valid", 0 0, v0x557a0f8aa9a0_0;  1 drivers
v0x557a0f8a9a90_0 .net "read1Value", 15 0, v0x557a0f8a87a0_0;  alias, 1 drivers
v0x557a0f8a9b80_0 .net "read2Addr", 4 0, v0x557a0f8aab50_0;  1 drivers
v0x557a0f8a9c20_0 .net "read2Valid", 0 0, v0x557a0f8aac60_0;  1 drivers
v0x557a0f8a9e00_0 .net "read2Value", 15 0, v0x557a0f8a8a30_0;  alias, 1 drivers
v0x557a0f8a9ef0_0 .net "regWriteValue", 15 0, L_0x557a0f8ab6d0;  alias, 1 drivers
v0x557a0f8a9f90_0 .net "result", 15 0, v0x557a0f8a7fa0_0;  1 drivers
v0x557a0f8aa060_0 .net "shift_amount", 3 0, v0x557a0f8aaed0_0;  1 drivers
v0x557a0f8aa130_0 .net "writeAddr", 4 0, v0x557a0f8aafe0_0;  1 drivers
v0x557a0f8aa200_0 .net "writeValid", 0 0, v0x557a0f8ab0f0_0;  1 drivers
v0x557a0f8aa2d0_0 .net "writeValue", 15 0, v0x557a0f8ab1e0_0;  1 drivers
L_0x557a0f8ab2a0 .cmp/eq 3, v0x557a0f8aa6f0_0, L_0x7fb7a8254018;
L_0x557a0f8ab340 .cmp/eq 3, v0x557a0f8aa6f0_0, L_0x7fb7a8254060;
L_0x557a0f8ab4d0 .cmp/eq 3, v0x557a0f8aa6f0_0, L_0x7fb7a82540a8;
L_0x557a0f8ab6d0 .functor MUXZ 16, v0x557a0f8ab1e0_0, v0x557a0f8a7fa0_0, L_0x557a0f8ab5c0, C4<>;
S_0x557a0f8591d0 .scope module, "CONTROL" "state_control" 3 32, 4 8 0, S_0x557a0f84e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "command";
    .port_info 2 /OUTPUT 1 "done";
    .port_info 3 /OUTPUT 2 "current_state";
v0x557a0f80f2b0_0 .net "clk", 0 0, v0x557a0f8aa630_0;  alias, 1 drivers
v0x557a0f83fd80_0 .net "command", 2 0, v0x557a0f8aa6f0_0;  alias, 1 drivers
v0x557a0f8a7630_0 .var "current_state", 1 0;
v0x557a0f8a76f0_0 .var "delay_count", 4 0;
v0x557a0f8a77d0_0 .var "done", 0 0;
E_0x557a0f846990 .event posedge, v0x557a0f80f2b0_0;
S_0x557a0f8a7960 .scope module, "EXECUTE" "compute" 3 31, 5 5 0, S_0x557a0f84e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "current_state";
    .port_info 2 /INPUT 3 "command";
    .port_info 3 /INPUT 16 "operand1";
    .port_info 4 /INPUT 16 "operand2";
    .port_info 5 /INPUT 4 "shift_amount";
    .port_info 6 /OUTPUT 16 "result";
v0x557a0f8a7b60_0 .net "clk", 0 0, v0x557a0f8aa630_0;  alias, 1 drivers
v0x557a0f8a7c00_0 .net "command", 2 0, v0x557a0f8aa6f0_0;  alias, 1 drivers
v0x557a0f8a7cd0_0 .net "current_state", 1 0, v0x557a0f8a7630_0;  alias, 1 drivers
v0x557a0f8a7dd0_0 .net "operand1", 15 0, v0x557a0f8a87a0_0;  alias, 1 drivers
v0x557a0f8a7e70_0 .net "operand2", 15 0, v0x557a0f8a8a30_0;  alias, 1 drivers
v0x557a0f8a7fa0_0 .var "result", 15 0;
v0x557a0f8a8080_0 .net "shift_amount", 3 0, v0x557a0f8aaed0_0;  alias, 1 drivers
S_0x557a0f8a8240 .scope module, "RF" "register_file" 3 30, 6 5 0, S_0x557a0f84e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "current_state";
    .port_info 2 /INPUT 5 "read1Addr";
    .port_info 3 /INPUT 5 "read2Addr";
    .port_info 4 /INPUT 5 "writeAddr";
    .port_info 5 /INPUT 16 "writeValue";
    .port_info 6 /INPUT 1 "read1Valid";
    .port_info 7 /INPUT 1 "read2Valid";
    .port_info 8 /INPUT 1 "writeValid";
    .port_info 9 /OUTPUT 16 "read1Value";
    .port_info 10 /OUTPUT 16 "read2Value";
v0x557a0f8a8420_0 .net "clk", 0 0, v0x557a0f8aa630_0;  alias, 1 drivers
v0x557a0f8a8510_0 .net "current_state", 1 0, v0x557a0f8a7630_0;  alias, 1 drivers
v0x557a0f8a8620_0 .net "read1Addr", 4 0, v0x557a0f8aa860_0;  alias, 1 drivers
v0x557a0f8a86e0_0 .net "read1Valid", 0 0, v0x557a0f8aa9a0_0;  alias, 1 drivers
v0x557a0f8a87a0_0 .var "read1Value", 15 0;
v0x557a0f8a88b0_0 .net "read2Addr", 4 0, v0x557a0f8aab50_0;  alias, 1 drivers
v0x557a0f8a8970_0 .net "read2Valid", 0 0, v0x557a0f8aac60_0;  alias, 1 drivers
v0x557a0f8a8a30_0 .var "read2Value", 15 0;
v0x557a0f8a8af0 .array "regfile", 31 0, 15 0;
v0x557a0f8a8b90_0 .net "writeAddr", 4 0, v0x557a0f8aafe0_0;  alias, 1 drivers
v0x557a0f8a8c70_0 .net "writeValid", 0 0, v0x557a0f8ab0f0_0;  alias, 1 drivers
v0x557a0f8a8d30_0 .net "writeValue", 15 0, L_0x557a0f8ab6d0;  alias, 1 drivers
    .scope S_0x557a0f8a8240;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557a0f8a8af0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x557a0f8a8240;
T_1 ;
    %wait E_0x557a0f846990;
    %load/vec4 v0x557a0f8a8510_0;
    %pad/u 3;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x557a0f8a86e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x557a0f8a8620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557a0f8a8af0, 4;
    %assign/vec4 v0x557a0f8a87a0_0, 0;
T_1.2 ;
    %load/vec4 v0x557a0f8a8970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x557a0f8a88b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557a0f8a8af0, 4;
    %assign/vec4 v0x557a0f8a8a30_0, 0;
T_1.4 ;
    %load/vec4 v0x557a0f8a8c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x557a0f8a8d30_0;
    %load/vec4 v0x557a0f8a8b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557a0f8a8af0, 0, 4;
T_1.6 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557a0f8a8510_0;
    %pad/u 3;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x557a0f8a8d30_0;
    %load/vec4 v0x557a0f8a8b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557a0f8a8af0, 0, 4;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557a0f8a7960;
T_2 ;
    %wait E_0x557a0f846990;
    %load/vec4 v0x557a0f8a7cd0_0;
    %pad/u 3;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x557a0f8a7c00_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x557a0f8a7dd0_0;
    %load/vec4 v0x557a0f8a7e70_0;
    %add;
    %assign/vec4 v0x557a0f8a7fa0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x557a0f8a7c00_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x557a0f8a7dd0_0;
    %load/vec4 v0x557a0f8a7e70_0;
    %sub;
    %assign/vec4 v0x557a0f8a7fa0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x557a0f8a7c00_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x557a0f8a7dd0_0;
    %ix/getv 4, v0x557a0f8a8080_0;
    %shiftl 4;
    %assign/vec4 v0x557a0f8a7fa0_0, 0;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557a0f8591d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a0f8a77d0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x557a0f8591d0;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557a0f8a7630_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x557a0f8591d0;
T_5 ;
    %wait E_0x557a0f846990;
    %load/vec4 v0x557a0f8a7630_0;
    %pad/u 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557a0f8a7630_0, 2;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x557a0f8a76f0_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a0f8a77d0_0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557a0f8a7630_0;
    %pad/u 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557a0f8a76f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x557a0f8a76f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557a0f8a76f0_0, 2;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x557a0f8a7630_0;
    %pad/u 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557a0f8a76f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557a0f83fd80_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557a0f83fd80_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x557a0f83fd80_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x557a0f83fd80_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x557a0f83fd80_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557a0f8a7630_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8a77d0_0, 2;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x557a0f8a7630_0;
    %pad/u 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557a0f8a76f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557a0f83fd80_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557a0f83fd80_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x557a0f83fd80_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x557a0f8a7630_0, 2;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x557a0f8a76f0_0, 2;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x557a0f8a7630_0;
    %pad/u 3;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557a0f8a76f0_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x557a0f8a76f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557a0f8a76f0_0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x557a0f8a7630_0;
    %pad/u 3;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557a0f8a76f0_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x557a0f8a7630_0, 2;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x557a0f8a76f0_0, 2;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x557a0f8a7630_0;
    %pad/u 3;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557a0f8a76f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x557a0f8a76f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x557a0f8a76f0_0, 2;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x557a0f8a7630_0;
    %pad/u 3;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557a0f8a76f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557a0f8a7630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8a77d0_0, 2;
T_5.14 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557a0f80f950;
T_6 ;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a0f8aa630_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557a0f8aa630_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a0f8aa630_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x557a0f80f950;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557a0f8aa6f0_0, 2;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x557a0f8aafe0_0, 2;
    %pushi/vec4 17, 0, 16;
    %assign/vec4 v0x557a0f8ab1e0_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a0f8aa9a0_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a0f8aac60_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8ab0f0_0, 2;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x557a0f8aa530_0, 2;
    %end;
    .thread T_7;
    .scope S_0x557a0f80f950;
T_8 ;
    %wait E_0x557a0f846c20;
    %load/vec4 v0x557a0f8aa6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %vpi_call 2 50 "$display", "Time: %3d, Command = %b", $time, v0x557a0f8aa6f0_0 {0 0 0};
    %jmp T_8.8;
T_8.1 ;
    %vpi_call 2 51 "$display", "Time: %3d, Command = %b, Read1Addr = %d, Read1Value = %b", $time, v0x557a0f8aa6f0_0, v0x557a0f8aa860_0, v0x557a0f8aaa90_0 {0 0 0};
    %jmp T_8.8;
T_8.2 ;
    %vpi_call 2 52 "$display", "Time: %3d, Command = %b, Read1Addr = %d, Read2Addr = %d, Read1Value = %b, Read2Value = %b", $time, v0x557a0f8aa6f0_0, v0x557a0f8aa860_0, v0x557a0f8aab50_0, v0x557a0f8aaa90_0, v0x557a0f8aad00_0 {0 0 0};
    %jmp T_8.8;
T_8.3 ;
    %vpi_call 2 53 "$display", "Time: %3d, Command = %b, Read1Addr = %d, Read1Value = %b", $time, v0x557a0f8aa6f0_0, v0x557a0f8aa860_0, v0x557a0f8aaa90_0 {0 0 0};
    %jmp T_8.8;
T_8.4 ;
    %vpi_call 2 54 "$display", "Time: %3d, Command = %b, Read1Addr = %d, Read2Addr = %d, Read1Value = %b, Read2Value = %b", $time, v0x557a0f8aa6f0_0, v0x557a0f8aa860_0, v0x557a0f8aab50_0, v0x557a0f8aaa90_0, v0x557a0f8aad00_0 {0 0 0};
    %jmp T_8.8;
T_8.5 ;
    %vpi_call 2 55 "$display", "Time: %3d, Command = %b, WriteAddr = %d, WriteValue = %b", $time, v0x557a0f8aa6f0_0, v0x557a0f8aafe0_0, v0x557a0f8aadc0_0 {0 0 0};
    %jmp T_8.8;
T_8.6 ;
    %vpi_call 2 56 "$display", "Time: %3d, Command = %b, WriteAddr = %d, WriteValue = %b", $time, v0x557a0f8aa6f0_0, v0x557a0f8aafe0_0, v0x557a0f8aadc0_0 {0 0 0};
    %jmp T_8.8;
T_8.7 ;
    %vpi_call 2 57 "$display", "Time: %3d, Command = %b, WriteAddr = %d, WriteValue = %b", $time, v0x557a0f8aa6f0_0, v0x557a0f8aafe0_0, v0x557a0f8aadc0_0 {0 0 0};
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %load/vec4 v0x557a0f8aa530_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %jmp T_8.18;
T_8.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x557a0f8aa6f0_0, 2;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x557a0f8aa860_0, 2;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x557a0f8aafe0_0, 2;
    %pushi/vec4 65527, 0, 16;
    %assign/vec4 v0x557a0f8ab1e0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aa9a0_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a0f8aac60_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8ab0f0_0, 2;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557a0f8aa530_0, 2;
    %jmp T_8.18;
T_8.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x557a0f8aa6f0_0, 2;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x557a0f8aa860_0, 2;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x557a0f8aab50_0, 2;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x557a0f8aafe0_0, 2;
    %pushi/vec4 65, 0, 16;
    %assign/vec4 v0x557a0f8ab1e0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aa9a0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aac60_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8ab0f0_0, 2;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x557a0f8aa530_0, 2;
    %jmp T_8.18;
T_8.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557a0f8aa6f0_0, 2;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x557a0f8aa860_0, 2;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x557a0f8aab50_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aa9a0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aac60_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a0f8ab0f0_0, 2;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x557a0f8aa530_0, 2;
    %jmp T_8.18;
T_8.12 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x557a0f8aa6f0_0, 2;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x557a0f8aa860_0, 2;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x557a0f8aafe0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aa9a0_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a0f8aac60_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8ab0f0_0, 2;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x557a0f8aaed0_0, 2;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x557a0f8aa530_0, 2;
    %jmp T_8.18;
T_8.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x557a0f8aa6f0_0, 2;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x557a0f8aa860_0, 2;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x557a0f8aab50_0, 2;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x557a0f8aafe0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aa9a0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aac60_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8ab0f0_0, 2;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x557a0f8aa530_0, 2;
    %jmp T_8.18;
T_8.14 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x557a0f8aa6f0_0, 2;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x557a0f8aa860_0, 2;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x557a0f8aafe0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aa9a0_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a0f8aac60_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8ab0f0_0, 2;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x557a0f8aaed0_0, 2;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x557a0f8aa530_0, 2;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x557a0f8aa6f0_0, 2;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x557a0f8aa860_0, 2;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x557a0f8aab50_0, 2;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x557a0f8aafe0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aa9a0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aac60_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8ab0f0_0, 2;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x557a0f8aa530_0, 2;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557a0f8aa6f0_0, 2;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x557a0f8aa860_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557a0f8aa9a0_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a0f8aac60_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a0f8ab0f0_0, 2;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x557a0f8aa530_0, 2;
    %jmp T_8.18;
T_8.17 ;
    %vpi_call 2 139 "$finish" {0 0 0};
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "A6_top.v";
    "A6_processor.v";
    "A6_state_control.v";
    "A6_compute.v";
    "A6_register_file.v";
