Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 19 13:11:02 2025
| Host         : DESKTOP-91CSLS9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: slow_clock_counter_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.131        0.000                      0                   29        0.213        0.000                      0                   29       41.166        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.131        0.000                      0                   29        0.213        0.000                      0                   29       41.166        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.131ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.923ns (28.584%)  route 2.306ns (71.416%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.109 - 83.333 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.565     5.073    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  slow_clock_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  slow_clock_counter_reg[20]/Q
                         net (fo=1, routed)           0.585     6.113    slow_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.209 r  slow_clock_BUFG_inst/O
                         net (fo=4, routed)           1.722     7.931    slow_clock_BUFG
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.302 r  slow_clock_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.302    slow_clock_counter_reg[20]_i_1_n_7
    SLICE_X16Y47         FDRE                                         r  slow_clock_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.447    88.109    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  slow_clock_counter_reg[20]/C
                         clock pessimism              0.297    88.406    
                         clock uncertainty           -0.035    88.371    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.062    88.433    slow_clock_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         88.433    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 80.131    

Slack (MET) :             80.216ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            D3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.552ns (18.763%)  route 2.390ns (81.237%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 88.154 - 83.333 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.565     5.073    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  slow_clock_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  slow_clock_counter_reg[20]/Q
                         net (fo=1, routed)           0.585     6.113    slow_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.209 r  slow_clock_BUFG_inst/O
                         net (fo=4, routed)           1.805     8.015    slow_clock_BUFG
    SLICE_X0Y63          FDRE                                         r  D3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.493    88.154    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  D3_reg/C
                         clock pessimism              0.179    88.333    
                         clock uncertainty           -0.035    88.298    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.067    88.231    D3_reg
  -------------------------------------------------------------------
                         required time                         88.231    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 80.216    

Slack (MET) :             80.991ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563     5.071    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  slow_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  slow_clock_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.066    slow_clock_counter_reg_n_0_[1]
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.740 r  slow_clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.740    slow_clock_counter_reg[0]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  slow_clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    slow_clock_counter_reg[4]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  slow_clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    slow_clock_counter_reg[8]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  slow_clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    slow_clock_counter_reg[12]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.416 r  slow_clock_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.416    slow_clock_counter_reg[16]_i_1_n_6
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[17]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    88.407    slow_clock_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 80.991    

Slack (MET) :             81.012ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563     5.071    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  slow_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  slow_clock_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.066    slow_clock_counter_reg_n_0_[1]
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.740 r  slow_clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.740    slow_clock_counter_reg[0]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  slow_clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    slow_clock_counter_reg[4]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  slow_clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    slow_clock_counter_reg[8]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  slow_clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    slow_clock_counter_reg[12]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.395 r  slow_clock_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.395    slow_clock_counter_reg[16]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[19]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    88.407    slow_clock_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 81.012    

Slack (MET) :             81.036ns  (required time - arrival time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.704ns (31.041%)  route 1.564ns (68.959%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 88.153 - 83.333 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.608     5.115    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.571 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.709     6.281    rvmulti/dp/pcreg/Q[5]
    SLICE_X0Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.405 f  rvmulti/dp/pcreg/instruction_memory_i_3/O
                         net (fo=6, routed)           0.855     7.259    rvmulti_n_1
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.124     7.383 r  rststate[2]_i_1/O
                         net (fo=1, routed)           0.000     7.383    p_0_in[2]
    SLICE_X1Y65          FDRE                                         r  rststate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.492    88.153    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rststate_reg[2]/C
                         clock pessimism              0.272    88.425    
                         clock uncertainty           -0.035    88.390    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.029    88.419    rststate_reg[2]
  -------------------------------------------------------------------
                         required time                         88.419    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                 81.036    

Slack (MET) :             81.036ns  (required time - arrival time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.704ns (31.014%)  route 1.566ns (68.986%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 88.153 - 83.333 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.608     5.115    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.571 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.709     6.281    rvmulti/dp/pcreg/Q[5]
    SLICE_X0Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.405 f  rvmulti/dp/pcreg/instruction_memory_i_3/O
                         net (fo=6, routed)           0.857     7.261    rvmulti_n_1
    SLICE_X1Y65          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  rststate[3]_i_1/O
                         net (fo=1, routed)           0.000     7.385    p_0_in[3]
    SLICE_X1Y65          FDRE                                         r  rststate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.492    88.153    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rststate_reg[3]/C
                         clock pessimism              0.272    88.425    
                         clock uncertainty           -0.035    88.390    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.031    88.421    rststate_reg[3]
  -------------------------------------------------------------------
                         required time                         88.421    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                 81.036    

Slack (MET) :             81.086ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563     5.071    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  slow_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  slow_clock_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.066    slow_clock_counter_reg_n_0_[1]
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.740 r  slow_clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.740    slow_clock_counter_reg[0]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  slow_clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    slow_clock_counter_reg[4]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  slow_clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    slow_clock_counter_reg[8]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  slow_clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    slow_clock_counter_reg[12]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.321 r  slow_clock_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.321    slow_clock_counter_reg[16]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[18]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    88.407    slow_clock_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 81.086    

Slack (MET) :             81.102ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563     5.071    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  slow_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  slow_clock_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.066    slow_clock_counter_reg_n_0_[1]
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.740 r  slow_clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.740    slow_clock_counter_reg[0]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  slow_clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    slow_clock_counter_reg[4]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  slow_clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    slow_clock_counter_reg[8]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  slow_clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.082    slow_clock_counter_reg[12]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.305 r  slow_clock_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.305    slow_clock_counter_reg[16]_i_1_n_7
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[16]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    88.407    slow_clock_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                 81.102    

Slack (MET) :             81.105ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563     5.071    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  slow_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  slow_clock_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.066    slow_clock_counter_reg_n_0_[1]
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.740 r  slow_clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.740    slow_clock_counter_reg[0]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  slow_clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    slow_clock_counter_reg[4]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  slow_clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    slow_clock_counter_reg[8]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.302 r  slow_clock_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.302    slow_clock_counter_reg[12]_i_1_n_6
    SLICE_X16Y45         FDRE                                         r  slow_clock_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  slow_clock_counter_reg[13]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    88.407    slow_clock_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                 81.105    

Slack (MET) :             81.126ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.563     5.071    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y42         FDRE                                         r  slow_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  slow_clock_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.066    slow_clock_counter_reg_n_0_[1]
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.740 r  slow_clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.740    slow_clock_counter_reg[0]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  slow_clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    slow_clock_counter_reg[4]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  slow_clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.968    slow_clock_counter_reg[8]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.281 r  slow_clock_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.281    slow_clock_counter_reg[12]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  slow_clock_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  slow_clock_counter_reg[15]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    88.407    slow_clock_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                 81.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rststate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.582     1.453    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  rststate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  rststate_reg[4]/Q
                         net (fo=8, routed)           0.131     1.725    rststate_reg[4]
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  rststate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    p_0_in[1]
    SLICE_X1Y66          FDRE                                         r  rststate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.850     1.966    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rststate_reg[1]/C
                         clock pessimism             -0.500     1.466    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.091     1.557    rststate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rststate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.582     1.453    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rststate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  rststate_reg[1]/Q
                         net (fo=7, routed)           0.131     1.725    rststate_reg[1]
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.045     1.770 r  rststate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    p_0_in[4]
    SLICE_X0Y66          FDRE                                         r  rststate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.850     1.966    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  rststate_reg[4]/C
                         clock pessimism             -0.500     1.466    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.091     1.557    rststate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.582     1.453    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.143     1.737    rststate_reg[5]
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  rststate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.782    p_0_in[5]
    SLICE_X0Y66          FDRE                                         r  rststate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.850     1.966    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  rststate_reg[5]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.092     1.545    rststate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 rststate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.583     1.454    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rststate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.595 f  rststate_reg[0]/Q
                         net (fo=7, routed)           0.156     1.751    rststate_reg[0]
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  rststate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    p_0_in[0]
    SLICE_X1Y65          FDRE                                         r  rststate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.851     1.967    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rststate_reg[0]/C
                         clock pessimism             -0.513     1.454    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.092     1.546    rststate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rststate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.583     1.454    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rststate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  rststate_reg[3]/Q
                         net (fo=8, routed)           0.157     1.752    rststate_reg[3]
    SLICE_X1Y65          LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  rststate[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    p_0_in[3]
    SLICE_X1Y65          FDRE                                         r  rststate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.851     1.967    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rststate_reg[3]/C
                         clock pessimism             -0.513     1.454    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.092     1.546    rststate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 rststate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.136%)  route 0.158ns (45.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.583     1.454    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rststate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  rststate_reg[3]/Q
                         net (fo=8, routed)           0.158     1.753    rststate_reg[3]
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  rststate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    p_0_in[2]
    SLICE_X1Y65          FDRE                                         r  rststate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.851     1.967    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rststate_reg[2]/C
                         clock pessimism             -0.513     1.454    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.091     1.545    rststate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rststate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.597%)  route 0.168ns (47.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.582     1.453    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  rststate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  rststate_reg[4]/Q
                         net (fo=8, routed)           0.168     1.762    rststate_reg[4]
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  rststate[6]_i_1/O
                         net (fo=1, routed)           0.000     1.807    p_0_in[6]
    SLICE_X0Y66          FDRE                                         r  rststate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.850     1.966    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  rststate_reg[6]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.092     1.545    rststate_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  slow_clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  slow_clock_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.695    slow_clock_counter_reg_n_0_[10]
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.806 r  slow_clock_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.806    slow_clock_counter_reg[8]_i_1_n_5
    SLICE_X16Y44         FDRE                                         r  slow_clock_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  slow_clock_counter_reg[10]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.105     1.538    slow_clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  slow_clock_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  slow_clock_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.695    slow_clock_counter_reg_n_0_[14]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.806 r  slow_clock_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.806    slow_clock_counter_reg[12]_i_1_n_5
    SLICE_X16Y45         FDRE                                         r  slow_clock_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  slow_clock_counter_reg[14]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.538    slow_clock_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slow_clock_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  slow_clock_counter_reg[18]/Q
                         net (fo=1, routed)           0.121     1.695    slow_clock_counter_reg_n_0_[18]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.806 r  slow_clock_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.806    slow_clock_counter_reg[16]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  slow_clock_counter_reg[18]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.538    slow_clock_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK12MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     D3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y65     rststate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y66     rststate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y65     rststate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y65     rststate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y66     rststate_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y66     rststate_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y66     rststate_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y42    slow_clock_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y63     D3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y63     D3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     rststate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     rststate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y66     rststate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y66     rststate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     rststate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     rststate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     rststate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y65     rststate_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     D3_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     D3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     rststate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     rststate_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y66     rststate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y66     rststate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     rststate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     rststate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     rststate_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y65     rststate_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.665ns  (logic 3.976ns (70.194%)  route 1.688ns (29.806%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  D2_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D2_reg/Q
                         net (fo=1, routed)           1.688     2.144    D2_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.520     5.665 r  D2_OBUF_inst/O
                         net (fo=0)                   0.000     5.665    D2
    E13                                                               r  D2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.976ns (70.257%)  route 1.683ns (29.743%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  D1_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  D1_reg/Q
                         net (fo=2, routed)           1.683     2.139    D1_OBUF
    F13                  OBUF (Prop_obuf_I_O)         3.520     5.659 r  D1_OBUF_inst/O
                         net (fo=0)                   0.000     5.659    D1
    F13                                                               r  D1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  D1_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  D1_reg/Q
                         net (fo=2, routed)           0.522     0.978    D1_OBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     1.102 r  D1_i_1/O
                         net (fo=1, routed)           0.000     1.102    D1_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  D1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  D1_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  D1_reg/Q
                         net (fo=2, routed)           0.185     0.326    D1_OBUF
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  D1_i_1/O
                         net (fo=1, routed)           0.000     0.371    D1_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  D1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.362ns (80.298%)  route 0.334ns (19.702%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  D1_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D1_reg/Q
                         net (fo=2, routed)           0.334     0.475    D1_OBUF
    F13                  OBUF (Prop_obuf_I_O)         1.221     1.696 r  D1_OBUF_inst/O
                         net (fo=0)                   0.000     1.696    D1
    F13                                                               r  D1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.362ns (79.399%)  route 0.353ns (20.601%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  D2_reg/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D2_reg/Q
                         net (fo=1, routed)           0.353     0.494    D2_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.221     1.716 r  D2_OBUF_inst/O
                         net (fo=0)                   0.000     1.716    D2
    E13                                                               r  D2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            D3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 3.974ns (70.384%)  route 1.672ns (29.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.611     5.118    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  D3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.574 r  D3_reg/Q
                         net (fo=1, routed)           1.672     7.246    D3_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.518    10.764 r  D3_OBUF_inst/O
                         net (fo=0)                   0.000    10.764    D3
    H15                                                               r  D3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            D2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 0.704ns (31.014%)  route 1.566ns (68.986%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.608     5.115    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.571 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.709     6.281    rvmulti/dp/pcreg/Q[5]
    SLICE_X0Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.405 f  rvmulti/dp/pcreg/instruction_memory_i_3/O
                         net (fo=6, routed)           0.857     7.261    rvmulti/dp/rststate_reg[5]
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.124     7.385 r  rvmulti/dp/instruction_memory_i_2/O
                         net (fo=1, routed)           0.000     7.385    resetn
    SLICE_X0Y65          FDRE                                         r  D2_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rststate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            D2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.583     1.454    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rststate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  rststate_reg[2]/Q
                         net (fo=8, routed)           0.144     1.739    rvmulti/dp/Q[2]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045     1.784 r  rvmulti/dp/instruction_memory_i_2/O
                         net (fo=1, routed)           0.000     1.784    resetn
    SLICE_X0Y65          FDRE                                         r  D2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            D3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.360ns (80.804%)  route 0.323ns (19.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.583     1.454    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  D3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  D3_reg/Q
                         net (fo=1, routed)           0.323     1.918    D3_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.137 r  D3_OBUF_inst/O
                         net (fo=0)                   0.000     3.137    D3
    H15                                                               r  D3 (OUT)
  -------------------------------------------------------------------    -------------------





