{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631501887450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631501887451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 19:58:05 2021 " "Processing started: Sun Sep 12 19:58:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631501887451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631501887451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mergeTest -c mergeTest --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mergeTest -c mergeTest --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631501887451 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631501888078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file m_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_interface " "Found entity 1: m_interface" {  } { { "m_interface.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cableunit.v 1 1 " "Found 1 design units, including 1 entities, in source file cableunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cableUnit " "Found entity 1: cableUnit" {  } { { "cableUnit.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/cableUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16_r " "Found entity 1: merge8to16_r" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888132 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge4to8 _r.v(16) " "Verilog HDL macro warning at merge4to8 _r.v(16): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888133 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge4to8 _r.v(18) " "Verilog HDL macro warning at merge4to8 _r.v(18): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888134 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge4to8 _r.v(19) " "Verilog HDL macro warning at merge4to8 _r.v(19): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888134 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge4to8 _r.v(21) " "Verilog HDL macro warning at merge4to8 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888134 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge4to8 _r.v(22) " "Verilog HDL macro warning at merge4to8 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888134 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge4to8 _r.v(23) " "Verilog HDL macro warning at merge4to8 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888134 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge4to8 _r.v(24) " "Verilog HDL macro warning at merge4to8 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8_r " "Found entity 1: merge4to8_r" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888134 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge2to4.v(9) " "Verilog HDL macro warning at merge2to4.v(9): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888136 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 merge8to16 _r.v 13 merge2to4.v(10) " "Verilog HDL macro warning at merge2to4.v(10): overriding existing definition for macro \"a2\", which was defined in \"merge8to16 _r.v\", line 13" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888136 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge2to4.v(12) " "Verilog HDL macro warning at merge2to4.v(12): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888136 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge2to4.v(13) " "Verilog HDL macro warning at merge2to4.v(13): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file merge2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge2to4 " "Found entity 1: merge2to4" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regload.v 1 1 " "Found 1 design units, including 1 entities, in source file regload.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLoad " "Found entity 1: regLoad" {  } { { "regLoad.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/regLoad.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888139 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge8to16.v(12) " "Verilog HDL macro warning at merge8to16.v(12): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888141 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge8to16.v(14) " "Verilog HDL macro warning at merge8to16.v(14): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888141 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge8to16.v(15) " "Verilog HDL macro warning at merge8to16.v(15): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888141 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a5 merge8to16 _r.v 16 merge8to16.v(16) " "Verilog HDL macro warning at merge8to16.v(16): overriding existing definition for macro \"a5\", which was defined in \"merge8to16 _r.v\", line 16" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888141 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a6 merge8to16 _r.v 17 merge8to16.v(17) " "Verilog HDL macro warning at merge8to16.v(17): overriding existing definition for macro \"a6\", which was defined in \"merge8to16 _r.v\", line 17" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888141 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a7 merge8to16 _r.v 18 merge8to16.v(18) " "Verilog HDL macro warning at merge8to16.v(18): overriding existing definition for macro \"a7\", which was defined in \"merge8to16 _r.v\", line 18" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a8 merge8to16 _r.v 19 merge8to16.v(19) " "Verilog HDL macro warning at merge8to16.v(19): overriding existing definition for macro \"a8\", which was defined in \"merge8to16 _r.v\", line 19" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge8to16.v(21) " "Verilog HDL macro warning at merge8to16.v(21): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge8to16.v(22) " "Verilog HDL macro warning at merge8to16.v(22): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge8to16.v(23) " "Verilog HDL macro warning at merge8to16.v(23): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge8to16.v(24) " "Verilog HDL macro warning at merge8to16.v(24): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b5 merge8to16 _r.v 25 merge8to16.v(25) " "Verilog HDL macro warning at merge8to16.v(25): overriding existing definition for macro \"b5\", which was defined in \"merge8to16 _r.v\", line 25" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b6 merge8to16 _r.v 26 merge8to16.v(26) " "Verilog HDL macro warning at merge8to16.v(26): overriding existing definition for macro \"b6\", which was defined in \"merge8to16 _r.v\", line 26" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b7 merge8to16 _r.v 27 merge8to16.v(27) " "Verilog HDL macro warning at merge8to16.v(27): overriding existing definition for macro \"b7\", which was defined in \"merge8to16 _r.v\", line 27" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888143 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b8 merge8to16 _r.v 28 merge8to16.v(28) " "Verilog HDL macro warning at merge8to16.v(28): overriding existing definition for macro \"b8\", which was defined in \"merge8to16 _r.v\", line 28" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16 " "Found entity 1: merge8to16" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888144 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge4to8.v(14) " "Verilog HDL macro warning at merge4to8.v(14): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888146 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge4to8.v(16) " "Verilog HDL macro warning at merge4to8.v(16): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888146 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge4to8.v(17) " "Verilog HDL macro warning at merge4to8.v(17): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888147 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge4to8.v(19) " "Verilog HDL macro warning at merge4to8.v(19): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888147 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge4to8.v(20) " "Verilog HDL macro warning at merge4to8.v(20): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888147 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge4to8.v(21) " "Verilog HDL macro warning at merge4to8.v(21): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888147 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge4to8.v(22) " "Verilog HDL macro warning at merge4to8.v(22): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631501888147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8 " "Found entity 1: merge4to8" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge.v 1 1 " "Found 1 design units, including 1 entities, in source file merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge " "Found entity 1: merge" {  } { { "merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file m_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_2to4 " "Found entity 1: m_2to4" {  } { { "m_2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_4to8_r.v 1 1 " "Found 1 design units, including 1 entities, in source file m_4to8_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_4to8_r " "Found entity 1: m_4to8_r" {  } { { "m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_nto2n.v 1 1 " "Found 1 design units, including 1 entities, in source file m_nto2n.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_nto2n " "Found entity 1: m_nto2n" {  } { { "m_nto2n.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_nto2n.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_8to16_r.v 1 1 " "Found 1 design units, including 1 entities, in source file m_8to16_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_8to16_r " "Found entity 1: m_8to16_r" {  } { { "m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_16to32_r.v 1 1 " "Found 1 design units, including 1 entities, in source file m_16to32_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_16to32_r " "Found entity 1: m_16to32_r" {  } { { "m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file m_4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_4to8 " "Found entity 1: m_4to8" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631501888170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631501888170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m_4to8 " "Elaborating entity \"m_4to8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631501888240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 m_4to8.v(63) " "Verilog HDL or VHDL warning at m_4to8.v(63): object \"c1\" assigned a value but never read" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631501888242 "|m_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 m_4to8.v(64) " "Verilog HDL or VHDL warning at m_4to8.v(64): object \"c2\" assigned a value but never read" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631501888243 "|m_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 m_4to8.v(65) " "Verilog HDL or VHDL warning at m_4to8.v(65): object \"c3\" assigned a value but never read" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631501888243 "|m_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 m_4to8.v(66) " "Verilog HDL or VHDL warning at m_4to8.v(66): object \"c4\" assigned a value but never read" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631501888243 "|m_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 m_4to8.v(67) " "Verilog HDL or VHDL warning at m_4to8.v(67): object \"c5\" assigned a value but never read" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631501888243 "|m_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 m_4to8.v(68) " "Verilog HDL or VHDL warning at m_4to8.v(68): object \"c6\" assigned a value but never read" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631501888243 "|m_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 m_4to8.v(69) " "Verilog HDL or VHDL warning at m_4to8.v(69): object \"c7\" assigned a value but never read" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631501888243 "|m_4to8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 m_4to8.v(70) " "Verilog HDL or VHDL warning at m_4to8.v(70): object \"c8\" assigned a value but never read" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631501888244 "|m_4to8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_interface m_interface:inInterface " "Elaborating entity \"m_interface\" for hierarchy \"m_interface:inInterface\"" {  } { { "m_4to8.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631501888269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cableUnit m_interface:inInterface\|cableUnit:oddValues\[0\].unita " "Elaborating entity \"cableUnit\" for hierarchy \"m_interface:inInterface\|cableUnit:oddValues\[0\].unita\"" {  } { { "m_interface.v" "oddValues\[0\].unita" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_interface.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631501888273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_2to4 m_2to4:oddEvenMerge\[0\].m_2to4_0 " "Elaborating entity \"m_2to4\" for hierarchy \"m_2to4:oddEvenMerge\[0\].m_2to4_0\"" {  } { { "m_4to8.v" "oddEvenMerge\[0\].m_2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631501888285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_interface m_2to4:oddEvenMerge\[0\].m_2to4_0\|m_interface:inInterface " "Elaborating entity \"m_interface\" for hierarchy \"m_2to4:oddEvenMerge\[0\].m_2to4_0\|m_interface:inInterface\"" {  } { { "m_2to4.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_2to4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631501888287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator m_2to4:oddEvenMerge\[0\].m_2to4_0\|comparator:oddEvenMerge\[0\].comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"m_2to4:oddEvenMerge\[0\].m_2to4_0\|comparator:oddEvenMerge\[0\].comparator_0\"" {  } { { "m_2to4.v" "oddEvenMerge\[0\].comparator_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_2to4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631501888296 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1631501888366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631501888412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 19:58:08 2021 " "Processing ended: Sun Sep 12 19:58:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631501888412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631501888412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631501888412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631501888412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631501897317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631501897317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 19:58:15 2021 " "Processing started: Sun Sep 12 19:58:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631501897317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1631501897317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp mergeTest -c mergeTest --netlist_type=sgate " "Command: quartus_rpp mergeTest -c mergeTest --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1631501897317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4421 " "Peak virtual memory: 4421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631501897574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 19:58:17 2021 " "Processing ended: Sun Sep 12 19:58:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631501897574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631501897574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631501897574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1631501897574 ""}
