{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619807737778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619807737783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 30 19:35:22 2021 " "Processing started: Fri Apr 30 19:35:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619807737783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619807737783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMSOC_1 -c ARMSOC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMSOC_1 -c ARMSOC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619807737783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1619807738941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/example_soc/armsoc_de2_1/ahbmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/example_soc/armsoc_de2_1/ahbmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBMUX " "Found entity 1: AHBMUX" {  } { { "../AHBMUX.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/EXAMPLE_SoC/ARMSOC_DE2_1/AHBMUX.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/example_soc/armsoc_de2_1/ahbdcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/example_soc/armsoc_de2_1/ahbdcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBDCD " "Found entity 1: AHBDCD" {  } { { "../AHBDCD.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/EXAMPLE_SoC/ARMSOC_DE2_1/AHBDCD.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/parts/ahb_peripherals/ahbl_led/ahb2led.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/parts/ahb_peripherals/ahbl_led/ahb2led.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB2LED " "Found entity 1: AHB2LED" {  } { { "../../../Parts/AHB_Peripherals/AHBL_LED/AHB2LED.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHBL_LED/AHB2LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/parts/cortexm0ds/verilog/cortexm0ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/parts/cortexm0ds/verilog/cortexm0ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm0ds_logic " "Found entity 1: cortexm0ds_logic" {  } { { "../../../Parts/cortexm0ds/verilog/cortexm0ds_logic.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/cortexm0ds/verilog/cortexm0ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/parts/cortexm0ds/verilog/cortexm0ds.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/parts/cortexm0ds/verilog/cortexm0ds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM0DS " "Found entity 1: CORTEXM0DS" {  } { { "../../../Parts/cortexm0ds/verilog/CORTEXM0DS.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/cortexm0ds/verilog/CORTEXM0DS.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/parts/ahb_peripherals/clockdivider/clockdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/parts/ahb_peripherals/clockdivider/clockdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "../../../Parts/AHB_Peripherals/ClockDivider/ClockDiv.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/ClockDivider/ClockDiv.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739269 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "AHBLITE_SYS.v(257) " "Verilog HDL Module Instantiation warning at AHBLITE_SYS.v(257): ignored dangling comma in List of Port Connections" {  } { { "../AHBLITE_SYS.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/EXAMPLE_SoC/ARMSOC_DE2_1/AHBLITE_SYS.v" 257 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1619807739298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/example_soc/armsoc_de2_1/ahblite_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/example_soc/armsoc_de2_1/ahblite_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBLITE_SYS " "Found entity 1: AHBLITE_SYS" {  } { { "../AHBLITE_SYS.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/EXAMPLE_SoC/ARMSOC_DE2_1/AHBLITE_SYS.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/parts/ahb_peripherals/ahbl_mem/ahb2mem_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/parts/ahb_peripherals/ahbl_mem/ahb2mem_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB2MEM " "Found entity 1: AHB2MEM" {  } { { "../../../Parts/AHB_Peripherals/AHBL_MEM/AHB2MEM_V2.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHBL_MEM/AHB2MEM_V2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armsoc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file armsoc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARMSOC_1 " "Found entity 1: ARMSOC_1" {  } { { "ARMSOC_1.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/EXAMPLE_SoC/ARMSOC_DE2_1/Altera/ARMSOC_1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 AHB7SEG.v(19) " "Verilog HDL Declaration information at AHB7SEG.v(19): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1619807739384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 AHB7SEG.v(20) " "Verilog HDL Declaration information at AHB7SEG.v(20): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1619807739385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 AHB7SEG.v(21) " "Verilog HDL Declaration information at AHB7SEG.v(21): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1619807739385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 AHB7SEG.v(22) " "Verilog HDL Declaration information at AHB7SEG.v(22): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1619807739385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 AHB7SEG.v(23) " "Verilog HDL Declaration information at AHB7SEG.v(23): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1619807739385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 AHB7SEG.v(24) " "Verilog HDL Declaration information at AHB7SEG.v(24): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1619807739385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 AHB7SEG.v(25) " "Verilog HDL Declaration information at AHB7SEG.v(25): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1619807739385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 AHB7SEG.v(27) " "Verilog HDL Declaration information at AHB7SEG.v(27): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1619807739386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/parts/ahb_peripherals/ahb_7seg/ahb7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/parts/ahb_peripherals/ahb_7seg/ahb7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB7SEG " "Found entity 1: AHB7SEG" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/design-start-students-v2/designstart-students-v2/parts/modules/hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /design-start-students-v2/designstart-students-v2/parts/modules/hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7segment " "Found entity 1: hexto7segment" {  } { { "../../../Parts/Modules/hexto7seg.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/Modules/hexto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619807739415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619807739415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HSEL_SEG7 AHBLITE_SYS.v(150) " "Verilog HDL Implicit Net warning at AHBLITE_SYS.v(150): created implicit net for \"HSEL_SEG7\"" {  } { { "../AHBLITE_SYS.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/EXAMPLE_SoC/ARMSOC_DE2_1/AHBLITE_SYS.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619807739416 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HSEL_NOMAP AHBLITE_SYS.v(158) " "Verilog HDL Implicit Net warning at AHBLITE_SYS.v(158): created implicit net for \"HSEL_NOMAP\"" {  } { { "../AHBLITE_SYS.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/EXAMPLE_SoC/ARMSOC_DE2_1/AHBLITE_SYS.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619807739416 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HSIZE AHB7SEG.v(70) " "Verilog HDL error at AHB7SEG.v(70): object \"r_HSIZE\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739468 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HSIZE AHB7SEG.v(71) " "Verilog HDL error at AHB7SEG.v(71): object \"r_HSIZE\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HSIZE AHB7SEG.v(72) " "Verilog HDL error at AHB7SEG.v(72): object \"r_HSIZE\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 72 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HADDR AHB7SEG.v(74) " "Verilog HDL error at AHB7SEG.v(74): object \"r_HADDR\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HADDR AHB7SEG.v(75) " "Verilog HDL error at AHB7SEG.v(75): object \"r_HADDR\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 75 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739469 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HADDR AHB7SEG.v(76) " "Verilog HDL error at AHB7SEG.v(76): object \"r_HADDR\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739470 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HADDR AHB7SEG.v(77) " "Verilog HDL error at AHB7SEG.v(77): object \"r_HADDR\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739470 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HADDR AHB7SEG.v(79) " "Verilog HDL error at AHB7SEG.v(79): object \"r_HADDR\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739470 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HADDR AHB7SEG.v(80) " "Verilog HDL error at AHB7SEG.v(80): object \"r_HADDR\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739470 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HSEL AHB7SEG.v(93) " "Verilog HDL error at AHB7SEG.v(93): object \"r_HSEL\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 93 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739470 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HWRITE AHB7SEG.v(93) " "Verilog HDL error at AHB7SEG.v(93): object \"r_HWRITE\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 93 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739470 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r_HTRANS AHB7SEG.v(93) " "Verilog HDL error at AHB7SEG.v(93): object \"r_HTRANS\" is not declared" {  } { { "../../../Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" "" { Text "M:/Design-Start-Students-v2/DesignStart-Students-V2/Parts/AHB_Peripherals/AHB_7SEG/AHB7SEG.v" 93 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1619807739470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/Design-Start-Students-v2/DesignStart-Students-V2/EXAMPLE_SoC/ARMSOC_DE2_1/Altera/ARMSOC_1.map.smsg " "Generated suppressed messages file M:/Design-Start-Students-v2/DesignStart-Students-V2/EXAMPLE_SoC/ARMSOC_DE2_1/Altera/ARMSOC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1619807739546 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619807740165 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 30 19:35:40 2021 " "Processing ended: Fri Apr 30 19:35:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619807740165 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619807740165 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619807740165 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619807740165 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 3 s " "Quartus II Full Compilation was unsuccessful. 14 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619807740912 ""}
