
*** Running vivado
    with args -log microblaze_start.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_start.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source microblaze_start.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/ip_repo/KEYBOARD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/ip_repo/AUDIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 372.910 ; gain = 97.938
Command: synth_design -top microblaze_start -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.723 ; gain = 112.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_start' [E:/FPGA/game/game.srcs/sources_1/new/microblaze_start.v:23]
WARNING: [Synth 8-387] label required on module instance [E:/FPGA/game/game.srcs/sources_1/new/microblaze_start.v:62]
INFO: [Synth 8-638] synthesizing module 'mysys_wrapper' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-638] synthesizing module 'mysys' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:4168]
INFO: [Synth 8-638] synthesizing module 'mysys_axi_quad_spi_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/synth/mysys_axi_quad_spi_0_0.vhd:98]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:32792' bound to instance 'U0' of component 'axi_quad_spi' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/synth/mysys_axi_quad_spi_0_0.vhd:281]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:33028]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31302]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31134]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31136]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31137]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31139]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31140]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31770]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31781]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31792]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31804]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (2#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[1].cs_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[2].cs_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[29].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[30].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[31].ce_out_i_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (3#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (4#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (5#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:17844]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2454]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2462]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (6#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13594]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13604]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13607]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13609]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13610]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13614]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13616]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13617]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13621]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13622]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13877]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13885]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13896]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13904]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13930]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13938]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_3' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13946]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13959]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13967]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13992]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14000]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_3' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14008]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14033]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14041]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_3' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14049]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14062]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14070]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14082]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14090]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14102]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14110]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14121]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14129]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14140]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14148]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14173]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14181]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14195]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14203]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14226]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14234]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_3' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14242]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14252]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14260]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14270]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14278]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14297]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14308]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14316]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14327]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14335]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14346]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14354]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14365]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14373]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14384]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14403]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14411]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14422]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14430]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14441]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14449]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14465]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14473]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14465]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14473]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14486]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14494]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14511]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14519]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_1_CDC' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14544]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14552]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_3' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:14560]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (7#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13594]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (31#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (32#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_11_counter_f' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_11_counter_f' (33#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12121]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (34#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12121]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:3646]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (35#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:3646]
INFO: [Synth 8-638] synthesizing module 'qspi_startup_block' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2928]
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-113] binding component instance 'STARTUP2_7SERIES_inst' to cell 'STARTUPE2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:3006]
WARNING: [Synth 8-6014] Unused sequential element pipe_signal_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2948]
WARNING: [Synth 8-6014] Unused sequential element pipe_signal_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2959]
WARNING: [Synth 8-3848] Net DI in module/entity qspi_startup_block does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2910]
INFO: [Synth 8-256] done synthesizing module 'qspi_startup_block' (36#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:7854]
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'MST_TRANS_INHIBIT_D1_I' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8424]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_II' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8452]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_III' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8464]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_IV' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8476]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_V' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8500]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_REG' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8579]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SCK_I_REG' to cell 'FD' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8662]
WARNING: [Synth 8-6014] Unused sequential element SR_5_Tx_Empty_d1_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8395]
WARNING: [Synth 8-6014] Unused sequential element spisel_once_1_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8644]
WARNING: [Synth 8-6014] Unused sequential element sck_i_d1_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8680]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8787]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8788]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Ratio_Count_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8974]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Count_trigger_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:8994]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Count_trigger_d1_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:9010]
WARNING: [Synth 8-6014] Unused sequential element Loading_SR_Reg_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:9991]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:10023]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:10024]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:10053]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:10053]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (37#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:7854]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12476]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12683]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12683]
WARNING: [Synth 8-6014] Unused sequential element SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12501]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12614]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12614]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_3_4_GENERATE[3].SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12640]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_3_4_GENERATE[4].SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12640]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (38#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12476]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2657]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (39#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2657]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (40#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element trans_reg_irpts_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:613]
WARNING: [Synth 8-6014] Unused sequential element trans_lvl_irpts_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element ip_loop_or_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:866]
WARNING: [Synth 8-6014] Unused sequential element DELETE_DEV_PRIORITY_ENCODER.ipif_loop_or_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:1132]
WARNING: [Synth 8-6014] Unused sequential element DELETE_DEV_PRIORITY_ENCODER.ipif_interrupt_or_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:1138]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (41#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:18443]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:18444]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:18445]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:18544]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:18546]
WARNING: [Synth 8-3848] Net SCK_O in module/entity qspi_core_interface does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:17791]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:17825]
WARNING: [Synth 8-3848] Net Mst_N_Slv_mode_frm_spi_clk in module/entity qspi_core_interface does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:18183]
WARNING: [Synth 8-3848] Net do_int in module/entity qspi_core_interface does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:17897]
WARNING: [Synth 8-3848] Net dts_int in module/entity qspi_core_interface does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:17896]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (42#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:17844]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31193]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31201]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31205]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31206]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31207]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31221]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31225]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31226]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31227]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31228]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31229]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (43#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31302]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:32971]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:32972]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:32975]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:32976]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:32981]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:32982]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:32985]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:32986]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:33001]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:33002]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (44#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:33028]
INFO: [Synth 8-256] done synthesizing module 'mysys_axi_quad_spi_0_0' (45#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/synth/mysys_axi_quad_spi_0_0.vhd:98]
WARNING: [Synth 8-350] instance 'axi_quad_spi_flash' of module 'mysys_axi_quad_spi_0_0' requires 34 connections, but only 30 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:4554]
INFO: [Synth 8-638] synthesizing module 'mysys_clk_wiz_1_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_clk_wiz_1_0/mysys_clk_wiz_1_0.v:72]
INFO: [Synth 8-638] synthesizing module 'mysys_clk_wiz_1_0_clk_wiz' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_clk_wiz_1_0/mysys_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (46#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (47#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (48#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'mysys_clk_wiz_1_0_clk_wiz' (49#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_clk_wiz_1_0/mysys_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-256] done synthesizing module 'mysys_clk_wiz_1_0' (50#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_clk_wiz_1_0/mysys_clk_wiz_1_0.v:72]
INFO: [Synth 8-638] synthesizing module 'hier_mem_imp_1RMG3T9' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:12]
INFO: [Synth 8-638] synthesizing module 'mysys_axi_mem_intercon_0' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:5096]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_13S3JJM' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2318]
INFO: [Synth 8-638] synthesizing module 'mysys_auto_cc_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_cc_0/synth/mysys_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_11_axi_clock_converter' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 61 - type: integer 
	Parameter C_AWID_WIDTH bound to: 3 - type: integer 
	Parameter C_AW_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 73 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 73 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 73 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 3 - type: integer 
	Parameter C_B_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 5 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 61 - type: integer 
	Parameter C_ARID_WIDTH bound to: 3 - type: integer 
	Parameter C_AR_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 67 - type: integer 
	Parameter C_RID_WIDTH bound to: 3 - type: integer 
	Parameter C_R_WIDTH bound to: 70 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_11_axi_clock_converter' (51#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c526/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'mysys_auto_cc_0' (52#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_cc_0/synth/mysys_auto_cc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'mysys_auto_cc_0' requires 82 connections, but only 80 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2641]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_13S3JJM' (53#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2318]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1O97KGP' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8076]
INFO: [Synth 8-638] synthesizing module 'mysys_auto_us_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_0/synth/mysys_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_top' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_w_upsizer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_w_upsizer' (54#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (55#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer' (56#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_r_upsizer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_r_upsizer' (57#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (58#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' (59#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' (59#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' (59#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' (59#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (60#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' (61#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0' (61#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (61#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' (61#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' (61#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (61#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' (61#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer' (62#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_top' (63#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'mysys_auto_us_0' (64#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_0/synth/mysys_auto_us_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'mysys_auto_us_0' requires 72 connections, but only 70 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8355]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1O97KGP' (65#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8076]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_QV3IK1' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8428]
INFO: [Synth 8-638] synthesizing module 'mysys_auto_us_1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_1/synth/mysys_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_top__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' (65#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized1' (65#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer__parameterized0' (65#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_top__parameterized0' (65#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'mysys_auto_us_1' (66#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_1/synth/mysys_auto_us_1.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'mysys_auto_us_1' requires 34 connections, but only 33 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8563]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_QV3IK1' (67#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8428]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_VJGUKO' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8599]
INFO: [Synth 8-638] synthesizing module 'mysys_auto_us_2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_2/synth/mysys_auto_us_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'mysys_auto_us_2' (68#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_2/synth/mysys_auto_us_2.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'mysys_auto_us_2' requires 72 connections, but only 70 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8862]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_VJGUKO' (69#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8599]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1JL54BK' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8935]
INFO: [Synth 8-638] synthesizing module 'mysys_auto_us_3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_3/synth/mysys_auto_us_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'mysys_auto_us_3' (70#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_3/synth/mysys_auto_us_3.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'mysys_auto_us_3' requires 34 connections, but only 33 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:9062]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1JL54BK' (71#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:8935]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_N4F8L6' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:9098]
INFO: [Synth 8-638] synthesizing module 'mysys_auto_us_4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_4/synth/mysys_auto_us_4.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_top__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized2' (71#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_12_axi_upsizer__parameterized1 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer__parameterized1' (71#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_top__parameterized1' (71#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'mysys_auto_us_4' (72#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_4/synth/mysys_auto_us_4.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'mysys_auto_us_4' requires 40 connections, but only 39 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:9249]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_N4F8L6' (73#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:9098]
INFO: [Synth 8-638] synthesizing module 's05_couplers_imp_1T452AA' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:9291]
INFO: [Synth 8-638] synthesizing module 'mysys_auto_us_5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_5/synth/mysys_auto_us_5.v:58]
INFO: [Synth 8-256] done synthesizing module 'mysys_auto_us_5' (74#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_auto_us_5/synth/mysys_auto_us_5.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'mysys_auto_us_5' requires 72 connections, but only 70 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:9554]
INFO: [Synth 8-256] done synthesizing module 's05_couplers_imp_1T452AA' (75#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:9291]
INFO: [Synth 8-638] synthesizing module 'mysys_xbar_1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_xbar_1/synth/mysys_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 6 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 53 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 47 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 192'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 192'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 6'b110101 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 6'b101111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_crossbar' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 6 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 6'b110101 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 6'b101111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 53 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 47 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 192'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 192'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 66 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 66 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000110101 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000101111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 192'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 192'b111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 3'b000 
	Parameter C_HIGH_ID bound to: 3'b000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 71 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (76#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (77#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' (78#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (79#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' (80#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' (81#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (82#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor' (83#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b000 
	Parameter C_HIGH_ID bound to: 3'b000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' (83#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' (83#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (83#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' (83#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_splitter' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_splitter' (84#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_router' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized1' (84#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' (85#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_router' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 3'b001 
	Parameter C_HIGH_ID bound to: 3'b001 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 71 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized1' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 3'b010 
	Parameter C_HIGH_ID bound to: 3'b010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 71 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized2' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b010 
	Parameter C_HIGH_ID bound to: 3'b010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized3' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_router__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_router__parameterized0' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 3 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 3'b011 
	Parameter C_HIGH_ID bound to: 3'b011 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 71 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized4' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 4 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b100 
	Parameter C_HIGH_ID bound to: 3'b100 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized5' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 5 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 3'b101 
	Parameter C_HIGH_ID bound to: 3'b101 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 71 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized6' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 5 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b101 
	Parameter C_HIGH_ID bound to: 3'b101 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized7' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 6 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 7'b0101111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized0' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 6 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 7'b0110101 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized1' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 6 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (86#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 33 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized7' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized8' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized8' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized9' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized9' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized3' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 6 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 7'b0111111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized2' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized2' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 6 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' (87#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' (88#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 6 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 66 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 6'b000000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (88#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (88#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '6' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' (89#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_crossbar' (90#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' (91#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'mysys_xbar_1' (92#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_xbar_1/synth/mysys_xbar_1.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'mysys_xbar_1' requires 78 connections, but only 76 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:6439]
INFO: [Synth 8-256] done synthesizing module 'mysys_axi_mem_intercon_0' (93#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:5096]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_19J0AAE' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3933]
INFO: [Synth 8-638] synthesizing module 'mysys_dlmb_bram_if_cntlr_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_dlmb_bram_if_cntlr_0/synth/mysys_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2982' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_dlmb_bram_if_cntlr_0/synth/mysys_dlmb_bram_if_cntlr_0.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2519' bound to instance 'lmb_mux_I' of component 'lmb_mux' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2653]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (94#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (95#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (96#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'mysys_dlmb_bram_if_cntlr_0' (97#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_dlmb_bram_if_cntlr_0/synth/mysys_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mysys_dlmb_v10_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_dlmb_v10_0/synth/mysys_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_dlmb_v10_0/synth/mysys_dlmb_v10_0.vhd:160]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:4087' bound to instance 'POR_FF_I' of component 'FDS' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FDS' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (98#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (99#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'mysys_dlmb_v10_0' (100#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_dlmb_v10_0/synth/mysys_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'mysys_dlmb_v10_0' requires 25 connections, but only 24 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:4079]
INFO: [Synth 8-638] synthesizing module 'mysys_ilmb_bram_if_cntlr_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_ilmb_bram_if_cntlr_0/synth/mysys_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2982' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_ilmb_bram_if_cntlr_0/synth/mysys_ilmb_bram_if_cntlr_0.vhd:220]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2519' bound to instance 'lmb_mux_I' of component 'lmb_mux' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3322]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2653]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (100#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (100#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (100#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'mysys_ilmb_bram_if_cntlr_0' (101#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_ilmb_bram_if_cntlr_0/synth/mysys_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mysys_ilmb_v10_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_ilmb_v10_0/synth/mysys_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_ilmb_v10_0/synth/mysys_ilmb_v10_0.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'mysys_ilmb_v10_0' (102#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_ilmb_v10_0/synth/mysys_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'mysys_ilmb_v10_0' requires 25 connections, but only 24 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:4125]
INFO: [Synth 8-638] synthesizing module 'mysys_lmb_bram_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_lmb_bram_0/synth/mysys_lmb_bram_0.vhd:78]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: mysys_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_6' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195260' bound to instance 'U0' of component 'blk_mem_gen_v8_3_6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_lmb_bram_0/synth/mysys_lmb_bram_0.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'mysys_lmb_bram_0' (113#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_lmb_bram_0/synth/mysys_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_19J0AAE' (114#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3933]
INFO: [Synth 8-638] synthesizing module 'mysys_mig_7series_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'mysys_mig_7series_0_0_mig' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:74]
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 14 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 134217728 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45495]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (115#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45495]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (116#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:16506]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (117#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:16506]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (118#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (119#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 14 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter VCO_PERIOD bound to: 769 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1538 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 3076 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 49216 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 12304 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 6152 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 12.304000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 6.152000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 833.333333 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 784 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 783 - type: integer 
	Parameter QCNTR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 14.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 12.304000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 28.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (119#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33019]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (120#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (121#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:806]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_0_infrastructure does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_0_infrastructure does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_0_infrastructure does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_0_infrastructure does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_0_infrastructure does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:144]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (122#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 4799 - type: integer 
	Parameter CWL_T bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 5 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nRFC bound to: 42 - type: integer 
	Parameter nWR_CK bound to: 5 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter nRRD_CK bound to: 4 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter CL_M bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 11 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 3 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized0' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized0' (122#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_timer_one' should be on the sensitivity list [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (123#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (124#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v4_0_round_robin_arb__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (124#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (125#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (126#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRFC bound to: 42 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 13 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (127#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (128#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (129#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (130#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 42 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 11 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (131#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (131#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (132#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v4_0_arb_select does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (133#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (134#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (135#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_0_bank_mach' requires 74 connections, but only 73 given [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:37094]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (136#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:37094]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (137#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (138#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: OFF - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.252099 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: -0.264498 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22272]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (139#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22272]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (140#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22488]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:18271]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (141#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:18271]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17848]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (142#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17848]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (143#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (143#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 3077 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 3077 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1538.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 865.478400 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 890.728400 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 575.972800 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1466.701200 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 12.015625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1610.298800 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 12.015625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 756.984375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 865.478400 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1466.701200 - type: float 
	Parameter PO_DELAY bound to: 2187.638700 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2065 - type: integer 
	Parameter PO_DELAY_INT bound to: 2188 - type: integer 
	Parameter PI_OFFSET bound to: 123 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 123.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 123.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 10 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0101 
	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0101 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (144#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (144#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32705]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (145#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32705]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17589]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (146#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17589]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32842]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (147#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32842]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26338]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (148#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26338]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:16519]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (149#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:16519]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20009]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (150#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20009]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26223]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (151#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26223]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26223]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (151#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26223]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:25650]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (152#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (153#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (154#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32842]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (154#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32842]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26338]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (154#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26338]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26223]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (154#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:26223]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (154#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (154#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (154#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (154#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22286]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (155#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22286]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MYSYS_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (155#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (155#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (156#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32933]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (157#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32933]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32917]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (158#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:32917]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (159#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (160#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (161#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: TRUE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 4799 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter TAP_LIMIT bound to: 63 - type: integer 
	Parameter TDQSS_DLY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' (162#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal_hr does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' (163#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1963]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (164#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (165#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 3077 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter REFRESH_TIMER bound to: 4799 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 50 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 3077 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 17 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 17 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 32 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 22 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 5 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
	Parameter REG_RC11 bound to: 8'b10001011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:5303]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:818]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (166#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 6 - type: integer 
	Parameter FINE_CNT bound to: 44 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (167#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (168#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:616]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (169#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_calib_top' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (170#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (171#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (172#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (173#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:406]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (174#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (175#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v:90]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 4 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_upsizer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v:71]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_a_upsizer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (176#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613]
INFO: [Synth 8-638] synthesizing module 'XORCY' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (177#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_latch_and' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'AND2B1L' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:36]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'AND2B1L' (178#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:36]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_latch_and' (179#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_and' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_and' (180#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_command_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_latch_or' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'OR2L' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:25880]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'OR2L' (181#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_latch_or' (182#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v:61]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (183#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_command_fifo' (184#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_a_upsizer' (185#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_w_upsizer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 4'b0000 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 2 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static' (186#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_carry_or' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_carry_or' (187#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20689]
	Parameter INIT bound to: 64'b0101101001011010010110100110011011110000111100001111000011001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (188#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20689]
	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (188#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT4' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20572]
	Parameter INIT bound to: 16'b1100110011001010 
INFO: [Synth 8-256] done synthesizing module 'LUT4' (189#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20668]
	Parameter INIT bound to: 64'b1010101010101100101010101010110010101010101011001010101010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (190#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'FDSE' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:4100]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDSE' (191#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 8'b00000000 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 4 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_comparator_sel_static__parameterized0' (191#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_comparator_sel' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 1 - type: integer 
	Parameter C_NUM_LUT bound to: 4 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_comparator_sel' (192#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v:60]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20668]
	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (192#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_w_upsizer' (193#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_a_upsizer__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_a_upsizer__parameterized0' (193#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_r_upsizer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_r_upsizer' (194#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 3 - type: integer 
	Parameter C_AW_SIZE bound to: 65 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
	Parameter C_WDATA_LEN bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 73 - type: integer 
	Parameter C_WID_LEN bound to: 3 - type: integer 
	Parameter C_W_SIZE bound to: 76 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 3 - type: integer 
	Parameter C_B_SIZE bound to: 5 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 3 - type: integer 
	Parameter C_AR_SIZE bound to: 65 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 67 - type: integer 
	Parameter C_RID_LEN bound to: 3 - type: integer 
	Parameter C_R_SIZE bound to: 70 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:206]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' (195#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' (195#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' (195#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized2' (195#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice' (196#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 3 - type: integer 
	Parameter C_AW_SIZE bound to: 65 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 3 - type: integer 
	Parameter C_W_SIZE bound to: 148 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 3 - type: integer 
	Parameter C_B_SIZE bound to: 5 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 3 - type: integer 
	Parameter C_AR_SIZE bound to: 65 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 3 - type: integer 
	Parameter C_R_SIZE bound to: 134 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized3' (196#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 148 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized4' (196#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 134 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized5' (196#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized0' (196#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_upsizer' (197#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 3 - type: integer 
	Parameter C_AW_SIZE bound to: 65 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
	Parameter C_WDATA_LEN bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 73 - type: integer 
	Parameter C_WID_LEN bound to: 3 - type: integer 
	Parameter C_W_SIZE bound to: 76 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 3 - type: integer 
	Parameter C_B_SIZE bound to: 5 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 3 - type: integer 
	Parameter C_AR_SIZE bound to: 65 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 67 - type: integer 
	Parameter C_RID_LEN bound to: 3 - type: integer 
	Parameter C_R_SIZE bound to: 70 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized6' (197#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized7' (197#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized8' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized8' (197#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized9' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized9' (197#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized1' (197#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 3 - type: integer 
	Parameter C_AW_SIZE bound to: 65 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 3 - type: integer 
	Parameter C_W_SIZE bound to: 148 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 3 - type: integer 
	Parameter C_B_SIZE bound to: 5 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 3 - type: integer 
	Parameter C_AR_SIZE bound to: 65 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 3 - type: integer 
	Parameter C_R_SIZE bound to: 134 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized10' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 148 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized10' (197#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized11' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 134 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized11' (197#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice__parameterized2' (197#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_aw_channel' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v:57]
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:126]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd' (198#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd' (199#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator' (200#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wr_cmd_fsm' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v:76]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wr_cmd_fsm' (201#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_aw_channel' (202#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_w_channel' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:64]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_0_axi_mc_w_channel does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:96]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_w_channel' (203#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_b_channel' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v:83]
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter P_WIDTH bound to: 3 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 3 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo' (204#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_b_channel' (205#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_ar_channel' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v:57]
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' (205#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0' (205#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator__parameterized0' (205#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_fsm' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v:72]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_fsm' (206#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_ar_channel' (207#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_r_channel' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:67]
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 6 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 129 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:189]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' (207#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 6 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized1' (207#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:315]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_r_channel' (208#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_arbiter' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v:61]
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_arbiter' (209#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc' (210#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_0_memc_ui_top_axi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_0_memc_ui_top_axi does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:500]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' (211#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_0_memc_ui_top_axi' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:1278]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:696]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:698]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:700]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:702]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:705]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:708]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:710]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:713]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:723]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:724]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity mysys_mig_7series_0_0_mig does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:727]
INFO: [Synth 8-256] done synthesizing module 'mysys_mig_7series_0_0_mig' (212#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'mysys_mig_7series_0_0' (213#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/mysys_mig_7series_0_0.v:71]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'mysys_mig_7series_0_0' requires 61 connections, but only 57 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:972]
INFO: [Synth 8-256] done synthesizing module 'hier_mem_imp_1RMG3T9' (214#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:12]
INFO: [Synth 8-638] synthesizing module 'hier_periph_imp_1N0RFM' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:1032]
INFO: [Synth 8-638] synthesizing module 'mysys_AUDIO_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_AUDIO_0_0/synth/mysys_AUDIO_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'AUDIO_v1_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a838/hdl/AUDIO_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AUDIO_v1_0_S00_AXI' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a838/hdl/AUDIO_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a838/hdl/AUDIO_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a838/hdl/AUDIO_v1_0_S00_AXI.v:373]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_v1_0_S00_AXI' (215#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a838/hdl/AUDIO_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_v1_0' (216#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a838/hdl/AUDIO_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'mysys_AUDIO_0_0' (217#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_AUDIO_0_0/synth/mysys_AUDIO_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mysys_KEYBOARD_0_1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_KEYBOARD_0_1/synth/mysys_KEYBOARD_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_v1_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d934/hdl/KEYBOARD_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_v1_0_S00_AXI' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d934/hdl/KEYBOARD_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d934/hdl/KEYBOARD_v1_0_S00_AXI.v:251]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d934/hdl/KEYBOARD_v1_0_S00_AXI.v:392]
INFO: [Synth 8-638] synthesizing module 'debouncer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d934/src/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (218#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d934/src/debounce.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d934/hdl/KEYBOARD_v1_0_S00_AXI.v:437]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_v1_0_S00_AXI' (219#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d934/hdl/KEYBOARD_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_v1_0' (220#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d934/hdl/KEYBOARD_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'mysys_KEYBOARD_0_1' (221#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_KEYBOARD_0_1/synth/mysys_KEYBOARD_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'mysys_axi_dma_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_dma_0_0/synth/mysys_axi_dma_0_0.vhd:158]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:21486' bound to instance 'U0' of component 'axi_dma' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_dma_0_0/synth/mysys_axi_dma_0_0.vhd:416]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (221#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (222#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (223#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:3057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (224#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (225#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (226#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
WARNING: [Synth 8-3848] Net s2mm_tailpntr_updated_pkt in module/entity axi_dma_reg_module does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:8214]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (227#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:28736]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_DESC_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTRPT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:20303]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:18543]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:18670]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (228#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:18543]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:19527]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (229#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:19527]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:19938]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (230#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:19938]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (231#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:20303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:22897]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21321]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21388]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21388]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21388]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21425]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21431]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21638]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21642]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21654]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21658]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21794]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21798]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21810]
INFO: [Synth 8-3919] null assignment ignored [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21814]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (232#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:21321]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (233#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:22897]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:25077]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:24165]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (234#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:24165]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:23854]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (235#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:23854]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (236#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:25077]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:27298]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:25428]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_UPDT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (237#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:25428]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (238#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:27298]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:27902]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (239#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:27902]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:17737]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:15576]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:303]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:340]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (240#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:2683]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:1883]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (241#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:1883]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (241#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (242#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:2683]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:7089]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (243#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:7089]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:7562]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (244#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:4548]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:4625]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:4631]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (245#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:4548]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:5476]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (246#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:5476]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (247#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:15576]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:16506]
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:13563]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:1883]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (248#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (249#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (250#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (251#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (251#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:1883]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (251#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (251#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (251#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (251#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (252#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:13563]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:9822]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (253#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:9822]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:4548]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (253#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:4548]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:11526]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (254#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:11526]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (255#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:16506]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (256#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:17737]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (257#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/ddc9/hdl/axi_sg_v4_1_rfs.vhd:28736]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13076]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (258#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13076]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:12158]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (258#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (258#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (258#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (258#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (259#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:12158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (260#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (261#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (262#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (263#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:17440]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (264#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:17440]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:15839]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (265#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:15839]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (266#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (267#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (268#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:53548]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (269#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (270#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (270#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (271#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (272#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (273#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (273#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:9485]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (274#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:10072]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:10078]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (274#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (274#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (274#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (274#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (275#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (276#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (276#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (276#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (276#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (276#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (277#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (277#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (277#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (277#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (277#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (282#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (283#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (284#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19514]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19515]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19517]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19518]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (285#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:53548]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:49982]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 64 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (286#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (287#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 9 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:26143]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:26144]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (288#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:46998]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (288#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (288#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (288#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (288#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:45105]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:45326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44155]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44182]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44183]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44185]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44207]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44209]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44210]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:42595]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (289#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:42595]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (290#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44155]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44844]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (291#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:44844]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (291#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (291#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (291#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (291#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (292#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:45105]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:47497]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (293#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:46998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
	Parameter C_SF_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 9 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 64 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (294#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 4 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter C_READ_DEPTH bound to: 8 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 8 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (294#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (294#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 10 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_READ_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (294#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (294#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (294#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (295#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (295#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (295#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (295#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (295#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (295#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (296#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19015]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19016]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19018]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19019]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (297#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (298#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (299#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:49982]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (300#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:22372]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:22345]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (301#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-256] done synthesizing module 'mysys_axi_dma_0_0' (302#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_dma_0_0/synth/mysys_axi_dma_0_0.vhd:158]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'mysys_axi_dma_0_0' requires 94 connections, but only 91 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:1874]
INFO: [Synth 8-638] synthesizing module 'mysys_axi_gpio_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_gpio_0_0/synth/mysys_axi_gpio_0_0.vhd:87]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_gpio_0_0/synth/mysys_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1194]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (302#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (302#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (302#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (302#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (302#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (302#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (302#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:734]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (302#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (303#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (304#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mysys_axi_gpio_0_0' (305#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_gpio_0_0/synth/mysys_axi_gpio_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'mysys_axi_tft_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/synth/mysys_axi_tft_0_0.vhd:125]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
	Parameter C_I2C_SLAVE_ADDR bound to: 8'b01110110 
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'axi_tft' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.vhd:256' bound to instance 'U0' of component 'axi_tft' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/synth/mysys_axi_tft_0_0.vhd:281]
INFO: [Synth 8-638] synthesizing module 'axi_tft' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.vhd:418]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
	Parameter C_I2C_SLAVE_ADDR bound to: 8'b01110110 
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.vhd:284]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.vhd:285]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (305#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (305#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (305#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:18317]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_LENGTH_WIDTH bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_reset' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14320]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14348]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14350]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_reset' (306#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14320]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_cmd_status' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17014]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NATIVE_DWIDTH bound to: 32 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_CMD_BTT_USED_WIDTH bound to: 12 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_first_stb_offset' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:12489]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_first_stb_offset' (307#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:12489]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_stbs_set' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6311]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_stbs_set' (308#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6311]
INFO: [Synth 8-3936] Found unconnected internal register 'sig_muxed_status_reg' and it is trimmed from '8' to '7' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17699]
INFO: [Synth 8-4471] merging register 'sig_pop_status_reg' into 'sig_cmd_cmplt_reg_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17337]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_cmd_status' (309#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17014]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_wr_cntlr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14917]
	Parameter C_RDWR_ARID bound to: 0 - type: integer 
	Parameter C_RDWR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_RDWR_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_RDWR_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RDWR_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RDWR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_RDWR_BTT_USED bound to: 12 - type: integer 
	Parameter C_RDWR_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_RDWR_PCC_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_RDWR_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_pcc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:10367]
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 12 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
	Parameter C_ADDR_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen' (310#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
	Parameter C_ADDR_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen__parameterized0' (310#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_pcc' (311#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:10367]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_addr_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13242]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13318]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_addr_cntl' (312#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13242]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rddata_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8711]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rdmux' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:1286]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rdmux' (313#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:1286]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rddata_cntl' (314#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8711]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_status_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8106]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_status_cntl' (315#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8106]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid_buf' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6878]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6900]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6901]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6903]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6904]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid_buf' (316#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6878]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wrdata_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4464]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 12 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wrdata_cntl' (317#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4464]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_status_cntl' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2919]
	Parameter C_ENABLE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 12 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo' (318#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo__parameterized0' (318#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_status_cntl' (319#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid2mm_buf' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7519]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7544]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7545]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7547]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7548]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_demux' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:137]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_demux' (320#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid2mm_buf' (321#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7519]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_wr_cntlr' (322#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14917]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_llink' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:16423]
	Parameter C_NATIVE_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_llink' (323#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:16423]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_llink' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13875]
	Parameter C_NATIVE_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_llink' (324#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13875]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst' (325#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/905f/hdl/axi_master_burst_v2_0_vh_rfs.vhd:18317]
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_I2C_SLAVE_ADDR bound to: 118 - type: integer 
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_IOREG_STYLE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_MST_AWIDTH bound to: 32 - type: integer 
	Parameter C_MST_DWIDTH bound to: 64 - type: integer 
	Parameter C_NUM_REG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_tft_v2_0_16_tft_controller' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:2836' bound to instance 'TFT_CTRL_I' of component 'axi_tft_v2_0_16_tft_controller' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.vhd:880]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_16_tft_controller' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:2836]
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_I2C_SLAVE_ADDR bound to: 118 - type: integer 
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_IOREG_STYLE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_MST_AWIDTH bound to: 32 - type: integer 
	Parameter C_MST_DWIDTH bound to: 64 - type: integer 
	Parameter C_NUM_REG bound to: 4 - type: integer 
	Parameter C_TRANS_INIT bound to: 19 - type: integer 
	Parameter C_LINE_INIT bound to: 479 - type: integer 
	Parameter BASE_ADD_LEN bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:3037]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:3038]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (325#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3951]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (326#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (326#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 11 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (326#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_16_slave_register' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:1519]
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_REG bound to: 4 - type: integer 
	Parameter BASE_ADD_LEN bound to: 10 - type: integer 
	Parameter CONST_ZEROS bound to: 0 - type: integer 
	Parameter CONST_ZEROS_1 bound to: 0 - type: integer 
	Parameter aw_64 bound to: 1'b0 
WARNING: [Synth 8-324] index 4 out of range [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:1644]
WARNING: [Synth 8-324] index 5 out of range [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:1644]
WARNING: [Synth 8-324] index 4 out of range [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:1647]
WARNING: [Synth 8-324] index 5 out of range [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:1647]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_16_slave_register' (327#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:1519]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_16_line_buffer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:2114]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg__parameterized0' (327#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_16_line_buffer' (328#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:2114]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_16_h_sync' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:2426]
	Parameter SET_COUNTERS bound to: 5'b00001 
	Parameter PULSE bound to: 5'b00010 
	Parameter BACK_PORCH bound to: 5'b00100 
	Parameter PIXEL bound to: 5'b01000 
	Parameter FRONT_PORCH bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_16_h_sync' (329#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:2426]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_16_v_sync' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:515]
	Parameter SET_COUNTERS bound to: 5'b00001 
	Parameter PULSE bound to: 5'b00010 
	Parameter BACK_PORCH bound to: 5'b00100 
	Parameter LINE bound to: 5'b01000 
	Parameter FRONT_PORCH bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_16_v_sync' (330#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:515]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_16_tft_interface' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:918]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_I2C_SLAVE_ADDR bound to: 118 - type: integer 
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_IOREG_STYLE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized0' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:25650]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized0' (330#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_16_tft_interface' (331#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:918]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_16_tft_controller' (332#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.v:2836]
INFO: [Synth 8-256] done synthesizing module 'axi_tft' (333#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/d19b/hdl/axi_tft_v2_0_rfs.vhd:418]
INFO: [Synth 8-256] done synthesizing module 'mysys_axi_tft_0_0' (334#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/synth/mysys_axi_tft_0_0.vhd:125]
WARNING: [Synth 8-350] instance 'axi_tft_0' of module 'mysys_axi_tft_0_0' requires 61 connections, but only 56 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:1990]
INFO: [Synth 8-638] synthesizing module 'mysys_axi_timer_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_timer_0_0/synth/mysys_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_timer_0_0/synth/mysys_axi_timer_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (335#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_timer_v2_0_14_counter_f' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_timer_v2_0_14_counter_f' (336#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (337#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'timer_control' (338#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'tc_core' (339#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (339#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (339#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (339#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (340#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'mysys_axi_timer_0_0' (341#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_timer_0_0/synth/mysys_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'mysys_axi_timer_0_0' requires 26 connections, but only 23 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2047]
INFO: [Synth 8-638] synthesizing module 'mysys_axis_data_fifo_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axis_data_fifo_0_0/synth/mysys_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_13_axis_data_fifo' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a295/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TREADY_EXISTS bound to: 1 - type: integer 
	Parameter P_TDATA_EXISTS bound to: 1 - type: integer 
	Parameter P_TSTRB_EXISTS bound to: 0 - type: integer 
	Parameter P_TKEEP_EXISTS bound to: 1 - type: integer 
	Parameter P_TLAST_EXISTS bound to: 1 - type: integer 
	Parameter P_TID_EXISTS bound to: 0 - type: integer 
	Parameter P_TDEST_EXISTS bound to: 0 - type: integer 
	Parameter P_TUSER_EXISTS bound to: 0 - type: integer 
	Parameter P_AXIS_PAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter P_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter P_FIFO_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter P_FIFO_TYPE bound to: 1 - type: integer 
	Parameter P_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_MSGON_VAL bound to: 1 - type: integer 
	Parameter P_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a295/hdl/axis_data_fifo_v1_1_vl_rfs.v:181]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (342#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (343#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (344#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_13_axis_data_fifo' (346#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a295/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'mysys_axis_data_fifo_0_0' (347#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axis_data_fifo_0_0/synth/mysys_axis_data_fifo_0_0.v:57]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'mysys_axis_data_fifo_0_0' requires 15 connections, but only 12 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2071]
INFO: [Synth 8-638] synthesizing module 'mysys_axi_intc_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_intc_0_0/synth/mysys_axi_intc_0_0.vhd:89]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: mysys_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 6 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111000110 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111000010 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 32'b00000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3651' bound to instance 'U0' of component 'axi_intc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_intc_0_0/synth/mysys_axi_intc_0_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: mysys_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 6 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -58 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -62 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3696]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'intc_core' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 6 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -58 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -62 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:321]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DPRAM_DEPTH bound to: 16 - type: integer 
	Parameter C_ADDR_LINES bound to: 4 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (348#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (349#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000101111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (349#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (349#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized3' (349#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized3' (349#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized3' (349#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (350#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
INFO: [Synth 8-256] done synthesizing module 'mysys_axi_intc_0_0' (351#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_intc_0_0/synth/mysys_axi_intc_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'mysys_microblaze_0_axi_periph_0' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:6518]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1617UU7' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2724]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1617UU7' (352#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2724]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_CWPIRB' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2856]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_CWPIRB' (353#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2856]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_HQZKNI' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2988]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_HQZKNI' (354#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:2988]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_116M7QE' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3120]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_116M7QE' (355#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3120]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_81RF0C' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3252]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_81RF0C' (356#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3252]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_19RW1G4' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3384]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_19RW1G4' (357#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3384]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1ED59GT' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3516]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1ED59GT' (358#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3516]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_3GTS5H' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3662]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_3GTS5H' (359#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3662]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_OOOIMW' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3787]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_OOOIMW' (360#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:3787]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1HK9FZO' [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:7930]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1HK9FZO' (361#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:7930]
INFO: [Synth 8-638] synthesizing module 'mysys_xbar_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_xbar_0/synth/mysys_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000000100010010100011000000000000000000000000000000000000000000000000010000011110000000000000000000000000000000000000000000000000000001000100101000100000000000000000000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 288'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_crossbar_sasd' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000000100010010100011000000000000000000000000000000000000000000000000010000011110000000000000000000000000000000000000000000000000000001000100101000100000000000000000000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 576'b000000000000000000000000000000000100010010100011111111111111111100000000000000000000000000000000010000011110000011111111111111110000000000000000000000000000000001000100101000101111111111111111000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000000000000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 10 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 9'b000000000 
	Parameter P_M_AXILITE_MASK bound to: 9'b000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 9 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 576'b000000000000000000000000000000000100010010100011000000000000000000000000000000000000000000000000010000011110000000000000000000000000000000000000000000000000000001000100101000100000000000000000000000000000000000000000000000000100010010100001000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 576'b000000000000000000000000000000000100010010100011111111111111111100000000000000000000000000000000010000011110000011111111111111110000000000000000000000000000000001000100101000101111111111111111000000000000000000000000000000000100010010100001111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000000000000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 10'b0111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized3' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_decerr_slave__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_decerr_slave__parameterized0' (361#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter_sasd' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter_sasd' (362#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_splitter__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_splitter__parameterized0' (362#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (362#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (362#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (362#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (362#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_crossbar_sasd' (363#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar__parameterized0' (363#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'mysys_xbar_0' (364#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_xbar_0/synth/mysys_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'mysys_microblaze_0_axi_periph_0' (365#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:6518]
INFO: [Synth 8-638] synthesizing module 'mysys_microblaze_0_xlconcat_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_microblaze_0_xlconcat_0/synth/mysys_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (366#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'mysys_microblaze_0_xlconcat_0' (367#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_microblaze_0_xlconcat_0/synth/mysys_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'hier_periph_imp_1N0RFM' (368#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:1032]
INFO: [Synth 8-638] synthesizing module 'mysys_mdm_1_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mdm_1_0/synth/mysys_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:11922' bound to instance 'U0' of component 'MDM' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mdm_1_0/synth/mysys_mdm_1_0.vhd:1682]
INFO: [Synth 8-638] synthesizing module 'MDM' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:13563]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:15108]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (369#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:15227]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (370#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:5406' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:15311]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:6639]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:7487]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_FDRE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_FDRE' (371#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:9547]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3115]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (372#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3473]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (373#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3612]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E' (374#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3629]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized0' (374#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3698]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized1' (374#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3715]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized2' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized2' (374#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:816' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:4138]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_FDRSE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_FDRSE' (375#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:4262]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_SRL_FIFO' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1899]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_MUXCY_XORCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_MUXCY_XORCY' (376#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1899]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_XORCY' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_XORCY' (377#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized3' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized3' (377#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_SRL_FIFO' (378#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (379#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3115]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (380#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:6639]
INFO: [Synth 8-256] done synthesizing module 'MDM' (381#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:13563]
INFO: [Synth 8-256] done synthesizing module 'mysys_mdm_1_0' (382#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mdm_1_0/synth/mysys_mdm_1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'mysys_microblaze_0_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_microblaze_0_0/synth/mysys_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: mysys_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 2 - type: integer 
	Parameter C_USE_FPU bound to: 2 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 1 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 12 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 32768 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 16 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 1 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 8 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 12 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 32768 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 16 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 1 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 8 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mysys_microblaze_0_0' (470#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_microblaze_0_0/synth/mysys_microblaze_0_0.vhd:190]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'mysys_microblaze_0_0' requires 126 connections, but only 108 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:4968]
INFO: [Synth 8-638] synthesizing module 'mysys_rst_clk_wiz_1_100M_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_clk_wiz_1_100M_0/synth/mysys_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (471#1) [D:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (471#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (472#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (473#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (474#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (475#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'mysys_rst_clk_wiz_1_100M_0' (476#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_clk_wiz_1_100M_0/synth/mysys_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'mysys_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:5077]
INFO: [Synth 8-638] synthesizing module 'mysys_rst_mig_7series_0_81M_0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_mig_7series_0_81M_0/synth/mysys_rst_mig_7series_0_81M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (476#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (476#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'mysys_rst_mig_7series_0_81M_0' (477#1) [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_mig_7series_0_81M_0/synth/mysys_rst_mig_7series_0_81M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'mysys_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:5087]
INFO: [Synth 8-256] done synthesizing module 'mysys' (478#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys.v:4168]
INFO: [Synth 8-256] done synthesizing module 'mysys_wrapper' (479#1) [E:/FPGA/game/game.srcs/sources_1/bd/mysys/hdl/mysys_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'microblaze_start' (480#1) [E:/FPGA/game/game.srcs/sources_1/new/microblaze_start.v:23]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized5 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized1 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized1 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[961]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[960]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[959]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[958]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[957]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[956]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[955]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[954]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[953]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[952]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[951]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[950]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[949]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[948]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[947]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[946]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[945]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[944]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[943]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[942]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:28 ; elapsed = 00:09:36 . Memory (MB): peak = 1434.316 ; gain = 1057.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin FIFO_EXISTS.CLK_CROSS_I:Mst_N_Slv_mode_cdc_from_spi to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:19273]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[247] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[246] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[245] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[244] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[243] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[242] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[241] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[240] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[191] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[190] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[189] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[188] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[187] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[186] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[185] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[184] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[159] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[158] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[157] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[156] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[151] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[150] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[149] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[148] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[143] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[142] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[141] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[140] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[119] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[118] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[117] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[116] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[111] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[110] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[109] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[108] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[103] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[102] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[101] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[100] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[95] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[94] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[93] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[92] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[87] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[86] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[85] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[84] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[7] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[6] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[5] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[4] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[3] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[2] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[1] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[0] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:input_sink to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[39] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[38] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[37] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[36] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[35] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[34] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[33] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[32] to constant 0 [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:36 ; elapsed = 00:09:44 . Memory (MB): peak = 1434.316 ; gain = 1057.816
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_microblaze_0_0/mysys_microblaze_0_0.xdc] for cell 'nolabel_line62/mysys_i/microblaze_0/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_microblaze_0_0/mysys_microblaze_0_0.xdc] for cell 'nolabel_line62/mysys_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_microblaze_0_0/mysys_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_start_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_start_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_dlmb_v10_0/mysys_dlmb_v10_0.xdc] for cell 'nolabel_line62/mysys_i/hier_mem/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_dlmb_v10_0/mysys_dlmb_v10_0.xdc] for cell 'nolabel_line62/mysys_i/hier_mem/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_ilmb_v10_0/mysys_ilmb_v10_0.xdc] for cell 'nolabel_line62/mysys_i/hier_mem/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_ilmb_v10_0/mysys_ilmb_v10_0.xdc] for cell 'nolabel_line62/mysys_i/hier_mem/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mdm_1_0/mysys_mdm_1_0.xdc] for cell 'nolabel_line62/mysys_i/mdm_1/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mdm_1_0/mysys_mdm_1_0.xdc] for cell 'nolabel_line62/mysys_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mdm_1_0/mysys_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_start_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_start_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_clk_wiz_1_0/mysys_clk_wiz_1_0_board.xdc] for cell 'nolabel_line62/mysys_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_clk_wiz_1_0/mysys_clk_wiz_1_0_board.xdc] for cell 'nolabel_line62/mysys_i/clk_wiz_1/inst'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_clk_wiz_1_0/mysys_clk_wiz_1_0.xdc] for cell 'nolabel_line62/mysys_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_clk_wiz_1_0/mysys_clk_wiz_1_0.xdc] for cell 'nolabel_line62/mysys_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_clk_wiz_1_0/mysys_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_start_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_start_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_clk_wiz_1_100M_0/mysys_rst_clk_wiz_1_100M_0_board.xdc] for cell 'nolabel_line62/mysys_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_clk_wiz_1_100M_0/mysys_rst_clk_wiz_1_100M_0_board.xdc] for cell 'nolabel_line62/mysys_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_clk_wiz_1_100M_0/mysys_rst_clk_wiz_1_100M_0.xdc] for cell 'nolabel_line62/mysys_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_clk_wiz_1_100M_0/mysys_rst_clk_wiz_1_100M_0.xdc] for cell 'nolabel_line62/mysys_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/constraints/mysys_mig_7series_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_mem/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/constraints/mysys_mig_7series_0_0.xdc:319]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/constraints/mysys_mig_7series_0_0.xdc:326]
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/constraints/mysys_mig_7series_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_mem/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/constraints/mysys_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_start_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_start_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0_board.xdc] for cell 'nolabel_line62/mysys_i/hier_mem/mig_7series_0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0_board.xdc] for cell 'nolabel_line62/mysys_i/hier_mem/mig_7series_0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_mig_7series_0_81M_0/mysys_rst_mig_7series_0_81M_0_board.xdc] for cell 'nolabel_line62/mysys_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_mig_7series_0_81M_0/mysys_rst_mig_7series_0_81M_0_board.xdc] for cell 'nolabel_line62/mysys_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_mig_7series_0_81M_0/mysys_rst_mig_7series_0_81M_0.xdc] for cell 'nolabel_line62/mysys_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_rst_mig_7series_0_81M_0/mysys_rst_mig_7series_0_81M_0.xdc] for cell 'nolabel_line62/mysys_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_timer_0_0/mysys_axi_timer_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_timer_0/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_timer_0_0/mysys_axi_timer_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_timer_0/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_gpio_0_0/mysys_axi_gpio_0_0_board.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_gpio_LED/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_gpio_0_0/mysys_axi_gpio_0_0_board.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_gpio_LED/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_gpio_0_0/mysys_axi_gpio_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_gpio_LED/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_gpio_0_0/mysys_axi_gpio_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_gpio_LED/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/mysys_axi_quad_spi_0_0_board.xdc] for cell 'nolabel_line62/mysys_i/axi_quad_spi_flash/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/mysys_axi_quad_spi_0_0_board.xdc] for cell 'nolabel_line62/mysys_i/axi_quad_spi_flash/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/mysys_axi_quad_spi_0_0.xdc] for cell 'nolabel_line62/mysys_i/axi_quad_spi_flash/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/mysys_axi_quad_spi_0_0.xdc] for cell 'nolabel_line62/mysys_i/axi_quad_spi_flash/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/mysys_axi_tft_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_tft_0/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/mysys_axi_tft_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_tft_0/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_dma_0_0/mysys_axi_dma_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_dma_0/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_dma_0_0/mysys_axi_dma_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_dma_0/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axis_data_fifo_0_0/mysys_axis_data_fifo_0_0/mysys_axis_data_fifo_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axis_data_fifo_0/inst'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axis_data_fifo_0_0/mysys_axis_data_fifo_0_0/mysys_axis_data_fifo_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axis_data_fifo_0/inst'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_intc_0_0/mysys_axi_intc_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_intc_0_0/mysys_axi_intc_0_0.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/microblaze_0_axi_intc/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_RESET'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_SCK'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[0]'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[1]'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[2]'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[3]'. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/game/game.srcs/constrs_1/new/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_start_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_start_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/FPGA/game/game.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA/game/game.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/game/game.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_start_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_start_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/mysys_axi_quad_spi_0_0_clocks.xdc] for cell 'nolabel_line62/mysys_i/axi_quad_spi_flash/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/mysys_axi_quad_spi_0_0_clocks.xdc] for cell 'nolabel_line62/mysys_i/axi_quad_spi_flash/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_quad_spi_0_0/mysys_axi_quad_spi_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_start_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_start_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/mysys_axi_tft_0_0_clocks.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_tft_0/U0'
CRITICAL WARNING: [Common 17-161] Invalid option value '10.000 10.000' specified for 'value'. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/mysys_axi_tft_0_0_clocks.xdc:56]
CRITICAL WARNING: [Common 17-161] Invalid option value '10.000 10.000' specified for 'value'. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/mysys_axi_tft_0_0_clocks.xdc:58]
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/mysys_axi_tft_0_0_clocks.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_tft_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_tft_0_0/mysys_axi_tft_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_start_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_start_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_dma_0_0/mysys_axi_dma_0_0_clocks.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_dma_0/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_dma_0_0/mysys_axi_dma_0_0_clocks.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/axi_dma_0/U0'
Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_intc_0_0/mysys_axi_intc_0_0_clocks.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_axi_intc_0_0/mysys_axi_intc_0_0_clocks.xdc] for cell 'nolabel_line62/mysys_i/hier_periph/microblaze_0_axi_intc/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1621 instances were transformed.
  FD => FDRE: 11 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDR => FDRE: 647 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 43 instances
  FDS => FDSE: 7 instances
  IOBUF => IOBUF (IBUF, OBUFT): 19 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 55 instances
  MULT_AND => LUT2: 11 instances
  MUXCY_L => MUXCY: 738 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 67 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 1642.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:10:40 ; elapsed = 00:10:45 . Memory (MB): peak = 1642.152 ; gain = 1265.652
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address8" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_0_tempmon'
INFO: [Synth 8-5546] ROM "sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sample_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maint_cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regl_dqs_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_shift_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mpr_valid_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_cnt_cpt_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:406]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_0_axi_mc_r_channel'
INFO: [Synth 8-5546] ROM "O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "skip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:21637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:18750]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:18175]
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_master_burst_pcc'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'HSYNC_cs_reg' in module 'axi_tft_v2_0_16_h_sync'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'VSYNC_cs_reg' in module 'axi_tft_v2_0_16_v_sync'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             0010 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_0_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010110 |                           000101
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
    CAL1_DQ_IDEL_TAP_DEC |                           010111 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               01 |                               11
                     TWO |                               10 |                               01
                  iSTATE |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_0_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_pcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                              000 |                              000
           wait_for_pcmd |                              001 |                              001
          ch_error_trap1 |                              010 |                              101
          ch_error_trap2 |                              011 |                              110
      ch_wait_for_sf_cmd |                              100 |                              010
         ch_ld_child_cmd |                              101 |                              011
          ch_chk_if_done |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
       wait_on_xfer_push |                              100 |                              100
             chk_if_done |                              101 |                              101
              error_trap |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_master_burst_pcc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:11:32 ; elapsed = 00:11:40 . Memory (MB): peak = 1642.152 ; gain = 1265.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |mysys_clk_wiz_1_0_clk_wiz__GC0                      |           1|         6|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       502|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      4162|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|       106|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|     27777|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|     16675|
|7     |mig_7series_v4_0_mc                                 |           1|      4551|
|8     |mig_7series_v4_0_memc_ui_top_axi__GC0               |           1|      7948|
|9     |mysys_mig_7series_0_0_mig__GC0                      |           1|       358|
|10    |hier_mem_imp_1RMG3T9__GC0                           |           1|     25509|
|11    |MicroBlaze_FF__GB0                                  |           1|     24265|
|12    |MicroBlaze_FF__GB1                                  |           1|     15571|
|13    |MicroBlaze_Core__GC0                                |           1|        12|
|14    |reg__5136                                           |           1|      4096|
|15    |mysys__GC0                                          |           1|     34726|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 14    
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 45    
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 36    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 61    
	   3 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 87    
	   3 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 58    
	   3 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 81    
	   4 Input      2 Bit       Adders := 5     
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 15    
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 924   
	   3 Input      1 Bit         XORs := 25    
+---XORs : 
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 16    
	                3 Bit    Wide XORs := 16    
	                2 Bit    Wide XORs := 16    
+---Registers : 
	             4096 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              134 Bit    Registers := 2     
	              128 Bit    Registers := 6     
	               91 Bit    Registers := 4     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               73 Bit    Registers := 12    
	               70 Bit    Registers := 6     
	               68 Bit    Registers := 14    
	               66 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               62 Bit    Registers := 19    
	               52 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               37 Bit    Registers := 13    
	               36 Bit    Registers := 15    
	               34 Bit    Registers := 8     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 182   
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 13    
	               27 Bit    Registers := 9     
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 7     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 3     
	               21 Bit    Registers := 18    
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 52    
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 11    
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 51    
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 53    
	                8 Bit    Registers := 174   
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 76    
	                5 Bit    Registers := 97    
	                4 Bit    Registers := 387   
	                3 Bit    Registers := 179   
	                2 Bit    Registers := 290   
	                1 Bit    Registers := 4380  
+---Muxes : 
	   2 Input    134 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 11    
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     73 Bit        Muxes := 10    
	   2 Input     70 Bit        Muxes := 4     
	   2 Input     68 Bit        Muxes := 10    
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 12    
	   2 Input     36 Bit        Muxes := 16    
	   2 Input     34 Bit        Muxes := 5     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 10    
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 180   
	   3 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 13    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 15    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 4     
	   4 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 16    
	   4 Input     26 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 186   
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 18    
	   2 Input     14 Bit        Muxes := 8     
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 13    
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 48    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 21    
	   4 Input      9 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 57    
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 339   
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 19    
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 89    
	   4 Input      6 Bit        Muxes := 7     
	   5 Input      6 Bit        Muxes := 4     
	  16 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 97    
	   8 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 9     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 257   
	  32 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 10    
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 204   
	   3 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 27    
	   7 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 409   
	   4 Input      2 Bit        Muxes := 12    
	   8 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 13    
	  24 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 8     
	  10 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 15    
	   7 Input      2 Bit        Muxes := 9     
	  16 Input      2 Bit        Muxes := 6     
	  12 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2714  
	   3 Input      1 Bit        Muxes := 45    
	   8 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 278   
	   5 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 21    
	  24 Input      1 Bit        Muxes := 36    
	  10 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mig_7series_v4_0_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 7     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module mig_7series_v4_0_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_0_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_mc 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_0_ddr_phy_wrlvl_off_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
Module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 681   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 9     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  24 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 122   
	   4 Input      1 Bit        Muxes := 67    
	  24 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   8 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
Module mig_7series_v4_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_command_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_w_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module mig_7series_v4_0_ddr_command_fifo__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_r_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_ddr_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    134 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_axi_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_0_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module synchronizer_ff__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module memory__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_ff__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_ff__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_ff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_12_w_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module generic_baseblocks_v2_1_0_command_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_r_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_w_upsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module generic_baseblocks_v2_1_0_command_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_r_upsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__15 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__14 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__13 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__12 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_r_upsizer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__18 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__17 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__16 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_w_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module generic_baseblocks_v2_1_0_command_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_r_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axi_crossbar_v2_1_13_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axi_crossbar_v2_1_13_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_13_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_13_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_addr_decoder__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_addr_decoder__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_addr_decoder__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_addr_decoder__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_splitter__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_addr_decoder__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_addr_decoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_splitter__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_splitter__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_13_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_addr_decoder__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_crossbar_v2_1_13_addr_decoder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module two_piperun_fd__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module OneHot_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module OneHot_Buffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module OneHot_Buffer__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module two_piperun_fd__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module OneHot_Buffer__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module PC_Module_ff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module comparator__parameterized1__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module decode_conflict_ff 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module comparator__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module decode_conflict_ff__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module comparator__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module comparator__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module decode_conflict_ff__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module Jump_Logic_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Decode_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 288   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 83    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
Module carry_compare__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module OneHot_Buffer__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_compare__parameterized5__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized7__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module carry_compare__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized9__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized9__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized11__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module carry_compare__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized9__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Cache_Interface_ff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 25    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module carry_compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module carry_hit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module LRU_Module 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module victim_cache_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module Cache_ff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 122   
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 23    
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 70    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 19    
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 35    
	   2 Input      4 Bit        Muxes := 53    
	   2 Input      3 Bit        Muxes := 15    
	   2 Input      2 Bit        Muxes := 73    
	   6 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 182   
	   9 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
Module carry_compare__parameterized5__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized7__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module OneHot_Buffer__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_compare__parameterized5__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized7__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module carry_compare__parameterized5__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized9__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized9__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized11__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module carry_compare__parameterized9__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized9__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized11__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Cache_Interface_ff__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module carry_compare__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module carry_hit__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module LRU_Module__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module victim_cache_ff__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module stream_cache_ff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               25 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 46    
Module Cache_ff__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 120   
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 25    
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 84    
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 19    
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 35    
	   2 Input      4 Bit        Muxes := 41    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 52    
	   7 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 170   
	  13 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 74    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MMU_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ILMB_Interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Instr_Mux_ff 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DAXI_interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module DLMB_Interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Operand_Select_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module microblaze_v10_0_2_MB_MUXF7__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_2_MB_MUXF7__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_2_MB_MUXF7__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_2_MB_MUXF7__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_2_MB_MUXF7__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v10_0_2_MB_MUXF7__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_ff 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 31    
Module mul_unit_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module carry_compare_const__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
Module carry_compare_const 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
Module carry_compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module carry_compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
Module two_piperun_fd__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module two_piperun_fd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module find_first_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module FPU_ADDSUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     27 Bit        Muxes := 2     
	   4 Input     26 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPU_MUL_ff 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module FPU_DIV_FF 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module fpu_sqrt_ff 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 25    
+---Registers : 
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module fpu_conv_ff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 97    
Module Fpu_ff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 38    
Module MSR_Reg_ff 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module exception_registers_ff 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Data_Flow_Logic_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Div_Unit_ff 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module MicroBlaze_FF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
Module mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized21__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 36    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module qspi_cntrl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module cross_clk_sync_fifo_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                1 Bit    Registers := 6     
Module synchronizer_ff__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_handshaking_flags__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_dc_as__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module rd_fwft__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
Module compare__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_handshaking_flags__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_dc_as__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module axi_quad_spi_v3_2_11_counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizer_ff__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module axi_quad_spi_v3_2_11_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module qspi_fifo_ifmodule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module qspi_mode_0_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
Module qspi_status_slave_sel_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qspi_startup_block 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module qspi_core_interface 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_quad_spi_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AUDIO_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module KEYBOARD_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
Module axi_dma_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_dma_register_s2mm 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 6     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
Module compare__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module dc_ss 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
Module compare__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module dmem__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rd_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
Module compare__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module compare__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module updn_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module dc_ss__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
Module compare__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module compare__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module rd_bin_cntr__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
Module compare__parameterized2__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized2__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module updn_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module dc_ss__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rd_fwft__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized2__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized2__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set_nodre 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_ftch_sm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 18    
Module axi_sg_ftch_pntr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_sg_ftch_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_ftch_queue 
Detailed RTL Component Info : 
+---Registers : 
	               91 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_ftch_q_mngr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_scc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_rddata_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_mm2s_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_sg_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_sg_scc_wr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_sg_s2mm_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_updt_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
Module axi_sg_updt_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_updt_queue 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module axi_sg_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module axi_sg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 4     
Module axi_dma_mm2s_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_mm2s_sm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_mm2s_sg_if 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_mm2s_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dma_sofeof_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_dma_s2mm_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_s2mm_sm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_s2mm_sg_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_master_burst_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_master_burst_first_stb_offset 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module axi_master_burst_stbs_set 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_master_burst_cmd_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_master_burst_strb_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_master_burst_strb_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
Module axi_master_burst_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 5     
Module axi_master_burst_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module axi_master_burst_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module axi_master_burst_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_master_burst_skid_buf__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_master_burst_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module cntr_incr_decr_addn_f__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_master_burst_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_master_burst_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_master_burst_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_master_burst_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_master_burst_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_master_burst_rd_wr_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_master_burst_rd_llink 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_master_burst_wr_llink 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cdc_sync__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized3__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_tft_v2_0_16_slave_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module synchronizer_ff__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
Module memory__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module synchronizer_ff__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module synchronizer_ff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module clk_x_pntrs__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---XORs : 
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                9 Bit    Registers := 4     
Module rd_bin_cntr__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
Module compare__parameterized2__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized2__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized2__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_handshaking_flags__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_fwft__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 4     
Module compare__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module compare__parameterized2__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module wr_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_handshaking_flags__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_dc_as__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module axi_tft_v2_0_16_line_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_tft_v2_0_16_h_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module axi_tft_v2_0_16_v_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_tft_v2_0_16_tft_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_tft 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_timer_v2_0_14_counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_timer_v2_0_14_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized21__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module synchronizer_ff__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer_ff__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
Module memory__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rd_bin_cntr__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module rd_status_flags_ss__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
Module compare__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module wr_status_flags_ss__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shared_ram_ivar 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module intc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module slave_attachment__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_intc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_crossbar_v2_1_13_addr_decoder__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_13_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_13_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_crossbar_v2_1_13_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module mdm_v3_2_9_SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mdm_v3_2_9_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[1]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /\u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /\u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /\u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[39]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[40]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[41]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /\u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /\u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /\u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (col_mach0/offset_pipe_1.offset_r2_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.wr_data_offset_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_odt_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_ras_n_reg[3]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst_reg'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'nolabel_line62/mysys_i/hier_mem/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /u_memc_ui_top_axii_5/u_axi_mc/\axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /\hier_mem/mig_7series_0 /u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1] )
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[34].FDRE_inst) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[16]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[15]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[14]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[13]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[12]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[11]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[10]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[9]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[8]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[7]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[6]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[5]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[4]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[2]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[3]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[2]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[2]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[3]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[2]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AUSER_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[16]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[15]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[14]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[13]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[12]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[11]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[10]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[9]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[8]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[7]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[6]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[5]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[4]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[2]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[3]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[2]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[2]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[3]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[2]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AUSER_q_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/rresp_wrap_buffer_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_aw_channel_0/axburst_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_ar_channel_0/axburst_reg[0]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_r_channel_0/trans_buf_out_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_r_channel_0/trans_buf_out_r1_reg[1]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_r_channel_0/r_ignore_end_r_reg) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_r_channel_0/r_ignore_begin_r_reg) is unused and will be removed from module mig_7series_v4_0_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt_reg[9]) is unused and will be removed from module mig_7series_v4_0_axi_mc.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/mysys_i /microblaze_0/U0/i_0/\LOCKSTEP_Out_reg[4007] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2047] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2046] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2045] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2044] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2043] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2042] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2041] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2040] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2039] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2038] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2037] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2036] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2035] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2034] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2033] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2032] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2031] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2030] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2029] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2028] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2027] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2026] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2025] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2024] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2023] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2022] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2021] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2020] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2019] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2018] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2017] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2016] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2015] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2014] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2013] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2012] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2011] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2010] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2009] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2008] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2007] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2006] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2005] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2004] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2003] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2002] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2001] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[2000] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1999] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1998] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1997] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1996] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1995] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1994] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1993] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1992] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1991] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1990] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1989] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1988] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1987] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1986] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1985] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1984] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1983] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1982] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1981] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1980] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1979] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1978] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1977] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1976] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1975] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1974] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1973] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1972] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1971] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1970] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1969] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1968] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1967] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1966] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1965] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1964] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1963] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1962] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1961] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1960] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1959] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1958] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1957] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1956] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1955] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1954] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1953] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1952] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1951] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1950] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1949] driven by constant 0
WARNING: [Synth 8-3917] design MicroBlaze_FF__GB0 has port RAM_Debug_Trace_From[1948] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:21581]
INFO: [Synth 8-5545] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:13:55 ; elapsed = 00:14:03 . Memory (MB): peak = 1694.305 ; gain = 1317.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|FPU_ADDSUB                    | r          | 32x24         | LUT            | 
|FPU_ADDSUB                    | r          | 32x24         | LUT            | 
+------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name                                                                                | RTL Object                                                                                                                                                                                                                      | Inference      | Size (Depth x Width) | Primitives                  | 
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|\nolabel_line62/mysys_i /\hier_mem/mig_7series_0                                           | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                                                                       | Implied        | 16 x 80              | RAM32M x 14                 | 
|\nolabel_line62/mysys_i /\hier_mem/mig_7series_0                                           | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                           | Implied        | 4 x 80               | RAM32M x 14                 | 
|\nolabel_line62/mysys_i /\hier_mem/mig_7series_0                                           | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                                       | Implied        | 16 x 80              | RAM32M x 14                 | 
|\nolabel_line62/mysys_i /\hier_mem/mig_7series_0                                           | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                                       | Implied        | 16 x 80              | RAM32M x 14                 | 
|\nolabel_line62/mysys_i /\hier_mem/mig_7series_0                                           | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                           | Implied        | 4 x 80               | RAM32M x 14                 | 
|\nolabel_line62/mysys_i /\hier_mem/mig_7series_0                                           | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                                       | Implied        | 16 x 80              | RAM32M x 14                 | 
|axi_mem_intercon/\m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                                                                                                       | User Attribute | 16 x 64              | RAM32M x 11                 | 
|axi_mem_intercon/\m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                                                                                                       | User Attribute | 16 x 73              | RAM32M x 13                 | 
|axi_mem_intercon/\m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                                                                                                       | User Attribute | 16 x 5               | RAM32M x 1                  | 
|axi_mem_intercon/\m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                                                                                                        | User Attribute | 16 x 64              | RAM32M x 11                 | 
|axi_mem_intercon/\m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                                                                                                        | User Attribute | 16 x 70              | RAM32M x 12                 | 
|MicroBlaze_FF__GB0                                                                         | DECODE_I1/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg                                                                                                                                                                              | User Attribute | 16 x 30              | RAM32M x 5                  | 
|DCache_I1/\Using_Cache.Using_Victim_Cache.Victim_Cache_I1                                  | RAM_reg                                                                                                                                                                                                                         | User Attribute | 128 x 32             | RAM64X1D x 8  RAM64M x 40   | 
|ICache_I1/\Using_Cache.Using_Victim_Cache.Victim_Cache_I1                                  | RAM_reg                                                                                                                                                                                                                         | User Attribute | 128 x 32             | RAM64X1D x 8  RAM64M x 40   | 
|axi_quad_spi_flash/U0                                                                      | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg      | User Attribute | 16 x 8               | RAM32M x 2                  | 
|axi_quad_spi_flash/U0                                                                      | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg      | User Attribute | 16 x 8               | RAM32M x 2                  | 
|\hier_periph/axi_dma_0 /U0/I_PRMRY_DATAMOVER                                               | GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 8 x 11               | RAM32M x 2                  | 
|\hier_periph/microblaze_0_axi_intc /U0                                                     | INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg                                                                                                                                                  | User Attribute | 16 x 32              | RAM16X1D x 32               | 
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |mysys_clk_wiz_1_0_clk_wiz__GC0                      |           1|         6|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       325|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      2011|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        56|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       621|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      9067|
|7     |mig_7series_v4_0_mc                                 |           1|      2637|
|8     |mig_7series_v4_0_memc_ui_top_axi__GC0               |           1|      7403|
|9     |mysys_mig_7series_0_0_mig__GC0                      |           1|       344|
|10    |hier_mem_imp_1RMG3T9__GC0                           |           1|     14940|
|11    |MicroBlaze_FF__GB0                                  |           1|     14665|
|12    |MicroBlaze_FF__GB1                                  |           1|     10823|
|13    |MicroBlaze_Core__GC0                                |           1|        12|
|14    |reg__5136                                           |           1|      1030|
|15    |mysys__GC0                                          |           1|     19511|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line62/mysys_i/microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/mb_reset_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line62/mysys_i/microblaze_0/U0/Interrupt' to pin 'hier_periph/microblaze_0_axi_intc/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.Irq_reg/Q'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 330 of e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/constraints/mysys_mig_7series_0_0.xdc. [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ip/mysys_mig_7series_0_0/mysys_mig_7series_0_0/user_design/constraints/mysys_mig_7series_0_0.xdc:330]
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:13 ; elapsed = 00:14:22 . Memory (MB): peak = 1809.465 ; gain = 1432.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:14:30 ; elapsed = 00:14:40 . Memory (MB): peak = 1892.371 ; gain = 1515.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |mysys_clk_wiz_1_0_clk_wiz__GC0                      |           1|         6|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1830|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8757|
|7     |mig_7series_v4_0_mc                                 |           1|      2609|
|8     |mig_7series_v4_0_memc_ui_top_axi__GC0               |           1|      7402|
|9     |mysys_mig_7series_0_0_mig__GC0                      |           1|       292|
|10    |hier_mem_imp_1RMG3T9__GC0                           |           1|     14940|
|11    |MicroBlaze_FF__GB0                                  |           1|     14551|
|12    |MicroBlaze_FF__GB1                                  |           1|     10747|
|13    |MicroBlaze_Core__GC0                                |           1|        11|
|14    |reg__5136                                           |           1|       528|
|15    |mysys__GC0                                          |           1|     19511|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:52 ; elapsed = 00:15:01 . Memory (MB): peak = 1892.371 ; gain = 1515.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |hier_mem_imp_1RMG3T9__GC0 |           1|      8304|
|2     |MicroBlaze_FF__GB0        |           1|      8570|
|3     |MicroBlaze_FF__GB1        |           1|      5889|
|4     |mysys__GC0                |           1|     11345|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [1]. Fanout reduced from 138 to 46 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 100 on net \u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET . Fanout reduced from 690 to 99 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 192 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 193 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 530 to 49 by creating 11 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [0]. Fanout reduced from 143 to 48 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net ui_clk_sync_rst. Fanout reduced from 799 to 49 by creating 16 replicas.
INFO: [Synth 8-5778] max_fanout handling on net \MicroBlaze_Core_I/sync_reset  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5365] Flop TFT_CTRL_I/LINE_BUFFER_U4/tc_reg is being inverted and renamed to TFT_CTRL_I/LINE_BUFFER_U4/tc_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/FPGA/game/game.srcs/sources_1/bd/mysys/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:00 ; elapsed = 00:15:09 . Memory (MB): peak = 1892.371 ; gain = 1515.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:01 ; elapsed = 00:15:10 . Memory (MB): peak = 1892.371 ; gain = 1515.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:12 ; elapsed = 00:15:21 . Memory (MB): peak = 1892.371 ; gain = 1515.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:12 ; elapsed = 00:15:21 . Memory (MB): peak = 1892.371 ; gain = 1515.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:14 ; elapsed = 00:15:23 . Memory (MB): peak = 1892.371 ; gain = 1515.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:14 ; elapsed = 00:15:23 . Memory (MB): peak = 1892.371 ; gain = 1515.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mysys_mig_7series_0_0 | u_mysys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MicroBlaze            | MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/FPU_I1/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/iterations_reg[2]                                                                                          | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|MicroBlaze            | MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Using_Div_Unit.Div_Unit_I1/cnt_shifts_reg[0]                                                                                                             | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|axi_quad_spi          | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[7]                                                | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_quad_spi          | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_6_reg                                                                                    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_dma               | GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg[6]                                                                                                                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                   | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                                                                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                   | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                                                                               | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                   | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31]                  | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[7]                                  | 8      | 3          | 3      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                                 | 32     | 129        | 0      | 129     | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[29]                                 | 32     | 6          | 0      | 6       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]                       | 4      | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]                       | 4      | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]                       | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[5]                       | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[5]                       | 8      | 21         | 21     | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[3]                       | 4      | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[3]                       | 4      | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__11    | INFERRED_GEN.data_reg[15]                      | 16     | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__12    | INFERRED_GEN.data_reg[2]                       | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | INFERRED_GEN.data_reg[2]                       | 4      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__14    | INFERRED_GEN.data_reg[15]                      | 16     | 23         | 23     | 0       | 0      | 0      | 0      | 
|dsrl__15    | data_buffer_reg[3]                             | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__16    | data_buffer_reg[3]                             | 4      | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__17    | data_buffer_reg[3]                             | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__18    | data_buffer_reg[3]                             | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__19    | data_buffer_reg[3]                             | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | Use_AXI_Write.aw_w_fifo_mem_reg[15][Line_Addr] | 16     | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__21    | Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__22    | ri_fifo_mem_reg[15][Req_ID]                    | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__23    | Use_AXI_Write.aw_fifo_mem_reg[15][Addr]        | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__24    | Use_AXI_Write.aw_fifo_mem_reg[15][Burst]       | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__25    | Use_AXI_Write.aw_fifo_mem_reg[15][Wrap]        | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__26    | Use_AXI_Write.w_fifo_mem_reg[15][Data]         | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__27    | ri_fifo_mem_reg[15][Req_ID]                    | 16     | 3          | 3      | 0       | 0      | 0      | 0      | 
|dsrl__28    | fifo_mem_reg[63]                               | 64     | 32         | 0      | 64      | 32     | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |AND2B1L               |    25|
|2     |BSCANE2               |     1|
|3     |BUFG                  |     9|
|4     |BUFH                  |     1|
|5     |BUFIO                 |     1|
|6     |CARRY4                |   368|
|7     |DSP48E1               |     1|
|8     |DSP48E1_1             |     1|
|9     |DSP48E1_2             |     1|
|10    |DSP48E1_3             |     1|
|11    |DSP48E1_4             |     1|
|12    |DSP48E1_5             |     1|
|13    |IDELAYCTRL            |     1|
|14    |IDELAYE2              |    16|
|15    |IN_FIFO               |     2|
|16    |ISERDESE2             |    16|
|17    |LUT1                  |   862|
|18    |LUT2                  |  2324|
|19    |LUT3                  |  3724|
|20    |LUT4                  |  3297|
|21    |LUT5                  |  4125|
|22    |LUT6                  |  6942|
|23    |LUT6_2                |    55|
|24    |MMCME2_ADV            |     2|
|25    |MULT_AND              |    10|
|26    |MUXCY                 |   235|
|27    |MUXCY_L               |   682|
|28    |MUXF7                 |   133|
|29    |MUXF8                 |     3|
|30    |ODDR                  |     5|
|31    |ODDR_1                |     1|
|32    |OR2L                  |     2|
|33    |OSERDESE2             |    22|
|34    |OSERDESE2_1           |     2|
|35    |OSERDESE2_2           |    18|
|36    |OUT_FIFO              |     2|
|37    |OUT_FIFO_1            |     2|
|38    |PHASER_IN_PHY         |     2|
|39    |PHASER_OUT_PHY        |     2|
|40    |PHASER_OUT_PHY_1      |     2|
|41    |PHASER_REF            |     1|
|42    |PHY_CONTROL           |     1|
|43    |PLLE2_ADV             |     1|
|44    |RAM16X1D              |    32|
|45    |RAM32M                |   203|
|46    |RAM64M                |    80|
|47    |RAM64X1D              |    16|
|48    |RAMB18E1              |     1|
|49    |RAMB36E1              |     4|
|50    |RAMB36E1_1            |     4|
|51    |RAMB36E1_2            |    16|
|52    |RAMB36E1_3            |     2|
|53    |RAMB36E1_4            |     1|
|54    |SRL16                 |     2|
|55    |SRL16E                |   414|
|56    |SRLC16E               |     8|
|57    |SRLC32E               |   526|
|58    |STARTUPE2             |     1|
|59    |XADC                  |     1|
|60    |XORCY                 |   322|
|61    |FD                    |     6|
|62    |FDCE                  |   791|
|63    |FDC_1                 |     1|
|64    |FDPE                  |   314|
|65    |FDR                   |   487|
|66    |FDRE                  | 19822|
|67    |FDRE_1                |     1|
|68    |FDS                   |     7|
|69    |FDSE                  |   422|
|70    |IBUF                  |    20|
|71    |IOBUF                 |    19|
|72    |IOBUFDS_INTERMDISABLE |     2|
|73    |IOBUF_INTERMDISABLE   |    16|
|74    |OBUF                  |    38|
|75    |OBUFDS                |     1|
|76    |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                                                                                  |Module                                                             |Cells |
+------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                                                                       |                                                                   | 46485|
|2     |  nolabel_line62                                                                                                          |mysys_wrapper                                                      | 46450|
|3     |    mysys_i                                                                                                               |mysys                                                              | 46431|
|4     |      clk_wiz_1                                                                                                           |mysys_clk_wiz_1_0                                                  |     7|
|5     |        inst                                                                                                              |mysys_clk_wiz_1_0_clk_wiz                                          |     7|
|6     |      microblaze_0                                                                                                        |mysys_microblaze_0_0                                               | 14823|
|7     |        U0                                                                                                                |MicroBlaze                                                         | 14823|
|8     |          MicroBlaze_Core_I                                                                                               |MicroBlaze_Core                                                    | 14292|
|9     |            \Frequency.Core                                                                                               |MicroBlaze_FF                                                      | 14282|
|10    |              DATA_FLOW_I1                                                                                                |Data_Flow_ff                                                       |  4236|
|11    |                ALU_I1                                                                                                    |ALU                                                                |   102|
|12    |                  \Use_Carry_Decoding.CarryIn_MUXCY                                                                       |microblaze_v10_0_2_MB_MUXCY_2114                                   |     1|
|13    |                  \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                      |ALU_Bit__parameterized2                                            |     7|
|14    |                    \Last_Bit.I_ALU_LUT_2                                                                                 |MB_LUT4                                                            |     1|
|15    |                    \Last_Bit.I_ALU_LUT_V5                                                                                |microblaze_v10_0_2_MB_LUT6__parameterized3                         |     1|
|16    |                    \Last_Bit.MULT_AND_I                                                                                  |MB_MULT_AND_2206                                                   |     1|
|17    |                    \Last_Bit.MUXCY_XOR_I                                                                                 |microblaze_v10_0_2_MB_MUXCY_XORCY_2207                             |     3|
|18    |                    \Last_Bit.Pre_MUXCY_I                                                                                 |microblaze_v10_0_2_MB_MUXCY_2208                                   |     1|
|19    |                  \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                     |ALU_Bit                                                            |     3|
|20    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2204                                                     |     1|
|21    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2205                             |     2|
|22    |                  \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                     |ALU_Bit_2115                                                       |     3|
|23    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2202                                                     |     1|
|24    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2203                             |     2|
|25    |                  \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                     |ALU_Bit_2116                                                       |     3|
|26    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2200                                                     |     1|
|27    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2201                             |     2|
|28    |                  \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                     |ALU_Bit_2117                                                       |     3|
|29    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2198                                                     |     1|
|30    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2199                             |     2|
|31    |                  \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                     |ALU_Bit_2118                                                       |     3|
|32    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2196                                                     |     1|
|33    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2197                             |     2|
|34    |                  \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                     |ALU_Bit_2119                                                       |     3|
|35    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2194                                                     |     1|
|36    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2195                             |     2|
|37    |                  \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                     |ALU_Bit_2120                                                       |     3|
|38    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2192                                                     |     1|
|39    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2193                             |     2|
|40    |                  \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                     |ALU_Bit_2121                                                       |     3|
|41    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2190                                                     |     1|
|42    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2191                             |     2|
|43    |                  \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                     |ALU_Bit_2122                                                       |     3|
|44    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2188                                                     |     1|
|45    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2189                             |     2|
|46    |                  \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                     |ALU_Bit_2123                                                       |     3|
|47    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2186                                                     |     1|
|48    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2187                             |     2|
|49    |                  \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                      |ALU_Bit_2124                                                       |     3|
|50    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2184                                                     |     1|
|51    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2185                             |     2|
|52    |                  \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                     |ALU_Bit_2125                                                       |     3|
|53    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2182                                                     |     1|
|54    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2183                             |     2|
|55    |                  \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                     |ALU_Bit_2126                                                       |     3|
|56    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2180                                                     |     1|
|57    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2181                             |     2|
|58    |                  \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                     |ALU_Bit_2127                                                       |     3|
|59    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2178                                                     |     1|
|60    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2179                             |     2|
|61    |                  \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                     |ALU_Bit_2128                                                       |     3|
|62    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2176                                                     |     1|
|63    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2177                             |     2|
|64    |                  \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                     |ALU_Bit_2129                                                       |     3|
|65    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2174                                                     |     1|
|66    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2175                             |     2|
|67    |                  \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                     |ALU_Bit_2130                                                       |     3|
|68    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2172                                                     |     1|
|69    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2173                             |     2|
|70    |                  \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                     |ALU_Bit_2131                                                       |     3|
|71    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2170                                                     |     1|
|72    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2171                             |     2|
|73    |                  \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                     |ALU_Bit_2132                                                       |     3|
|74    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2168                                                     |     1|
|75    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2169                             |     2|
|76    |                  \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                     |ALU_Bit_2133                                                       |     3|
|77    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2166                                                     |     1|
|78    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2167                             |     2|
|79    |                  \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                     |ALU_Bit_2134                                                       |     3|
|80    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2164                                                     |     1|
|81    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2165                             |     2|
|82    |                  \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                      |ALU_Bit_2135                                                       |     3|
|83    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2162                                                     |     1|
|84    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2163                             |     2|
|85    |                  \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                     |ALU_Bit_2136                                                       |     3|
|86    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2160                                                     |     1|
|87    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2161                             |     2|
|88    |                  \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                     |ALU_Bit_2137                                                       |     3|
|89    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2158                                                     |     1|
|90    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2159                             |     2|
|91    |                  \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                      |ALU_Bit_2138                                                       |     3|
|92    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2156                                                     |     1|
|93    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2157                             |     2|
|94    |                  \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                      |ALU_Bit_2139                                                       |     3|
|95    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2154                                                     |     1|
|96    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2155                             |     2|
|97    |                  \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                      |ALU_Bit_2140                                                       |     3|
|98    |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2152                                                     |     1|
|99    |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2153                             |     2|
|100   |                  \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                      |ALU_Bit_2141                                                       |     3|
|101   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2150                                                     |     1|
|102   |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2151                             |     2|
|103   |                  \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                      |ALU_Bit_2142                                                       |     3|
|104   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2148                                                     |     1|
|105   |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2149                             |     2|
|106   |                  \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                      |ALU_Bit_2143                                                       |     3|
|107   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_2146                                                     |     1|
|108   |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2147                             |     2|
|109   |                  \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                      |ALU_Bit_2144                                                       |     3|
|110   |                    \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2                                                          |     1|
|111   |                    \Not_Last_Bit.MUXCY_XOR_I                                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2145                             |     2|
|112   |                Barrel_Shifter_I                                                                                          |Barrel_Shifter_gti                                                 |   195|
|113   |                  \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10                        |     1|
|114   |                  \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2083                   |     1|
|115   |                  \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2084                   |     1|
|116   |                  \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2085                   |     1|
|117   |                  \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2086                   |     1|
|118   |                  \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2087                   |     1|
|119   |                  \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2088                   |     1|
|120   |                  \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2089                   |     3|
|121   |                  \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2090                   |     3|
|122   |                  \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2091                   |     3|
|123   |                  \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2092                   |     3|
|124   |                  \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10_2093                   |     1|
|125   |                  \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2094                   |     3|
|126   |                  \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2095                   |     3|
|127   |                  \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2096                   |     3|
|128   |                  \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2097                   |     3|
|129   |                  \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2098                   |     3|
|130   |                  \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2099                   |     3|
|131   |                  \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2100                   |     3|
|132   |                  \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2101                   |     3|
|133   |                  \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2102                   |     3|
|134   |                  \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2103                   |     3|
|135   |                  \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10_2104                   |     1|
|136   |                  \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2105                   |     3|
|137   |                  \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                     |microblaze_v10_0_2_MB_LUT6__parameterized10_2106                   |     3|
|138   |                  \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10_2107                   |     1|
|139   |                  \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10_2108                   |     1|
|140   |                  \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10_2109                   |     1|
|141   |                  \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10_2110                   |     1|
|142   |                  \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10_2111                   |     1|
|143   |                  \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10_2112                   |     1|
|144   |                  \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                      |microblaze_v10_0_2_MB_LUT6__parameterized10_2113                   |     1|
|145   |                Byte_Doublet_Handle_I1                                                                                    |Byte_Doublet_Handle_ff                                             |   156|
|146   |                Data_Flow_Logic_I1                                                                                        |Data_Flow_Logic_ff                                                 |   507|
|147   |                  \Using_DAXI_ALU_Carry.Override_Ex_MUXCY_I                                                               |microblaze_v10_0_2_MB_MUXCY_2081                                   |     1|
|148   |                  \Using_DAXI_ALU_Carry.Override_M3_MUXCY_I                                                               |microblaze_v10_0_2_MB_MUXCY_2082                                   |     1|
|149   |                FPU_I1                                                                                                    |Fpu_ff                                                             |  2027|
|150   |                  \Use_FPU.FPU_ADDSUB_I                                                                                   |FPU_ADDSUB                                                         |   467|
|151   |                  \Use_FPU.FPU_DIV_I                                                                                      |FPU_DIV_FF                                                         |   162|
|152   |                  \Use_FPU.FPU_MUL_I                                                                                      |FPU_MUL_ff                                                         |    61|
|153   |                    \Use_DSP48E.dsp_module_lower                                                                          |dsp_module__parameterized7                                         |     1|
|154   |                      \Using_DSP48E1.DSP48E1_I1                                                                           |MB_DSP48E1__parameterized7                                         |     1|
|155   |                    \Use_DSP48E.dsp_module_upper                                                                          |dsp_module__parameterized9                                         |    27|
|156   |                      \Using_DSP48E1.DSP48E1_I1                                                                           |MB_DSP48E1__parameterized9                                         |    27|
|157   |                  \Use_FPU.M1_DIV_Op_3_REG                                                                                |two_piperun_fd_1903                                                |    28|
|158   |                    \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                        |MB_FDR_2080                                                        |    28|
|159   |                  \Use_FPU.M1_FLT_Op_3_REG                                                                                |two_piperun_fd_1904                                                |     2|
|160   |                    \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                        |MB_FDR_2079                                                        |     2|
|161   |                  \Use_FPU.M1_SQRT_Op_3_REG                                                                               |two_piperun_fd_1905                                                |    35|
|162   |                    \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                        |MB_FDR_2078                                                        |    35|
|163   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                                      |MB_MULT_AND                                                        |     1|
|164   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                                            |MB_LUT4__parameterized3                                            |     1|
|165   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1906                             |     2|
|166   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                                             |MB_LUT4__parameterized3_1907                                       |     2|
|167   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1908                             |     1|
|168   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                                       |MB_MULT_AND_1909                                                   |     1|
|169   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                                             |MB_LUT4__parameterized3_1910                                       |     1|
|170   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1911                             |     2|
|171   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                                       |MB_MULT_AND_1912                                                   |     1|
|172   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                                             |MB_LUT4__parameterized3_1913                                       |     1|
|173   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1914                             |     2|
|174   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                                       |MB_MULT_AND_1915                                                   |     1|
|175   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                                             |MB_LUT4__parameterized3_1916                                       |     1|
|176   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1917                             |     2|
|177   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                                       |MB_MULT_AND_1918                                                   |     1|
|178   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                                             |MB_LUT4__parameterized3_1919                                       |     1|
|179   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1920                             |     2|
|180   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                                       |MB_MULT_AND_1921                                                   |     1|
|181   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                                             |MB_LUT4__parameterized3_1922                                       |     1|
|182   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1923                             |     2|
|183   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                                       |MB_MULT_AND_1924                                                   |     1|
|184   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                                             |MB_LUT4__parameterized3_1925                                       |     1|
|185   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1926                             |     2|
|186   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                                       |MB_MULT_AND_1927                                                   |     1|
|187   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                                             |MB_LUT4__parameterized3_1928                                       |     1|
|188   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1929                             |     2|
|189   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                                       |MB_MULT_AND_1930                                                   |     1|
|190   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                                             |MB_LUT4__parameterized3_1931                                       |     1|
|191   |                  \Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1932                             |     2|
|192   |                  \Use_FPU.Using_FPU_Extended.fpu_conv_I1                                                                 |fpu_conv_ff                                                        |   594|
|193   |                    \Int_Result_ALU.INT_Result_ALU[0].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2014                             |     3|
|194   |                    \Int_Result_ALU.INT_Result_ALU[10].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2015                             |     3|
|195   |                    \Int_Result_ALU.INT_Result_ALU[11].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2016                             |     3|
|196   |                    \Int_Result_ALU.INT_Result_ALU[12].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2017                             |     3|
|197   |                    \Int_Result_ALU.INT_Result_ALU[13].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2018                             |     3|
|198   |                    \Int_Result_ALU.INT_Result_ALU[14].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2019                             |     3|
|199   |                    \Int_Result_ALU.INT_Result_ALU[15].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2020                             |     3|
|200   |                    \Int_Result_ALU.INT_Result_ALU[16].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2021                             |     4|
|201   |                    \Int_Result_ALU.INT_Result_ALU[17].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2022                             |     4|
|202   |                    \Int_Result_ALU.INT_Result_ALU[18].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2023                             |     3|
|203   |                    \Int_Result_ALU.INT_Result_ALU[19].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2024                             |     3|
|204   |                    \Int_Result_ALU.INT_Result_ALU[1].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2025                             |     3|
|205   |                    \Int_Result_ALU.INT_Result_ALU[20].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2026                             |     3|
|206   |                    \Int_Result_ALU.INT_Result_ALU[21].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2027                             |     3|
|207   |                    \Int_Result_ALU.INT_Result_ALU[22].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2028                             |     3|
|208   |                    \Int_Result_ALU.INT_Result_ALU[23].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2029                             |     3|
|209   |                    \Int_Result_ALU.INT_Result_ALU[24].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2030                             |     3|
|210   |                    \Int_Result_ALU.INT_Result_ALU[25].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2031                             |     3|
|211   |                    \Int_Result_ALU.INT_Result_ALU[26].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2032                             |     3|
|212   |                    \Int_Result_ALU.INT_Result_ALU[27].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2033                             |     3|
|213   |                    \Int_Result_ALU.INT_Result_ALU[28].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2034                             |     3|
|214   |                    \Int_Result_ALU.INT_Result_ALU[29].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2035                             |     3|
|215   |                    \Int_Result_ALU.INT_Result_ALU[2].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2036                             |     3|
|216   |                    \Int_Result_ALU.INT_Result_ALU[30].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2037                             |     3|
|217   |                    \Int_Result_ALU.INT_Result_ALU[31].MUXCY_XOR_I                                                        |microblaze_v10_0_2_MB_MUXCY_XORCY_2038                             |     3|
|218   |                    \Int_Result_ALU.INT_Result_ALU[3].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2039                             |     3|
|219   |                    \Int_Result_ALU.INT_Result_ALU[4].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2040                             |     3|
|220   |                    \Int_Result_ALU.INT_Result_ALU[5].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2041                             |     3|
|221   |                    \Int_Result_ALU.INT_Result_ALU[6].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2042                             |     3|
|222   |                    \Int_Result_ALU.INT_Result_ALU[7].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2043                             |     3|
|223   |                    \Int_Result_ALU.INT_Result_ALU[8].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2044                             |     3|
|224   |                    \Int_Result_ALU.INT_Result_ALU[9].MUXCY_XOR_I                                                         |microblaze_v10_0_2_MB_MUXCY_XORCY_2045                             |     3|
|225   |                    \abs_op1.fconv_op1_abs_GEN[0].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2046                             |     1|
|226   |                    \abs_op1.fconv_op1_abs_GEN[10].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2047                             |     2|
|227   |                    \abs_op1.fconv_op1_abs_GEN[11].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2048                             |     2|
|228   |                    \abs_op1.fconv_op1_abs_GEN[12].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2049                             |     2|
|229   |                    \abs_op1.fconv_op1_abs_GEN[13].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2050                             |     2|
|230   |                    \abs_op1.fconv_op1_abs_GEN[14].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2051                             |     2|
|231   |                    \abs_op1.fconv_op1_abs_GEN[15].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2052                             |     2|
|232   |                    \abs_op1.fconv_op1_abs_GEN[16].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2053                             |     2|
|233   |                    \abs_op1.fconv_op1_abs_GEN[17].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2054                             |     2|
|234   |                    \abs_op1.fconv_op1_abs_GEN[18].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2055                             |     2|
|235   |                    \abs_op1.fconv_op1_abs_GEN[19].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2056                             |     2|
|236   |                    \abs_op1.fconv_op1_abs_GEN[1].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2057                             |     2|
|237   |                    \abs_op1.fconv_op1_abs_GEN[20].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2058                             |     2|
|238   |                    \abs_op1.fconv_op1_abs_GEN[21].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2059                             |     2|
|239   |                    \abs_op1.fconv_op1_abs_GEN[22].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2060                             |     2|
|240   |                    \abs_op1.fconv_op1_abs_GEN[23].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2061                             |     2|
|241   |                    \abs_op1.fconv_op1_abs_GEN[24].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2062                             |     2|
|242   |                    \abs_op1.fconv_op1_abs_GEN[25].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2063                             |     2|
|243   |                    \abs_op1.fconv_op1_abs_GEN[26].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2064                             |     2|
|244   |                    \abs_op1.fconv_op1_abs_GEN[27].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2065                             |     2|
|245   |                    \abs_op1.fconv_op1_abs_GEN[28].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2066                             |     2|
|246   |                    \abs_op1.fconv_op1_abs_GEN[29].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2067                             |     2|
|247   |                    \abs_op1.fconv_op1_abs_GEN[2].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2068                             |     2|
|248   |                    \abs_op1.fconv_op1_abs_GEN[30].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2069                             |     2|
|249   |                    \abs_op1.fconv_op1_abs_GEN[31].MUXCY_XOR_I                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2070                             |     2|
|250   |                    \abs_op1.fconv_op1_abs_GEN[3].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2071                             |     2|
|251   |                    \abs_op1.fconv_op1_abs_GEN[4].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2072                             |     2|
|252   |                    \abs_op1.fconv_op1_abs_GEN[5].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2073                             |     2|
|253   |                    \abs_op1.fconv_op1_abs_GEN[6].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2074                             |     2|
|254   |                    \abs_op1.fconv_op1_abs_GEN[7].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2075                             |     2|
|255   |                    \abs_op1.fconv_op1_abs_GEN[8].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2076                             |     2|
|256   |                    \abs_op1.fconv_op1_abs_GEN[9].MUXCY_XOR_I                                                             |microblaze_v10_0_2_MB_MUXCY_XORCY_2077                             |     2|
|257   |                  \Use_FPU.Using_FPU_Extended.fpu_sqrt_I1                                                                 |fpu_sqrt_ff                                                        |   237|
|258   |                    \AddSub_Gen[0].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_1981                             |     3|
|259   |                    \AddSub_Gen[10].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1982                             |     3|
|260   |                    \AddSub_Gen[11].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1983                             |     4|
|261   |                    \AddSub_Gen[12].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1984                             |     3|
|262   |                    \AddSub_Gen[13].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1985                             |     3|
|263   |                    \AddSub_Gen[14].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1986                             |     4|
|264   |                    \AddSub_Gen[15].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1987                             |     5|
|265   |                    \AddSub_Gen[16].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1988                             |     3|
|266   |                    \AddSub_Gen[17].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1989                             |     3|
|267   |                    \AddSub_Gen[18].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1990                             |     3|
|268   |                    \AddSub_Gen[19].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1991                             |     4|
|269   |                    \AddSub_Gen[1].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_1992                             |     2|
|270   |                    \AddSub_Gen[20].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1993                             |     3|
|271   |                    \AddSub_Gen[21].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1994                             |     3|
|272   |                    \AddSub_Gen[22].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1995                             |     3|
|273   |                    \AddSub_Gen[23].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1996                             |     3|
|274   |                    \AddSub_Gen[24].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1997                             |     4|
|275   |                    \AddSub_Gen[2].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_1998                             |     3|
|276   |                    \AddSub_Gen[3].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_1999                             |     3|
|277   |                    \AddSub_Gen[4].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2000                             |     3|
|278   |                    \AddSub_Gen[5].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2001                             |     3|
|279   |                    \AddSub_Gen[6].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2002                             |     4|
|280   |                    \AddSub_Gen[7].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2003                             |     3|
|281   |                    \AddSub_Gen[8].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2004                             |     3|
|282   |                    \AddSub_Gen[9].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_2005                             |     3|
|283   |                    \exp_add_gen[0].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_2006                             |     1|
|284   |                    \exp_add_gen[1].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_2007                             |     2|
|285   |                    \exp_add_gen[2].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_2008                             |     2|
|286   |                    \exp_add_gen[3].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_2009                             |     2|
|287   |                    \exp_add_gen[4].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_2010                             |     2|
|288   |                    \exp_add_gen[5].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_2011                             |     2|
|289   |                    \exp_add_gen[6].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_2012                             |     2|
|290   |                    \exp_add_gen[7].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_2013                             |     2|
|291   |                  \Use_FPU.ex_Exp_Equal_2                                                                                 |carry_compare_bool                                                 |     3|
|292   |                    carry_compare_i1                                                                                      |carry_compare                                                      |     3|
|293   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1975                                  |     1|
|294   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1980                                   |     1|
|295   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1976                                  |     1|
|296   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1979                                   |     1|
|297   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1977                                  |     1|
|298   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1978                                   |     1|
|299   |                  \Use_FPU.ex_Exp_Mant_Equal_2                                                                            |carry_compare_bool__parameterized1                                 |     8|
|300   |                    carry_compare_i1                                                                                      |carry_compare__parameterized1                                      |     8|
|301   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1959                                  |     1|
|302   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1974                                   |     1|
|303   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1960                                  |     1|
|304   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1973                                   |     1|
|305   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1961                                  |     1|
|306   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1972                                   |     1|
|307   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1962                                  |     1|
|308   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1971                                   |     1|
|309   |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1963                                  |     1|
|310   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1970                                   |     1|
|311   |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1964                                  |     1|
|312   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1969                                   |     1|
|313   |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1965                                  |     1|
|314   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1968                                   |     1|
|315   |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1966                                  |     1|
|316   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1967                                   |     1|
|317   |                  \Use_FPU.ex_MantA_Zero_2                                                                                |carry_compare_const_bool                                           |     8|
|318   |                    carry_compare_const_i1                                                                                |carry_compare_const_1946                                           |     8|
|319   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1947                                  |     3|
|320   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1958                                   |     3|
|321   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1948                                  |     1|
|322   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1957                                   |     1|
|323   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1949                                  |     1|
|324   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1956                                   |     1|
|325   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1950                                  |     1|
|326   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1955                                   |     1|
|327   |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1951                                  |     1|
|328   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1954                                   |     1|
|329   |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1952                                  |     1|
|330   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1953                                   |     1|
|331   |                  \Use_FPU.ex_MantB_Zero_2                                                                                |carry_compare_const_bool_1933                                      |    11|
|332   |                    carry_compare_const_i1                                                                                |carry_compare_const                                                |    11|
|333   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1934                                  |     6|
|334   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1945                                   |     6|
|335   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1935                                  |     1|
|336   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1944                                   |     1|
|337   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1936                                  |     1|
|338   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1943                                   |     1|
|339   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1937                                  |     1|
|340   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1942                                   |     1|
|341   |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1938                                  |     1|
|342   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1941                                   |     1|
|343   |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1939                                  |     1|
|344   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1940                                   |     1|
|345   |                MSR_I1                                                                                                    |MSR_Reg_ff                                                         |   190|
|346   |                  \Gen_Ex_Bit_DFF[17].Using_Low.ex_msr_FF                                                                 |MB_FDR_1813                                                        |     1|
|347   |                  \Gen_Ex_Bit_DFF[18].Using_Low.ex_msr_FF                                                                 |MB_FDR_1814                                                        |     1|
|348   |                  \Gen_Ex_Bit_DFF[19].Using_Low.ex_msr_FF                                                                 |MB_FDR_1815                                                        |     1|
|349   |                  \Gen_Ex_Bit_DFF[20].Using_Low.ex_msr_FF                                                                 |MB_FDR_1816                                                        |     1|
|350   |                  \Gen_Ex_Bit_DFF[21].Using_Low.ex_msr_FF                                                                 |MB_FDR_1817                                                        |     1|
|351   |                  \Gen_Ex_Bit_DFF[22].Using_Low.ex_msr_FF                                                                 |MB_FDR_1818                                                        |     1|
|352   |                  \Gen_Ex_Bit_DFF[23].Using_Low.ex_msr_FF                                                                 |MB_FDR_1819                                                        |     1|
|353   |                  \Gen_Ex_Bit_DFF[24].Using_Low.ex_msr_FF                                                                 |MB_FDR_1820                                                        |     1|
|354   |                  \Gen_Ex_Bit_DFF[25].Using_Low.ex_msr_FF                                                                 |MB_FDR_1821                                                        |     1|
|355   |                  \Gen_Ex_Bit_DFF[26].Using_Low.ex_msr_FF                                                                 |MB_FDR_1822                                                        |     1|
|356   |                  \Gen_Ex_Bit_DFF[27].Using_Low.ex_msr_FF                                                                 |MB_FDR_1823                                                        |     1|
|357   |                  \Gen_Ex_Bit_DFF[28].Using_Low.ex_msr_FF                                                                 |MB_FDR_1824                                                        |     1|
|358   |                  \Gen_Ex_Bit_DFF[29].Using_Low.ex_msr_FF                                                                 |MB_FDR_1825                                                        |     1|
|359   |                  \Gen_Ex_Bit_DFF[30].Using_Low.ex_msr_FF                                                                 |MB_FDR_1826                                                        |     1|
|360   |                  \Gen_Ex_Bit_DFF[31].Using_Low.ex_msr_FF                                                                 |MB_FDR_1827                                                        |     1|
|361   |                  \Gen_M0_Bit_DFF[17].Using_Low.m0_msr_FF                                                                 |MB_FDR_1828                                                        |     1|
|362   |                  \Gen_M0_Bit_DFF[18].Using_Low.m0_msr_FF                                                                 |MB_FDR_1829                                                        |     1|
|363   |                  \Gen_M0_Bit_DFF[19].Using_Low.m0_msr_FF                                                                 |MB_FDR_1830                                                        |     1|
|364   |                  \Gen_M0_Bit_DFF[20].Using_Low.m0_msr_FF                                                                 |MB_FDR_1831                                                        |     1|
|365   |                  \Gen_M0_Bit_DFF[21].Using_Low.m0_msr_FF                                                                 |MB_FDR_1832                                                        |     1|
|366   |                  \Gen_M0_Bit_DFF[22].Using_Low.m0_msr_FF                                                                 |MB_FDR_1833                                                        |     1|
|367   |                  \Gen_M0_Bit_DFF[23].Using_Low.m0_msr_FF                                                                 |MB_FDR_1834                                                        |     1|
|368   |                  \Gen_M0_Bit_DFF[24].Using_Low.m0_msr_FF                                                                 |MB_FDR_1835                                                        |     1|
|369   |                  \Gen_M0_Bit_DFF[25].Using_Low.m0_msr_FF                                                                 |MB_FDR_1836                                                        |     1|
|370   |                  \Gen_M0_Bit_DFF[26].Using_Low.m0_msr_FF                                                                 |MB_FDR_1837                                                        |     1|
|371   |                  \Gen_M0_Bit_DFF[27].Using_Low.m0_msr_FF                                                                 |MB_FDR_1838                                                        |     1|
|372   |                  \Gen_M0_Bit_DFF[28].Using_Low.m0_msr_FF                                                                 |MB_FDR_1839                                                        |     1|
|373   |                  \Gen_M0_Bit_DFF[29].Using_Low.m0_msr_FF                                                                 |MB_FDR_1840                                                        |     1|
|374   |                  \Gen_M0_Bit_DFF[30].Using_Low.m0_msr_FF                                                                 |MB_FDR_1841                                                        |     1|
|375   |                  \Gen_M0_Bit_DFF[31].Using_Low.m0_msr_FF                                                                 |MB_FDR_1842                                                        |     1|
|376   |                  \Gen_M1_Bit_DFF[17].Using_Low.m1_msr_FF                                                                 |MB_FDR_1843                                                        |     1|
|377   |                  \Gen_M1_Bit_DFF[18].Using_Low.m1_msr_FF                                                                 |MB_FDR_1844                                                        |     1|
|378   |                  \Gen_M1_Bit_DFF[19].Using_Low.m1_msr_FF                                                                 |MB_FDR_1845                                                        |     1|
|379   |                  \Gen_M1_Bit_DFF[20].Using_Low.m1_msr_FF                                                                 |MB_FDR_1846                                                        |     1|
|380   |                  \Gen_M1_Bit_DFF[21].Using_Low.m1_msr_FF                                                                 |MB_FDR_1847                                                        |     1|
|381   |                  \Gen_M1_Bit_DFF[22].Using_Low.m1_msr_FF                                                                 |MB_FDR_1848                                                        |     1|
|382   |                  \Gen_M1_Bit_DFF[23].Using_Low.m1_msr_FF                                                                 |MB_FDR_1849                                                        |     1|
|383   |                  \Gen_M1_Bit_DFF[24].Using_Low.m1_msr_FF                                                                 |MB_FDR_1850                                                        |     1|
|384   |                  \Gen_M1_Bit_DFF[25].Using_Low.m1_msr_FF                                                                 |MB_FDR_1851                                                        |     1|
|385   |                  \Gen_M1_Bit_DFF[26].Using_Low.m1_msr_FF                                                                 |MB_FDR_1852                                                        |     1|
|386   |                  \Gen_M1_Bit_DFF[27].Using_Low.m1_msr_FF                                                                 |MB_FDR_1853                                                        |     1|
|387   |                  \Gen_M1_Bit_DFF[28].Using_Low.m1_msr_FF                                                                 |MB_FDR_1854                                                        |     1|
|388   |                  \Gen_M1_Bit_DFF[29].Using_Low.m1_msr_FF                                                                 |MB_FDR_1855                                                        |     1|
|389   |                  \Gen_M1_Bit_DFF[30].Using_Low.m1_msr_FF                                                                 |MB_FDR_1856                                                        |     1|
|390   |                  \Gen_M1_Bit_DFF[31].Using_Low.m1_msr_FF                                                                 |MB_FDR_1857                                                        |     1|
|391   |                  \Gen_M2_Bit_DFF[17].Using_Low.m2_msr_FF                                                                 |MB_FDR_1858                                                        |     1|
|392   |                  \Gen_M2_Bit_DFF[18].Using_Low.m2_msr_FF                                                                 |MB_FDR_1859                                                        |     1|
|393   |                  \Gen_M2_Bit_DFF[19].Using_Low.m2_msr_FF                                                                 |MB_FDR_1860                                                        |     1|
|394   |                  \Gen_M2_Bit_DFF[20].Using_Low.m2_msr_FF                                                                 |MB_FDR_1861                                                        |     1|
|395   |                  \Gen_M2_Bit_DFF[21].Using_Low.m2_msr_FF                                                                 |MB_FDR_1862                                                        |     1|
|396   |                  \Gen_M2_Bit_DFF[22].Using_Low.m2_msr_FF                                                                 |MB_FDR_1863                                                        |     1|
|397   |                  \Gen_M2_Bit_DFF[23].Using_Low.m2_msr_FF                                                                 |MB_FDR_1864                                                        |     1|
|398   |                  \Gen_M2_Bit_DFF[24].Using_Low.m2_msr_FF                                                                 |MB_FDR_1865                                                        |     1|
|399   |                  \Gen_M2_Bit_DFF[25].Using_Low.m2_msr_FF                                                                 |MB_FDR_1866                                                        |     1|
|400   |                  \Gen_M2_Bit_DFF[26].Using_Low.m2_msr_FF                                                                 |MB_FDR_1867                                                        |     1|
|401   |                  \Gen_M2_Bit_DFF[27].Using_Low.m2_msr_FF                                                                 |MB_FDR_1868                                                        |     1|
|402   |                  \Gen_M2_Bit_DFF[28].Using_Low.m2_msr_FF                                                                 |MB_FDR_1869                                                        |     1|
|403   |                  \Gen_M2_Bit_DFF[29].Using_Low.m2_msr_FF                                                                 |MB_FDR_1870                                                        |     1|
|404   |                  \Gen_M2_Bit_DFF[30].Using_Low.m2_msr_FF                                                                 |MB_FDR_1871                                                        |     1|
|405   |                  \Gen_M2_Bit_DFF[31].Using_Low.m2_msr_FF                                                                 |MB_FDR_1872                                                        |     1|
|406   |                  \Gen_M3_Bit_DFF[17].Using_Low.m3_msr_FF                                                                 |MB_FDR_1873                                                        |     1|
|407   |                  \Gen_M3_Bit_DFF[18].Using_Low.m3_msr_FF                                                                 |MB_FDR_1874                                                        |     1|
|408   |                  \Gen_M3_Bit_DFF[19].Using_Low.m3_msr_FF                                                                 |MB_FDR_1875                                                        |     1|
|409   |                  \Gen_M3_Bit_DFF[20].Using_Low.m3_msr_FF                                                                 |MB_FDR_1876                                                        |     1|
|410   |                  \Gen_M3_Bit_DFF[21].Using_Low.m3_msr_FF                                                                 |MB_FDR_1877                                                        |     1|
|411   |                  \Gen_M3_Bit_DFF[22].Using_Low.m3_msr_FF                                                                 |MB_FDR_1878                                                        |     1|
|412   |                  \Gen_M3_Bit_DFF[23].Using_Low.m3_msr_FF                                                                 |MB_FDR_1879                                                        |     1|
|413   |                  \Gen_M3_Bit_DFF[24].Using_Low.m3_msr_FF                                                                 |MB_FDR_1880                                                        |     1|
|414   |                  \Gen_M3_Bit_DFF[25].Using_Low.m3_msr_FF                                                                 |MB_FDR_1881                                                        |     1|
|415   |                  \Gen_M3_Bit_DFF[26].Using_Low.m3_msr_FF                                                                 |MB_FDR_1882                                                        |     1|
|416   |                  \Gen_M3_Bit_DFF[27].Using_Low.m3_msr_FF                                                                 |MB_FDR_1883                                                        |     1|
|417   |                  \Gen_M3_Bit_DFF[28].Using_Low.m3_msr_FF                                                                 |MB_FDR_1884                                                        |     1|
|418   |                  \Gen_M3_Bit_DFF[29].Using_Low.m3_msr_FF                                                                 |MB_FDR_1885                                                        |     1|
|419   |                  \Gen_M3_Bit_DFF[30].Using_Low.m3_msr_FF                                                                 |MB_FDR_1886                                                        |     1|
|420   |                  \Gen_M3_Bit_DFF[31].Using_Low.m3_msr_FF                                                                 |MB_FDR_1887                                                        |     1|
|421   |                  \Gen_WB_Bit_DFF[17].Using_Low.wb_msr_FF                                                                 |MB_FDR_1888                                                        |     8|
|422   |                  \Gen_WB_Bit_DFF[18].Using_Low.wb_msr_FF                                                                 |MB_FDR_1889                                                        |     8|
|423   |                  \Gen_WB_Bit_DFF[19].Using_Low.wb_msr_FF                                                                 |MB_FDR_1890                                                        |     8|
|424   |                  \Gen_WB_Bit_DFF[20].Using_Low.wb_msr_FF                                                                 |MB_FDR_1891                                                        |     8|
|425   |                  \Gen_WB_Bit_DFF[21].Using_Low.wb_msr_FF                                                                 |MB_FDR_1892                                                        |     8|
|426   |                  \Gen_WB_Bit_DFF[22].Using_Low.wb_msr_FF                                                                 |MB_FDR_1893                                                        |     8|
|427   |                  \Gen_WB_Bit_DFF[23].Using_Low.wb_msr_FF                                                                 |MB_FDR_1894                                                        |     7|
|428   |                  \Gen_WB_Bit_DFF[24].Using_Low.wb_msr_FF                                                                 |MB_FDR_1895                                                        |     8|
|429   |                  \Gen_WB_Bit_DFF[25].Using_Low.wb_msr_FF                                                                 |MB_FDR_1896                                                        |     1|
|430   |                  \Gen_WB_Bit_DFF[26].Using_Low.wb_msr_FF                                                                 |MB_FDR_1897                                                        |     8|
|431   |                  \Gen_WB_Bit_DFF[27].Using_Low.wb_msr_FF                                                                 |MB_FDR_1898                                                        |     8|
|432   |                  \Gen_WB_Bit_DFF[28].Using_Low.wb_msr_FF                                                                 |MB_FDR_1899                                                        |     2|
|433   |                  \Gen_WB_Bit_DFF[29].Using_Low.wb_msr_FF                                                                 |MB_FDR_1900                                                        |     7|
|434   |                  \Gen_WB_Bit_DFF[30].Using_Low.wb_msr_FF                                                                 |MB_FDR_1901                                                        |     1|
|435   |                  \Gen_WB_Bit_DFF[31].Using_Low.wb_msr_FF                                                                 |MB_FDR_1902                                                        |     8|
|436   |                MUL_Unit_I1                                                                                               |mul_unit_ff                                                        |    23|
|437   |                  \Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I2                                         |dsp_module__parameterized1                                         |     1|
|438   |                    \Using_DSP48E1.DSP48E1_I1                                                                             |MB_DSP48E1__parameterized1                                         |     1|
|439   |                  \Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I3                                         |dsp_module__parameterized3                                         |     1|
|440   |                    \Using_DSP48E1.DSP48E1_I1                                                                             |MB_DSP48E1__parameterized3                                         |     1|
|441   |                  \Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I4                                         |dsp_module__parameterized5                                         |     1|
|442   |                    \Using_DSP48E1.DSP48E1_I1                                                                             |MB_DSP48E1__parameterized5                                         |     1|
|443   |                  \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                     |dsp_module                                                         |     1|
|444   |                    \Using_DSP48E1.DSP48E1_I1                                                                             |MB_DSP48E1                                                         |     1|
|445   |                Operand_Select_I1                                                                                         |Operand_Select_ff                                                  |   506|
|446   |                Register_File_I1                                                                                          |Register_File_gti                                                  |    16|
|447   |                  \Using_LUT6.All_RAM32M[0].ram32m_i                                                                      |MB_RAM32M                                                          |     1|
|448   |                  \Using_LUT6.All_RAM32M[10].ram32m_i                                                                     |MB_RAM32M_1798                                                     |     1|
|449   |                  \Using_LUT6.All_RAM32M[11].ram32m_i                                                                     |MB_RAM32M_1799                                                     |     1|
|450   |                  \Using_LUT6.All_RAM32M[12].ram32m_i                                                                     |MB_RAM32M_1800                                                     |     1|
|451   |                  \Using_LUT6.All_RAM32M[13].ram32m_i                                                                     |MB_RAM32M_1801                                                     |     1|
|452   |                  \Using_LUT6.All_RAM32M[14].ram32m_i                                                                     |MB_RAM32M_1802                                                     |     1|
|453   |                  \Using_LUT6.All_RAM32M[15].ram32m_i                                                                     |MB_RAM32M_1803                                                     |     1|
|454   |                  \Using_LUT6.All_RAM32M[1].ram32m_i                                                                      |MB_RAM32M_1804                                                     |     1|
|455   |                  \Using_LUT6.All_RAM32M[2].ram32m_i                                                                      |MB_RAM32M_1805                                                     |     1|
|456   |                  \Using_LUT6.All_RAM32M[3].ram32m_i                                                                      |MB_RAM32M_1806                                                     |     1|
|457   |                  \Using_LUT6.All_RAM32M[4].ram32m_i                                                                      |MB_RAM32M_1807                                                     |     1|
|458   |                  \Using_LUT6.All_RAM32M[5].ram32m_i                                                                      |MB_RAM32M_1808                                                     |     1|
|459   |                  \Using_LUT6.All_RAM32M[6].ram32m_i                                                                      |MB_RAM32M_1809                                                     |     1|
|460   |                  \Using_LUT6.All_RAM32M[7].ram32m_i                                                                      |MB_RAM32M_1810                                                     |     1|
|461   |                  \Using_LUT6.All_RAM32M[8].ram32m_i                                                                      |MB_RAM32M_1811                                                     |     1|
|462   |                  \Using_LUT6.All_RAM32M[9].ram32m_i                                                                      |MB_RAM32M_1812                                                     |     1|
|463   |                Shift_Logic_Module_I1                                                                                     |Shift_Logic_Module_gti                                             |     0|
|464   |                \Using_Div_Unit.Div_Unit_I1                                                                               |Div_Unit_ff                                                        |   357|
|465   |                  \Using_FPGA.D_Handle[0].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1703                             |     1|
|466   |                  \Using_FPGA.D_Handle[10].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1704                             |     2|
|467   |                  \Using_FPGA.D_Handle[11].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1705                             |     2|
|468   |                  \Using_FPGA.D_Handle[12].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1706                             |     2|
|469   |                  \Using_FPGA.D_Handle[13].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1707                             |     2|
|470   |                  \Using_FPGA.D_Handle[14].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1708                             |     2|
|471   |                  \Using_FPGA.D_Handle[15].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1709                             |     2|
|472   |                  \Using_FPGA.D_Handle[16].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1710                             |     2|
|473   |                  \Using_FPGA.D_Handle[17].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1711                             |     2|
|474   |                  \Using_FPGA.D_Handle[18].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1712                             |     2|
|475   |                  \Using_FPGA.D_Handle[19].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1713                             |     2|
|476   |                  \Using_FPGA.D_Handle[1].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1714                             |     2|
|477   |                  \Using_FPGA.D_Handle[20].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1715                             |     2|
|478   |                  \Using_FPGA.D_Handle[21].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1716                             |     2|
|479   |                  \Using_FPGA.D_Handle[22].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1717                             |     2|
|480   |                  \Using_FPGA.D_Handle[23].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1718                             |     2|
|481   |                  \Using_FPGA.D_Handle[24].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1719                             |     2|
|482   |                  \Using_FPGA.D_Handle[25].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1720                             |     2|
|483   |                  \Using_FPGA.D_Handle[26].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1721                             |     2|
|484   |                  \Using_FPGA.D_Handle[27].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1722                             |     2|
|485   |                  \Using_FPGA.D_Handle[28].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1723                             |     2|
|486   |                  \Using_FPGA.D_Handle[29].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1724                             |     2|
|487   |                  \Using_FPGA.D_Handle[2].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1725                             |     2|
|488   |                  \Using_FPGA.D_Handle[30].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1726                             |     2|
|489   |                  \Using_FPGA.D_Handle[31].MUXCY_XOR_I                                                                    |microblaze_v10_0_2_MB_MUXCY_XORCY_1727                             |     2|
|490   |                  \Using_FPGA.D_Handle[3].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1728                             |     2|
|491   |                  \Using_FPGA.D_Handle[4].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1729                             |     2|
|492   |                  \Using_FPGA.D_Handle[5].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1730                             |     2|
|493   |                  \Using_FPGA.D_Handle[6].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1731                             |     2|
|494   |                  \Using_FPGA.D_Handle[7].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1732                             |     2|
|495   |                  \Using_FPGA.D_Handle[8].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1733                             |     2|
|496   |                  \Using_FPGA.D_Handle[9].MUXCY_XOR_I                                                                     |microblaze_v10_0_2_MB_MUXCY_XORCY_1734                             |     2|
|497   |                  \Using_FPGA.New_Q_Handle[0].New_Q_LUT4                                                                  |MB_LUT4__parameterized1                                            |     1|
|498   |                  \Using_FPGA.New_Q_Handle[0].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1735                             |     3|
|499   |                  \Using_FPGA.New_Q_Handle[10].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1736                                       |     1|
|500   |                  \Using_FPGA.New_Q_Handle[10].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1737                             |     2|
|501   |                  \Using_FPGA.New_Q_Handle[11].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1738                                       |     1|
|502   |                  \Using_FPGA.New_Q_Handle[11].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1739                             |     2|
|503   |                  \Using_FPGA.New_Q_Handle[12].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1740                                       |     1|
|504   |                  \Using_FPGA.New_Q_Handle[12].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1741                             |     2|
|505   |                  \Using_FPGA.New_Q_Handle[13].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1742                                       |     1|
|506   |                  \Using_FPGA.New_Q_Handle[13].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1743                             |     2|
|507   |                  \Using_FPGA.New_Q_Handle[14].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1744                                       |     1|
|508   |                  \Using_FPGA.New_Q_Handle[14].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1745                             |     2|
|509   |                  \Using_FPGA.New_Q_Handle[15].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1746                                       |     1|
|510   |                  \Using_FPGA.New_Q_Handle[15].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1747                             |     2|
|511   |                  \Using_FPGA.New_Q_Handle[16].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1748                                       |     1|
|512   |                  \Using_FPGA.New_Q_Handle[16].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1749                             |     2|
|513   |                  \Using_FPGA.New_Q_Handle[17].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1750                                       |     1|
|514   |                  \Using_FPGA.New_Q_Handle[17].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1751                             |     2|
|515   |                  \Using_FPGA.New_Q_Handle[18].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1752                                       |     1|
|516   |                  \Using_FPGA.New_Q_Handle[18].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1753                             |     2|
|517   |                  \Using_FPGA.New_Q_Handle[19].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1754                                       |     1|
|518   |                  \Using_FPGA.New_Q_Handle[19].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1755                             |     2|
|519   |                  \Using_FPGA.New_Q_Handle[1].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_1756                                       |     1|
|520   |                  \Using_FPGA.New_Q_Handle[1].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1757                             |     2|
|521   |                  \Using_FPGA.New_Q_Handle[20].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1758                                       |     1|
|522   |                  \Using_FPGA.New_Q_Handle[20].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1759                             |     2|
|523   |                  \Using_FPGA.New_Q_Handle[21].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1760                                       |     1|
|524   |                  \Using_FPGA.New_Q_Handle[21].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1761                             |     2|
|525   |                  \Using_FPGA.New_Q_Handle[22].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1762                                       |     1|
|526   |                  \Using_FPGA.New_Q_Handle[22].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1763                             |     2|
|527   |                  \Using_FPGA.New_Q_Handle[23].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1764                                       |     1|
|528   |                  \Using_FPGA.New_Q_Handle[23].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1765                             |     2|
|529   |                  \Using_FPGA.New_Q_Handle[24].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1766                                       |     1|
|530   |                  \Using_FPGA.New_Q_Handle[24].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1767                             |     2|
|531   |                  \Using_FPGA.New_Q_Handle[25].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1768                                       |     1|
|532   |                  \Using_FPGA.New_Q_Handle[25].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1769                             |     2|
|533   |                  \Using_FPGA.New_Q_Handle[26].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1770                                       |     1|
|534   |                  \Using_FPGA.New_Q_Handle[26].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1771                             |     2|
|535   |                  \Using_FPGA.New_Q_Handle[27].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1772                                       |     1|
|536   |                  \Using_FPGA.New_Q_Handle[27].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1773                             |     2|
|537   |                  \Using_FPGA.New_Q_Handle[28].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1774                                       |     1|
|538   |                  \Using_FPGA.New_Q_Handle[28].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1775                             |     2|
|539   |                  \Using_FPGA.New_Q_Handle[29].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1776                                       |     1|
|540   |                  \Using_FPGA.New_Q_Handle[29].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1777                             |     2|
|541   |                  \Using_FPGA.New_Q_Handle[2].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_1778                                       |     1|
|542   |                  \Using_FPGA.New_Q_Handle[2].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1779                             |     2|
|543   |                  \Using_FPGA.New_Q_Handle[30].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1780                                       |     1|
|544   |                  \Using_FPGA.New_Q_Handle[30].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1781                             |     2|
|545   |                  \Using_FPGA.New_Q_Handle[31].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_1782                                       |     1|
|546   |                  \Using_FPGA.New_Q_Handle[31].New_Q_MUXCY_XORCY                                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_1783                             |     3|
|547   |                  \Using_FPGA.New_Q_Handle[3].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_1784                                       |     1|
|548   |                  \Using_FPGA.New_Q_Handle[3].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1785                             |     2|
|549   |                  \Using_FPGA.New_Q_Handle[4].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_1786                                       |     1|
|550   |                  \Using_FPGA.New_Q_Handle[4].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1787                             |     2|
|551   |                  \Using_FPGA.New_Q_Handle[5].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_1788                                       |     1|
|552   |                  \Using_FPGA.New_Q_Handle[5].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1789                             |     2|
|553   |                  \Using_FPGA.New_Q_Handle[6].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_1790                                       |     1|
|554   |                  \Using_FPGA.New_Q_Handle[6].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1791                             |     2|
|555   |                  \Using_FPGA.New_Q_Handle[7].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_1792                                       |     1|
|556   |                  \Using_FPGA.New_Q_Handle[7].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1793                             |     2|
|557   |                  \Using_FPGA.New_Q_Handle[8].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_1794                                       |     1|
|558   |                  \Using_FPGA.New_Q_Handle[8].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1795                             |     2|
|559   |                  \Using_FPGA.New_Q_Handle[9].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_1796                                       |     1|
|560   |                  \Using_FPGA.New_Q_Handle[9].New_Q_MUXCY_XORCY                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_1797                             |     2|
|561   |                WB_Mux_I1                                                                                                 |WB_Mux_ff                                                          |    64|
|562   |                Zero_Detect_I                                                                                             |Zero_Detect_gti                                                    |    13|
|563   |                  Part_Of_Zero_Carry_Start                                                                                |microblaze_v10_0_2_MB_MUXCY_1696                                   |     1|
|564   |                  \Zero_Detecting[0].I_Part_Of_Zero_Detect                                                                |microblaze_v10_0_2_MB_MUXCY_1697                                   |     1|
|565   |                  \Zero_Detecting[1].I_Part_Of_Zero_Detect                                                                |microblaze_v10_0_2_MB_MUXCY_1698                                   |     1|
|566   |                  \Zero_Detecting[2].I_Part_Of_Zero_Detect                                                                |microblaze_v10_0_2_MB_MUXCY_1699                                   |     1|
|567   |                  \Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                |microblaze_v10_0_2_MB_MUXCY_1700                                   |     1|
|568   |                  \Zero_Detecting[4].I_Part_Of_Zero_Detect                                                                |microblaze_v10_0_2_MB_MUXCY_1701                                   |     1|
|569   |                  \Zero_Detecting[5].I_Part_Of_Zero_Detect                                                                |microblaze_v10_0_2_MB_MUXCY_1702                                   |     2|
|570   |                exception_registers_I1                                                                                    |exception_registers_ff                                             |    80|
|571   |              DAXI_interface_I1                                                                                           |DAXI_interface_ff                                                  |   118|
|572   |              DCache_I1                                                                                                   |Cache_ff                                                           |  3116|
|573   |                \Using_Cache.C0_Power_PipeRun                                                                             |carry_latch_and_bb__parameterized1_1390                            |     1|
|574   |                  carry_and_i1                                                                                            |MB_AND2B1L_1695                                                    |     1|
|575   |                \Using_Cache.Cache_Interface_Inst                                                                         |Cache_Interface_ff                                                 |   467|
|576   |                \Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                                |RAM_Module__parameterized3_1391                                    |    10|
|577   |                  \Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_1687                                     |     1|
|578   |                  \Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_1688                                     |     2|
|579   |                  \Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_1689                                     |     1|
|580   |                  \Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_1690                                     |     1|
|581   |                  \Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_1691                                     |     1|
|582   |                  \Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_1692                                     |     1|
|583   |                  \Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_1693                                     |     2|
|584   |                  \Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_1694                                     |     1|
|585   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                       |microblaze_v10_0_2_MB_LUT6__parameterized11_1392                   |     3|
|586   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1393                   |     1|
|587   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1394                   |     1|
|588   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1395                   |     1|
|589   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1396                   |     1|
|590   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1397                   |     1|
|591   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1398                   |     1|
|592   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1399                   |     1|
|593   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1400                   |     1|
|594   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                       |microblaze_v10_0_2_MB_LUT6__parameterized11_1401                   |     3|
|595   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1402                   |     2|
|596   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1403                   |     1|
|597   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1404                   |     1|
|598   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1405                   |     1|
|599   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1406                   |     1|
|600   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1407                   |     1|
|601   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1408                   |     1|
|602   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1409                   |     1|
|603   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                       |microblaze_v10_0_2_MB_LUT6__parameterized11_1410                   |     3|
|604   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1411                   |     2|
|605   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1412                   |     1|
|606   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1413                   |     1|
|607   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1414                   |     1|
|608   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1415                   |     1|
|609   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1416                   |     1|
|610   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1417                   |     1|
|611   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1418                   |     1|
|612   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                       |microblaze_v10_0_2_MB_LUT6__parameterized11_1419                   |    10|
|613   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1420                   |     1|
|614   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1421                   |     1|
|615   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1422                   |     1|
|616   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1423                   |     1|
|617   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1424                   |     1|
|618   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1425                   |     1|
|619   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1426                   |     1|
|620   |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_1427                   |     1|
|621   |                \Using_Cache.RI_Queue                                                                                     |OneHot_Buffer__parameterized7_1428                                 |   489|
|622   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                 |MB_FDR_1673                                                        |     1|
|623   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                             |microblaze_v10_0_2_MB_LUT6_1674                                    |     1|
|624   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                 |MB_FDR_1675                                                        |   161|
|625   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                             |microblaze_v10_0_2_MB_LUT6_1676                                    |     1|
|626   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                 |MB_FDR_1677                                                        |   123|
|627   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                             |microblaze_v10_0_2_MB_LUT6_1678                                    |     1|
|628   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                 |MB_FDR_1679                                                        |   187|
|629   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                             |microblaze_v10_0_2_MB_LUT6_1680                                    |     1|
|630   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6    |microblaze_v10_0_2_MB_LUT6__parameterized0_1681                    |     4|
|631   |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                |microblaze_v10_0_2_MB_MUXF7_1682                                   |     1|
|632   |                  \Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                       |MB_FDS_1683                                                        |     1|
|633   |                  \Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                              |microblaze_v10_0_2_MB_LUT6__parameterized1_1684                    |     1|
|634   |                  \Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                           |microblaze_v10_0_2_MB_LUT6__parameterized2_1685                    |     1|
|635   |                  \Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                       |MB_FDR_1686                                                        |     5|
|636   |                \Using_Cache.TAG_RAM_Module                                                                               |RAM_Module__parameterized1                                         |    28|
|637   |                  \Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                   |MB_RAMB36_1672                                                     |    28|
|638   |                \Using_Cache.Using_OF_FPGA.Rdy_And1                                                                       |carry_and_bb_1429                                                  |     1|
|639   |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1670                                  |     1|
|640   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1671                                   |     1|
|641   |                \Using_Cache.Using_OF_FPGA.Rdy_And2                                                                       |carry_and_bb_1430                                                  |     1|
|642   |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1668                                  |     1|
|643   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1669                                   |     1|
|644   |                \Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                        |carry_or_bb_1431                                                   |     2|
|645   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1666                                   |     2|
|646   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1667                                   |     2|
|647   |                \Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                        |carry_or_bb_1432                                                   |     2|
|648   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1664                                   |     2|
|649   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1665                                   |     2|
|650   |                \Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                        |carry_or_bb_1433                                                   |     1|
|651   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1662                                   |     1|
|652   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1663                                   |     1|
|653   |                \Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                        |carry_or_bb_1434                                                   |     1|
|654   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1660                                   |     1|
|655   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1661                                   |     1|
|656   |                \Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                        |carry_or_bb_1435                                                   |     1|
|657   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1658                                   |     1|
|658   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1659                                   |     1|
|659   |                \Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                        |carry_or_bb_1436                                                   |     3|
|660   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1656                                   |     3|
|661   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1657                                   |     3|
|662   |                \Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                        |carry_or_bb_1437                                                   |     1|
|663   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1654                                   |     1|
|664   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1655                                   |     1|
|665   |                \Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                        |carry_or_bb_1438                                                   |     2|
|666   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1652                                   |     2|
|667   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1653                                   |     2|
|668   |                \Using_Cache.Using_Victim_Cache.Victim_Cache_I1                                                           |victim_cache_ff_1439                                               |   964|
|669   |                  LRU_Module_I1                                                                                           |LRU_Module_1651                                                    |   158|
|670   |                \Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                                |carry_hit_1440                                                     |    73|
|671   |                  \Use_Tag.Tag_Carry                                                                                      |carry_compare_bool__parameterized3_1590                            |    18|
|672   |                    carry_compare_i1                                                                                      |carry_compare__parameterized3_1626                                 |    18|
|673   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1627                                  |     7|
|674   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1650                                   |     7|
|675   |                      \The_Compare[10].carry_and_I1                                                                       |microblaze_v10_0_2_carry_and_1628                                  |     1|
|676   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1649                                   |     1|
|677   |                      \The_Compare[11].carry_and_I1                                                                       |microblaze_v10_0_2_carry_and_1629                                  |     1|
|678   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1648                                   |     1|
|679   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1630                                  |     1|
|680   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1647                                   |     1|
|681   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1631                                  |     1|
|682   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1646                                   |     1|
|683   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1632                                  |     1|
|684   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1645                                   |     1|
|685   |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1633                                  |     1|
|686   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1644                                   |     1|
|687   |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1634                                  |     1|
|688   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1643                                   |     1|
|689   |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1635                                  |     1|
|690   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1642                                   |     1|
|691   |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1636                                  |     1|
|692   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1641                                   |     1|
|693   |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1637                                  |     1|
|694   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1640                                   |     1|
|695   |                      \The_Compare[9].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1638                                  |     1|
|696   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1639                                   |     1|
|697   |                  \Use_Tag_Qual.Tag_Carry                                                                                 |carry_and_bb_1591                                                  |     1|
|698   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1624                                  |     1|
|699   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1625                                   |     1|
|700   |                  \Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1592                                  |     3|
|701   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1623                                   |     3|
|702   |                  \Use_Word_BigDValid.LineBigValid_Carry[10].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_1593                                  |     4|
|703   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1622                                   |     4|
|704   |                  \Use_Word_BigDValid.LineBigValid_Carry[11].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_1594                                  |     3|
|705   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1621                                   |     3|
|706   |                  \Use_Word_BigDValid.LineBigValid_Carry[12].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_1595                                  |     3|
|707   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1620                                   |     3|
|708   |                  \Use_Word_BigDValid.LineBigValid_Carry[13].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_1596                                  |     3|
|709   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1619                                   |     3|
|710   |                  \Use_Word_BigDValid.LineBigValid_Carry[14].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_1597                                  |     3|
|711   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1618                                   |     3|
|712   |                  \Use_Word_BigDValid.LineBigValid_Carry[15].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_1598                                  |     4|
|713   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1617                                   |     4|
|714   |                  \Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1599                                  |     3|
|715   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1616                                   |     3|
|716   |                  \Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1600                                  |     3|
|717   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1615                                   |     3|
|718   |                  \Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1601                                  |     7|
|719   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1614                                   |     7|
|720   |                  \Use_Word_BigDValid.LineBigValid_Carry[4].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1602                                  |     3|
|721   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1613                                   |     3|
|722   |                  \Use_Word_BigDValid.LineBigValid_Carry[5].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1603                                  |     3|
|723   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1612                                   |     3|
|724   |                  \Use_Word_BigDValid.LineBigValid_Carry[6].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1604                                  |     3|
|725   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1611                                   |     3|
|726   |                  \Use_Word_BigDValid.LineBigValid_Carry[7].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1605                                  |     3|
|727   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1610                                   |     3|
|728   |                  \Use_Word_BigDValid.LineBigValid_Carry[8].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1606                                  |     3|
|729   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1609                                   |     3|
|730   |                  \Use_Word_BigDValid.LineBigValid_Carry[9].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_1607                                  |     3|
|731   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1608                                   |     3|
|732   |                \Using_Cache.c2_c1_Inst                                                                                   |carry_hit__parameterized1_1441                                     |    10|
|733   |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized5_1579                            |     6|
|734   |                    carry_compare_i1                                                                                      |carry_compare__parameterized5_1583                                 |     6|
|735   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1584                                  |     1|
|736   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1589                                   |     1|
|737   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1585                                  |     1|
|738   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1588                                   |     1|
|739   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1586                                  |     1|
|740   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1587                                   |     1|
|741   |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_1580                                                  |     4|
|742   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1581                                  |     4|
|743   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1582                                   |     4|
|744   |                \Using_Cache.d1_c1_Inst                                                                                   |carry_hit__parameterized5_1442                                     |     6|
|745   |                  \No_Carry_Start.Insert_Carry_Start.Start_Carry                                                          |carry_and_bb_1565                                                  |     1|
|746   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1577                                  |     1|
|747   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1578                                   |     1|
|748   |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized5_1566                            |     3|
|749   |                    carry_compare_i1                                                                                      |carry_compare__parameterized5_1570                                 |     3|
|750   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1571                                  |     1|
|751   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1576                                   |     1|
|752   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1572                                  |     1|
|753   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1575                                   |     1|
|754   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1573                                  |     1|
|755   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1574                                   |     1|
|756   |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_1567                                                  |     2|
|757   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1568                                  |     2|
|758   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1569                                   |     2|
|759   |                \Using_Cache.ud_c0_Inst                                                                                   |carry_hit__parameterized9_1443                                     |    29|
|760   |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized9_1529                            |    18|
|761   |                    carry_compare_i1                                                                                      |carry_compare__parameterized9_1546                                 |    18|
|762   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1547                                  |     2|
|763   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1564                                   |     2|
|764   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1548                                  |     2|
|765   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1563                                   |     2|
|766   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1549                                  |     2|
|767   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1562                                   |     2|
|768   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1550                                  |     2|
|769   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1561                                   |     2|
|770   |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1551                                  |     2|
|771   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1560                                   |     2|
|772   |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1552                                  |     2|
|773   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1559                                   |     2|
|774   |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1553                                  |     2|
|775   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1558                                   |     2|
|776   |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1554                                  |     2|
|777   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1557                                   |     2|
|778   |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1555                                  |     2|
|779   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1556                                   |     2|
|780   |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_1530                                                  |     1|
|781   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1544                                  |     1|
|782   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1545                                   |     1|
|783   |                  \Use_Word_Idx.Line_Carry                                                                                |carry_compare_bool__parameterized11_1531                           |     8|
|784   |                    carry_compare_i1                                                                                      |carry_compare__parameterized11_1535                                |     8|
|785   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1536                                  |     2|
|786   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1543                                   |     2|
|787   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1537                                  |     2|
|788   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1542                                   |     2|
|789   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1538                                  |     2|
|790   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1541                                   |     2|
|791   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1539                                  |     2|
|792   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1540                                   |     2|
|793   |                  \Use_Word_Qual.Tag_Carry                                                                                |carry_and_bb_1532                                                  |     2|
|794   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1533                                  |     2|
|795   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1534                                   |     2|
|796   |                \Using_Cache.ud_c1_Inst                                                                                   |carry_hit__parameterized9_1444                                     |    64|
|797   |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized9_1493                            |    18|
|798   |                    carry_compare_i1                                                                                      |carry_compare__parameterized9_1510                                 |    18|
|799   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1511                                  |     2|
|800   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1528                                   |     2|
|801   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1512                                  |     2|
|802   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1527                                   |     2|
|803   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1513                                  |     2|
|804   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1526                                   |     2|
|805   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1514                                  |     2|
|806   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1525                                   |     2|
|807   |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1515                                  |     2|
|808   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1524                                   |     2|
|809   |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1516                                  |     2|
|810   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1523                                   |     2|
|811   |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1517                                  |     2|
|812   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1522                                   |     2|
|813   |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1518                                  |     2|
|814   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1521                                   |     2|
|815   |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1519                                  |     2|
|816   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1520                                   |     2|
|817   |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_1494                                                  |     3|
|818   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1508                                  |     3|
|819   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1509                                   |     3|
|820   |                  \Use_Word_Idx.Line_Carry                                                                                |carry_compare_bool__parameterized11_1495                           |     8|
|821   |                    carry_compare_i1                                                                                      |carry_compare__parameterized11_1499                                |     8|
|822   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1500                                  |     2|
|823   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1507                                   |     2|
|824   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1501                                  |     2|
|825   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1506                                   |     2|
|826   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1502                                  |     2|
|827   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1505                                   |     2|
|828   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1503                                  |     2|
|829   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1504                                   |     2|
|830   |                  \Use_Word_Qual.Tag_Carry                                                                                |carry_and_bb_1496                                                  |    35|
|831   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1497                                  |    35|
|832   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1498                                   |    35|
|833   |                \Using_Cache.ud_tag_c0_Inst                                                                               |carry_hit__parameterized7_1445                                     |    19|
|834   |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized9_1470                            |    18|
|835   |                    carry_compare_i1                                                                                      |carry_compare__parameterized9_1474                                 |    18|
|836   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1475                                  |     2|
|837   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1492                                   |     2|
|838   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1476                                  |     2|
|839   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1491                                   |     2|
|840   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1477                                  |     2|
|841   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1490                                   |     2|
|842   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1478                                  |     2|
|843   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1489                                   |     2|
|844   |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1479                                  |     2|
|845   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1488                                   |     2|
|846   |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1480                                  |     2|
|847   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1487                                   |     2|
|848   |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1481                                  |     2|
|849   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1486                                   |     2|
|850   |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1482                                  |     2|
|851   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1485                                   |     2|
|852   |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1483                                  |     2|
|853   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1484                                   |     2|
|854   |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_1471                                                  |     1|
|855   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1472                                  |     1|
|856   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1473                                   |     1|
|857   |                \Using_Cache.ud_tag_c1_Inst                                                                               |carry_hit__parameterized7_1446                                     |    12|
|858   |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized9_1447                            |     9|
|859   |                    carry_compare_i1                                                                                      |carry_compare__parameterized9_1451                                 |     9|
|860   |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1452                                  |     1|
|861   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1469                                   |     1|
|862   |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1453                                  |     1|
|863   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1468                                   |     1|
|864   |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1454                                  |     1|
|865   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1467                                   |     1|
|866   |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1455                                  |     1|
|867   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1466                                   |     1|
|868   |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1456                                  |     1|
|869   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1465                                   |     1|
|870   |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1457                                  |     1|
|871   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1464                                   |     1|
|872   |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1458                                  |     1|
|873   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1463                                   |     1|
|874   |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1459                                  |     1|
|875   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1462                                   |     1|
|876   |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_1460                                  |     1|
|877   |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_1461                                   |     1|
|878   |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_1448                                                  |     3|
|879   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1449                                  |     3|
|880   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1450                                   |     3|
|881   |              DECODE_I1                                                                                                   |Decode_ff                                                          |  2996|
|882   |                EX_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd                                                     |     6|
|883   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1389                                                        |     6|
|884   |                EX_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_792                                                 |     2|
|885   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1388                                                        |     2|
|886   |                EX_GPR_Write_DFF                                                                                          |two_piperun_fd_793                                                 |     6|
|887   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1387                                                        |     6|
|888   |                EX_Jump_handling                                                                                          |two_piperun_fd_794                                                 |     7|
|889   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1386                                                        |     7|
|890   |                Jump_Logic_I1                                                                                             |Jump_Logic_ff                                                      |    34|
|891   |                  EX_Jump_Delay_DFF                                                                                       |MB_FDR_1376                                                        |     4|
|892   |                  MUXCY_JUMP_CARRY                                                                                        |microblaze_v10_0_2_MB_MUXCY_1377                                   |     1|
|893   |                  MUXCY_JUMP_CARRY2                                                                                       |microblaze_v10_0_2_MB_MUXCY_1378                                   |     3|
|894   |                  MUXCY_JUMP_CARRY3                                                                                       |microblaze_v10_0_2_MB_MUXCY_1379                                   |     2|
|895   |                  MUXCY_JUMP_CARRY4                                                                                       |microblaze_v10_0_2_MB_MUXCY_1380                                   |     1|
|896   |                  MUXCY_JUMP_CARRY5                                                                                       |microblaze_v10_0_2_MB_MUXCY_1381                                   |     1|
|897   |                  MUXCY_JUMP_CARRY8                                                                                       |microblaze_v10_0_2_MB_MUXCY_1382                                   |     1|
|898   |                  MUXCY_JUMP_CARRY9                                                                                       |microblaze_v10_0_2_MB_MUXCY_1383                                   |     8|
|899   |                  \Use_BTC.MUXCY_JUMP_CARRY6                                                                              |microblaze_v10_0_2_MB_MUXCY_1384                                   |     1|
|900   |                  \Use_BTC.MUXCY_JUMP_CARRY7                                                                              |microblaze_v10_0_2_MB_MUXCY_1385                                   |     1|
|901   |                Kill_Fetch_Carry                                                                                          |carry_or_bb_795                                                    |     8|
|902   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1374                                   |     8|
|903   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1375                                   |     8|
|904   |                Kill_Fetch_MMU_Carry                                                                                      |carry_or_bb_796                                                    |     5|
|905   |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1372                                   |     5|
|906   |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1373                                   |     5|
|907   |                M0_DIV_DFF                                                                                                |two_piperun_fd_797                                                 |     2|
|908   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1371                                                        |     2|
|909   |                M0_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd_798                                                 |     4|
|910   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1370                                                        |     4|
|911   |                M0_Exception_From_DFF                                                                                     |two_piperun_fd_799                                                 |     5|
|912   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1369                                                        |     5|
|913   |                M0_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_800                                                 |     2|
|914   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1368                                                        |     2|
|915   |                M0_GPR_Write_DFF                                                                                          |two_piperun_fd_801                                                 |     6|
|916   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1367                                                        |     6|
|917   |                M0_Load_Store_Access_DFF                                                                                  |two_piperun_fd_802                                                 |     3|
|918   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1366                                                        |     3|
|919   |                M1_Cache_Decode_DFF                                                                                       |two_piperun_fd_803                                                 |     7|
|920   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1365                                                        |     7|
|921   |                M1_DIV_DFF                                                                                                |two_piperun_fd_804                                                 |     1|
|922   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1364                                                        |     1|
|923   |                M1_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd_805                                                 |     4|
|924   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1363                                                        |     4|
|925   |                M1_Exception_From_DFF                                                                                     |two_piperun_fd_806                                                 |     8|
|926   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1362                                                        |     8|
|927   |                M1_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_807                                                 |     1|
|928   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1361                                                        |     1|
|929   |                M1_GPR_Write_DFF                                                                                          |two_piperun_fd_808                                                 |     5|
|930   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1360                                                        |     5|
|931   |                M2_Cache_Decode                                                                                           |two_piperun_fd_809                                                 |     4|
|932   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1359                                                        |     4|
|933   |                M2_DIV_DFF                                                                                                |two_piperun_fd_810                                                 |     9|
|934   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1358                                                        |     9|
|935   |                M2_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd_811                                                 |     4|
|936   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1357                                                        |     4|
|937   |                M2_Exception_From_DFF                                                                                     |two_piperun_fd_812                                                 |    11|
|938   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1356                                                        |    11|
|939   |                M2_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_813                                                 |     3|
|940   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1355                                                        |     3|
|941   |                M2_GPR_Write_DFF                                                                                          |two_piperun_fd_814                                                 |     7|
|942   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1354                                                        |     7|
|943   |                M3_Cache_Decode                                                                                           |two_piperun_fd_815                                                 |     1|
|944   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1353                                                        |     1|
|945   |                M3_Exception_From_DFF                                                                                     |two_piperun_fd_816                                                 |    46|
|946   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1352                                                        |    46|
|947   |                M3_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_817                                                 |     1|
|948   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1351                                                        |     1|
|949   |                M3_GPR_Write_DFF                                                                                          |two_piperun_fd_818                                                 |     6|
|950   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1350                                                        |     6|
|951   |                OF_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd_819                                                 |     4|
|952   |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_1349                                                        |     4|
|953   |                Op1_Conflict_Stall                                                                                        |decode_conflict_ff                                                 |    32|
|954   |                  \EX_Simple_Carry.OF_EX_Use                                                                              |carry_and_bb_1276                                                  |     1|
|955   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1347                                  |     1|
|956   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1348                                   |     1|
|957   |                  \M0_Simple_Carry.OF_M0_Use                                                                              |carry_and_bb_1277                                                  |     1|
|958   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1345                                  |     1|
|959   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1346                                   |     1|
|960   |                  \M1_Simple_Carry.OF_M1_Use                                                                              |carry_and_bb_1278                                                  |     1|
|961   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1343                                  |     1|
|962   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1344                                   |     1|
|963   |                  \M2_Simple_Carry.OF_M2_Use                                                                              |carry_and_bb_1279                                                  |     1|
|964   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1341                                  |     1|
|965   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1342                                   |     1|
|966   |                  \M3_Simple_Carry.OF_M3_Use                                                                              |carry_and_bb_1280                                                  |     1|
|967   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1339                                  |     1|
|968   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1340                                   |     1|
|969   |                  OF_EX_Cmp                                                                                               |comparator_bool_1281                                               |     2|
|970   |                    comparator_i1                                                                                         |comparator__parameterized1_1336                                    |     2|
|971   |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1337                                   |     1|
|972   |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1338                                   |     1|
|973   |                  OF_EX_Conflict                                                                                          |carry_and_bb_1282                                                  |     1|
|974   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1334                                  |     1|
|975   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1335                                   |     1|
|976   |                  OF_EX_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1283                                          |     1|
|977   |                    carry_and_i1                                                                                          |MB_AND2B1L_1333                                                    |     1|
|978   |                  OF_EX_Mask_Stall                                                                                        |carry_and_bb_1284                                                  |     1|
|979   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1331                                  |     1|
|980   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1332                                   |     1|
|981   |                  OF_M0_Cmp                                                                                               |comparator_bool_1285                                               |     2|
|982   |                    comparator_i1                                                                                         |comparator__parameterized1_1328                                    |     2|
|983   |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1329                                   |     1|
|984   |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1330                                   |     1|
|985   |                  OF_M0_Conflict                                                                                          |carry_and_bb_1286                                                  |     1|
|986   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1326                                  |     1|
|987   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1327                                   |     1|
|988   |                  OF_M0_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1287                                          |     1|
|989   |                    carry_and_i1                                                                                          |MB_AND2B1L_1325                                                    |     1|
|990   |                  OF_M0_Mask_Stall                                                                                        |carry_and_bb_1288                                                  |     2|
|991   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1323                                  |     2|
|992   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1324                                   |     2|
|993   |                  OF_M1_Cmp                                                                                               |comparator_bool_1289                                               |     2|
|994   |                    comparator_i1                                                                                         |comparator__parameterized1_1320                                    |     2|
|995   |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1321                                   |     1|
|996   |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1322                                   |     1|
|997   |                  OF_M1_Conflict                                                                                          |carry_and_bb_1290                                                  |     1|
|998   |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1318                                  |     1|
|999   |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1319                                   |     1|
|1000  |                  OF_M1_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1291                                          |     1|
|1001  |                    carry_and_i1                                                                                          |MB_AND2B1L_1317                                                    |     1|
|1002  |                  OF_M1_Mask_Stall                                                                                        |carry_and_bb_1292                                                  |     1|
|1003  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1315                                  |     1|
|1004  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1316                                   |     1|
|1005  |                  OF_M2_Cmp                                                                                               |comparator_bool_1293                                               |     2|
|1006  |                    comparator_i1                                                                                         |comparator__parameterized1_1312                                    |     2|
|1007  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1313                                   |     1|
|1008  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1314                                   |     1|
|1009  |                  OF_M2_Conflict                                                                                          |carry_and_bb_1294                                                  |     1|
|1010  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1310                                  |     1|
|1011  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1311                                   |     1|
|1012  |                  OF_M2_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1295                                          |     2|
|1013  |                    carry_and_i1                                                                                          |MB_AND2B1L_1309                                                    |     2|
|1014  |                  OF_M2_Mask_Stall                                                                                        |carry_and_bb_1296                                                  |     1|
|1015  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1307                                  |     1|
|1016  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1308                                   |     1|
|1017  |                  OF_M3_Cmp                                                                                               |comparator_bool_1297                                               |     2|
|1018  |                    comparator_i1                                                                                         |comparator__parameterized1_1304                                    |     2|
|1019  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1305                                   |     1|
|1020  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1306                                   |     1|
|1021  |                  OF_M3_Conflict                                                                                          |carry_and_bb_1298                                                  |     1|
|1022  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1302                                  |     1|
|1023  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1303                                   |     1|
|1024  |                  OF_M3_Mask_Stall                                                                                        |carry_and_bb_1299                                                  |     2|
|1025  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1300                                  |     2|
|1026  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1301                                   |     2|
|1027  |                Op2_Conflict_Stall                                                                                        |decode_conflict_ff__parameterized1                                 |    42|
|1028  |                  \EX_Advanced_Carry.OF_EX_Use1                                                                           |carry_and_bb_1173                                                  |     1|
|1029  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1274                                  |     1|
|1030  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1275                                   |     1|
|1031  |                  \EX_Advanced_Carry.OF_EX_Use2                                                                           |carry_or_n_bb_1174                                                 |     1|
|1032  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1272                                   |     1|
|1033  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1273                                   |     1|
|1034  |                  \EX_Advanced_Carry.OF_EX_Use3                                                                           |carry_and_n_bb_1175                                                |     1|
|1035  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1270                                  |     1|
|1036  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1271                                   |     1|
|1037  |                  \M0_Advanced_Carry.OF_M0_Use1                                                                           |carry_and_bb_1176                                                  |     1|
|1038  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1268                                  |     1|
|1039  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1269                                   |     1|
|1040  |                  \M0_Advanced_Carry.OF_M0_Use2                                                                           |carry_or_n_bb_1177                                                 |     1|
|1041  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1266                                   |     1|
|1042  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1267                                   |     1|
|1043  |                  \M0_Advanced_Carry.OF_M0_Use3                                                                           |carry_and_n_bb_1178                                                |     1|
|1044  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1264                                  |     1|
|1045  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1265                                   |     1|
|1046  |                  \M1_Advanced_Carry.OF_M1_Use1                                                                           |carry_and_bb_1179                                                  |     1|
|1047  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1262                                  |     1|
|1048  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1263                                   |     1|
|1049  |                  \M1_Advanced_Carry.OF_M1_Use2                                                                           |carry_or_n_bb_1180                                                 |     1|
|1050  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1260                                   |     1|
|1051  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1261                                   |     1|
|1052  |                  \M1_Advanced_Carry.OF_M1_Use3                                                                           |carry_and_n_bb_1181                                                |     1|
|1053  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1258                                  |     1|
|1054  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1259                                   |     1|
|1055  |                  \M2_Advanced_Carry.OF_M2_Use1                                                                           |carry_and_bb_1182                                                  |     1|
|1056  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1256                                  |     1|
|1057  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1257                                   |     1|
|1058  |                  \M2_Advanced_Carry.OF_M2_Use2                                                                           |carry_or_n_bb_1183                                                 |     1|
|1059  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1254                                   |     1|
|1060  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1255                                   |     1|
|1061  |                  \M2_Advanced_Carry.OF_M2_Use3                                                                           |carry_and_n_bb_1184                                                |     1|
|1062  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1252                                  |     1|
|1063  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1253                                   |     1|
|1064  |                  \M3_Advanced_Carry.OF_M3_Use1                                                                           |carry_and_bb_1185                                                  |     1|
|1065  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1250                                  |     1|
|1066  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1251                                   |     1|
|1067  |                  \M3_Advanced_Carry.OF_M3_Use2                                                                           |carry_or_n_bb_1186                                                 |     1|
|1068  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1248                                   |     1|
|1069  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1249                                   |     1|
|1070  |                  \M3_Advanced_Carry.OF_M3_Use3                                                                           |carry_and_n_bb_1187                                                |     1|
|1071  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1246                                  |     1|
|1072  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1247                                   |     1|
|1073  |                  OF_EX_Cmp                                                                                               |comparator_bool_1188                                               |     2|
|1074  |                    comparator_i1                                                                                         |comparator__parameterized1_1243                                    |     2|
|1075  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1244                                   |     1|
|1076  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1245                                   |     1|
|1077  |                  OF_EX_Conflict                                                                                          |carry_and_bb_1189                                                  |     1|
|1078  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1241                                  |     1|
|1079  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1242                                   |     1|
|1080  |                  OF_EX_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1190                                          |     1|
|1081  |                    carry_and_i1                                                                                          |MB_AND2B1L_1240                                                    |     1|
|1082  |                  OF_EX_Mask_Stall                                                                                        |carry_and_bb_1191                                                  |     1|
|1083  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1238                                  |     1|
|1084  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1239                                   |     1|
|1085  |                  OF_M0_Cmp                                                                                               |comparator_bool_1192                                               |     2|
|1086  |                    comparator_i1                                                                                         |comparator__parameterized1_1235                                    |     2|
|1087  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1236                                   |     1|
|1088  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1237                                   |     1|
|1089  |                  OF_M0_Conflict                                                                                          |carry_and_bb_1193                                                  |     1|
|1090  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1233                                  |     1|
|1091  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1234                                   |     1|
|1092  |                  OF_M0_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1194                                          |     1|
|1093  |                    carry_and_i1                                                                                          |MB_AND2B1L_1232                                                    |     1|
|1094  |                  OF_M0_Mask_Stall                                                                                        |carry_and_bb_1195                                                  |     1|
|1095  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1230                                  |     1|
|1096  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1231                                   |     1|
|1097  |                  OF_M1_Cmp                                                                                               |comparator_bool_1196                                               |     2|
|1098  |                    comparator_i1                                                                                         |comparator__parameterized1_1227                                    |     2|
|1099  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1228                                   |     1|
|1100  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1229                                   |     1|
|1101  |                  OF_M1_Conflict                                                                                          |carry_and_bb_1197                                                  |     1|
|1102  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1225                                  |     1|
|1103  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1226                                   |     1|
|1104  |                  OF_M1_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1198                                          |     1|
|1105  |                    carry_and_i1                                                                                          |MB_AND2B1L_1224                                                    |     1|
|1106  |                  OF_M1_Mask_Stall                                                                                        |carry_and_bb_1199                                                  |     2|
|1107  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1222                                  |     2|
|1108  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1223                                   |     2|
|1109  |                  OF_M2_Cmp                                                                                               |comparator_bool_1200                                               |     2|
|1110  |                    comparator_i1                                                                                         |comparator__parameterized1_1219                                    |     2|
|1111  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1220                                   |     1|
|1112  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1221                                   |     1|
|1113  |                  OF_M2_Conflict                                                                                          |carry_and_bb_1201                                                  |     1|
|1114  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1217                                  |     1|
|1115  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1218                                   |     1|
|1116  |                  OF_M2_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1202                                          |     2|
|1117  |                    carry_and_i1                                                                                          |MB_AND2B1L_1216                                                    |     2|
|1118  |                  OF_M2_Mask_Stall                                                                                        |carry_and_bb_1203                                                  |     1|
|1119  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1214                                  |     1|
|1120  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1215                                   |     1|
|1121  |                  OF_M3_Cmp                                                                                               |comparator_bool_1204                                               |     2|
|1122  |                    comparator_i1                                                                                         |comparator__parameterized1_1211                                    |     2|
|1123  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1212                                   |     1|
|1124  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1213                                   |     1|
|1125  |                  OF_M3_Conflict                                                                                          |carry_and_bb_1205                                                  |     1|
|1126  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1209                                  |     1|
|1127  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1210                                   |     1|
|1128  |                  OF_M3_Mask_Stall                                                                                        |carry_and_bb_1206                                                  |     2|
|1129  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1207                                  |     2|
|1130  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1208                                   |     2|
|1131  |                Op3_Conflict_Stall                                                                                        |decode_conflict_ff__parameterized3                                 |    42|
|1132  |                  \EX_Big_Carry.OF_EX_Use1                                                                                |carry_and_bb_1073                                                  |     1|
|1133  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1171                                  |     1|
|1134  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1172                                   |     1|
|1135  |                  \EX_Big_Carry.OF_EX_Use2                                                                                |carry_and_bb_1074                                                  |     1|
|1136  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1169                                  |     1|
|1137  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1170                                   |     1|
|1138  |                  \EX_Big_Carry.OF_EX_Use3                                                                                |carry_or_bb_1075                                                   |     1|
|1139  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1167                                   |     1|
|1140  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1168                                   |     1|
|1141  |                  \M0_Big_Carry.OF_M0_Use1                                                                                |carry_and_bb_1076                                                  |     1|
|1142  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1165                                  |     1|
|1143  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1166                                   |     1|
|1144  |                  \M0_Big_Carry.OF_M0_Use2                                                                                |carry_and_bb_1077                                                  |     1|
|1145  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1163                                  |     1|
|1146  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1164                                   |     1|
|1147  |                  \M0_Big_Carry.OF_M0_Use3                                                                                |carry_or_bb_1078                                                   |     1|
|1148  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1161                                   |     1|
|1149  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1162                                   |     1|
|1150  |                  \M1_Big_Carry.OF_M1_Use1                                                                                |carry_and_bb_1079                                                  |     1|
|1151  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1159                                  |     1|
|1152  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1160                                   |     1|
|1153  |                  \M1_Big_Carry.OF_M1_Use2                                                                                |carry_and_bb_1080                                                  |     1|
|1154  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1157                                  |     1|
|1155  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1158                                   |     1|
|1156  |                  \M1_Big_Carry.OF_M1_Use3                                                                                |carry_or_bb_1081                                                   |     1|
|1157  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1155                                   |     1|
|1158  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1156                                   |     1|
|1159  |                  \M2_Big_Carry.OF_M2_Use1                                                                                |carry_and_bb_1082                                                  |     1|
|1160  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1153                                  |     1|
|1161  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1154                                   |     1|
|1162  |                  \M2_Big_Carry.OF_M2_Use2                                                                                |carry_and_bb_1083                                                  |     1|
|1163  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1151                                  |     1|
|1164  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1152                                   |     1|
|1165  |                  \M2_Big_Carry.OF_M2_Use3                                                                                |carry_or_bb_1084                                                   |     1|
|1166  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1149                                   |     1|
|1167  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1150                                   |     1|
|1168  |                  \M3_Big_Carry.OF_M3_Use1                                                                                |carry_and_bb_1085                                                  |     1|
|1169  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1147                                  |     1|
|1170  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1148                                   |     1|
|1171  |                  \M3_Big_Carry.OF_M3_Use2                                                                                |carry_and_bb_1086                                                  |     1|
|1172  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1145                                  |     1|
|1173  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1146                                   |     1|
|1174  |                  \M3_Big_Carry.OF_M3_Use3                                                                                |carry_or_bb_1087                                                   |     1|
|1175  |                    carry_or_i1                                                                                           |microblaze_v10_0_2_carry_or_1143                                   |     1|
|1176  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1144                                   |     1|
|1177  |                  OF_EX_Cmp                                                                                               |comparator_bool                                                    |     2|
|1178  |                    comparator_i1                                                                                         |comparator__parameterized1_1140                                    |     2|
|1179  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1141                                   |     1|
|1180  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1142                                   |     1|
|1181  |                  OF_EX_Conflict                                                                                          |carry_and_bb_1088                                                  |     1|
|1182  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1138                                  |     1|
|1183  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1139                                   |     1|
|1184  |                  OF_EX_Mask_No_Stall                                                                                     |carry_latch_and_n_bb                                               |     1|
|1185  |                    carry_and_i1                                                                                          |MB_AND2B1L_1137                                                    |     1|
|1186  |                  OF_EX_Mask_Stall                                                                                        |carry_and_bb_1089                                                  |     1|
|1187  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1135                                  |     1|
|1188  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1136                                   |     1|
|1189  |                  OF_M0_Cmp                                                                                               |comparator_bool_1090                                               |     2|
|1190  |                    comparator_i1                                                                                         |comparator__parameterized1_1132                                    |     2|
|1191  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1133                                   |     1|
|1192  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1134                                   |     1|
|1193  |                  OF_M0_Conflict                                                                                          |carry_and_bb_1091                                                  |     1|
|1194  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1130                                  |     1|
|1195  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1131                                   |     1|
|1196  |                  OF_M0_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1092                                          |     1|
|1197  |                    carry_and_i1                                                                                          |MB_AND2B1L_1129                                                    |     1|
|1198  |                  OF_M0_Mask_Stall                                                                                        |carry_and_bb_1093                                                  |     1|
|1199  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1127                                  |     1|
|1200  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1128                                   |     1|
|1201  |                  OF_M1_Cmp                                                                                               |comparator_bool_1094                                               |     2|
|1202  |                    comparator_i1                                                                                         |comparator__parameterized1_1124                                    |     2|
|1203  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1125                                   |     1|
|1204  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1126                                   |     1|
|1205  |                  OF_M1_Conflict                                                                                          |carry_and_bb_1095                                                  |     1|
|1206  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1122                                  |     1|
|1207  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1123                                   |     1|
|1208  |                  OF_M1_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1096                                          |     1|
|1209  |                    carry_and_i1                                                                                          |MB_AND2B1L_1121                                                    |     1|
|1210  |                  OF_M1_Mask_Stall                                                                                        |carry_and_bb_1097                                                  |     2|
|1211  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1119                                  |     2|
|1212  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1120                                   |     2|
|1213  |                  OF_M2_Cmp                                                                                               |comparator_bool_1098                                               |     2|
|1214  |                    comparator_i1                                                                                         |comparator__parameterized1_1116                                    |     2|
|1215  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1117                                   |     1|
|1216  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1118                                   |     1|
|1217  |                  OF_M2_Conflict                                                                                          |carry_and_bb_1099                                                  |     1|
|1218  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1114                                  |     1|
|1219  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1115                                   |     1|
|1220  |                  OF_M2_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_1100                                          |     2|
|1221  |                    carry_and_i1                                                                                          |MB_AND2B1L_1113                                                    |     2|
|1222  |                  OF_M2_Mask_Stall                                                                                        |carry_and_bb_1101                                                  |     1|
|1223  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1111                                  |     1|
|1224  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1112                                   |     1|
|1225  |                  OF_M3_Cmp                                                                                               |comparator_bool_1102                                               |     2|
|1226  |                    comparator_i1                                                                                         |comparator__parameterized1                                         |     2|
|1227  |                      \Comp_Carry_Chain[0].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1109                                   |     1|
|1228  |                      \Comp_Carry_Chain[1].MUXCY_I                                                                        |microblaze_v10_0_2_MB_MUXCY_1110                                   |     1|
|1229  |                  OF_M3_Conflict                                                                                          |carry_and_bb_1103                                                  |     1|
|1230  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1107                                  |     1|
|1231  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1108                                   |     1|
|1232  |                  OF_M3_Mask_Stall                                                                                        |carry_and_bb_1104                                                  |     2|
|1233  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_1105                                  |     2|
|1234  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_1106                                   |     2|
|1235  |                PC_MODULE_I1                                                                                              |PC_Module_ff                                                       |  1003|
|1236  |                  PC_BUFFER_I1                                                                                            |OneHot_Buffer__parameterized3                                      |    74|
|1237  |                  \Use_BTC.BTC_RAM_Module                                                                                 |RAM_Module                                                         |    67|
|1238  |                    \Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                 |MB_RAMB36_1071                                                     |    18|
|1239  |                    \Using_B36_S36.The_BRAMs[1].RAMB36_I1                                                                 |MB_RAMB36_1072                                                     |    49|
|1240  |                  \Use_BTC.EX_Jump_Wanted_Keep_DFF                                                                        |two_piperun_fd_1039                                                |     9|
|1241  |                    \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                        |MB_FDR_1070                                                        |     9|
|1242  |                  \Use_BTC.Prediction_BUFFER_I                                                                            |OneHot_Buffer__parameterized5                                      |    29|
|1243  |                  \Use_BTC.Using_FPGA.bt_ex_pc_comparator                                                                 |comparator                                                         |     8|
|1244  |                    \Comp_Carry_Chain[0].MUXCY_I                                                                          |microblaze_v10_0_2_MB_MUXCY_1063                                   |     1|
|1245  |                    \Comp_Carry_Chain[1].MUXCY_I                                                                          |microblaze_v10_0_2_MB_MUXCY_1064                                   |     1|
|1246  |                    \Comp_Carry_Chain[2].MUXCY_I                                                                          |microblaze_v10_0_2_MB_MUXCY_1065                                   |     1|
|1247  |                    \Comp_Carry_Chain[3].MUXCY_I                                                                          |microblaze_v10_0_2_MB_MUXCY_1066                                   |     1|
|1248  |                    \Comp_Carry_Chain[4].MUXCY_I                                                                          |microblaze_v10_0_2_MB_MUXCY_1067                                   |     1|
|1249  |                    \Comp_Carry_Chain[5].MUXCY_I                                                                          |microblaze_v10_0_2_MB_MUXCY_1068                                   |     1|
|1250  |                    \Comp_Carry_Chain[6].MUXCY_I                                                                          |microblaze_v10_0_2_MB_MUXCY_1069                                   |     2|
|1251  |                  \Use_BTC.Using_FPGA.bt_hit_carry_and                                                                    |microblaze_v10_0_2_carry_and_1040                                  |     1|
|1252  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1062                                   |     1|
|1253  |                  \Use_BTC.Using_FPGA.bt_jump_carry_and0                                                                  |microblaze_v10_0_2_carry_and_1041                                  |     1|
|1254  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1061                                   |     1|
|1255  |                  \Use_BTC.Using_FPGA.bt_jump_carry_and1                                                                  |microblaze_v10_0_2_carry_and_1042                                  |     1|
|1256  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1060                                   |     1|
|1257  |                  \Use_BTC.Using_FPGA.bt_jump_carry_and2                                                                  |microblaze_v10_0_2_carry_and_1043                                  |     1|
|1258  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1059                                   |     1|
|1259  |                  \Use_BTC.Using_FPGA.bt_jump_carry_and3                                                                  |microblaze_v10_0_2_carry_and_1044                                  |     1|
|1260  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1058                                   |     1|
|1261  |                  \Use_BTC.Using_FPGA.bt_jump_carry_and4                                                                  |microblaze_v10_0_2_carry_and_1045                                  |     1|
|1262  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1057                                   |     1|
|1263  |                  \Use_BTC.bt_ex_mispredict_addr_hold_DFF                                                                 |MB_FDR_1046                                                        |    34|
|1264  |                  \Use_BTC.bt_ex_mispredict_pc_hold_DFF                                                                   |MB_FDR_1047                                                        |     2|
|1265  |                  \Use_BTC.bt_ex_mispredict_taken_hold_DFF                                                                |MB_FDR_1048                                                        |    20|
|1266  |                  \Use_BTC.bt_jump_masked_carry_and0                                                                      |microblaze_v10_0_2_carry_and_1049                                  |     1|
|1267  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1056                                   |     1|
|1268  |                  \Use_BTC.bt_jump_masked_carry_and1                                                                      |microblaze_v10_0_2_carry_and_1050                                  |     1|
|1269  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1055                                   |     1|
|1270  |                  \Use_BTC.bt_jump_masked_carry_and2                                                                      |microblaze_v10_0_2_carry_and_1051                                  |     1|
|1271  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1054                                   |     1|
|1272  |                  \Use_BTC.bt_jump_masked_carry_and3                                                                      |microblaze_v10_0_2_carry_and_1052                                  |     2|
|1273  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1053                                   |     2|
|1274  |                PREFETCH_BUFFER_I1                                                                                        |PreFetch_Buffer_ff                                                 |   491|
|1275  |                  INSTR_BUFFER_I1                                                                                         |OneHot_Buffer                                                      |   377|
|1276  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                               |MB_FDR_1025                                                        |     1|
|1277  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                           |microblaze_v10_0_2_MB_LUT6_1026                                    |     1|
|1278  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                               |MB_FDR_1027                                                        |     3|
|1279  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                           |microblaze_v10_0_2_MB_LUT6_1028                                    |     1|
|1280  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                               |MB_FDR_1029                                                        |     1|
|1281  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                           |microblaze_v10_0_2_MB_LUT6_1030                                    |     1|
|1282  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                               |MB_FDR_1031                                                        |    76|
|1283  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                           |microblaze_v10_0_2_MB_LUT6_1032                                    |     1|
|1284  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6  |microblaze_v10_0_2_MB_LUT6__parameterized0_1033                    |     1|
|1285  |                    \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7              |microblaze_v10_0_2_MB_MUXF7_1034                                   |     2|
|1286  |                    \Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                     |MB_FDS_1035                                                        |     2|
|1287  |                    \Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                            |microblaze_v10_0_2_MB_LUT6__parameterized1_1036                    |     1|
|1288  |                    \Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                         |microblaze_v10_0_2_MB_LUT6__parameterized2_1037                    |     1|
|1289  |                    \Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                     |MB_FDR_1038                                                        |     9|
|1290  |                  PREDECODE_BUFFER_I1                                                                                     |OneHot_Buffer__parameterized1                                      |   114|
|1291  |                \Using_BP0_FPGA.PR_BP0_And1                                                                               |carry_and_n_bb_820                                                 |     3|
|1292  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1023                                  |     3|
|1293  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1024                                   |     3|
|1294  |                \Using_BP0_FPGA.PR_BP0_Or1                                                                                |carry_or_n_bb                                                      |     1|
|1295  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1021                                   |     1|
|1296  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1022                                   |     1|
|1297  |                \Using_BP1_FPGA.PR_BP1_And1                                                                               |carry_and_n_bb_821                                                 |     3|
|1298  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1019                                  |     3|
|1299  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1020                                   |     3|
|1300  |                \Using_BP1_FPGA.PR_BP1_Or1                                                                                |carry_or_n_bb_822                                                  |     1|
|1301  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1017                                   |     1|
|1302  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1018                                   |     1|
|1303  |                \Using_EX_FPGA.PR_EX_And1                                                                                 |carry_and_n_bb_823                                                 |     1|
|1304  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1015                                  |     1|
|1305  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1016                                   |     1|
|1306  |                \Using_EX_FPGA.PR_EX_And2                                                                                 |carry_and_n_bb_824                                                 |     1|
|1307  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1013                                  |     1|
|1308  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1014                                   |     1|
|1309  |                \Using_EX_FPGA.PR_EX_And3                                                                                 |carry_and_n_bb_825                                                 |     1|
|1310  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1011                                  |     1|
|1311  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1012                                   |     1|
|1312  |                \Using_EX_FPGA.PR_EX_And4                                                                                 |carry_and_n_bb_826                                                 |     1|
|1313  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1009                                  |     1|
|1314  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1010                                   |     1|
|1315  |                \Using_EX_FPGA.PR_EX_And5                                                                                 |carry_and_n_bb_827                                                 |     1|
|1316  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1007                                  |     1|
|1317  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1008                                   |     1|
|1318  |                \Using_EX_FPGA.PR_EX_And6                                                                                 |carry_and_n_bb_828                                                 |     1|
|1319  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1005                                  |     1|
|1320  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1006                                   |     1|
|1321  |                \Using_EX_FPGA.PR_EX_And7                                                                                 |carry_and_bb_829                                                   |    16|
|1322  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_1003                                  |    16|
|1323  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1004                                   |    16|
|1324  |                \Using_EX_FPGA.PR_EX_Or1                                                                                  |carry_or_n_bb_830                                                  |     2|
|1325  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_1001                                   |     2|
|1326  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1002                                   |     2|
|1327  |                \Using_IF0_FPGA.PR_IF0_And1                                                                               |carry_and_n_bb_831                                                 |     3|
|1328  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_999                                   |     3|
|1329  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_1000                                   |     3|
|1330  |                \Using_IF0_FPGA.PR_IF0_Or1                                                                                |carry_or_n_bb_832                                                  |     1|
|1331  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_997                                    |     1|
|1332  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_998                                    |     1|
|1333  |                \Using_IF1_FPGA.PR_IF1_And1                                                                               |carry_and_n_bb_833                                                 |     2|
|1334  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_995                                   |     2|
|1335  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_996                                    |     2|
|1336  |                \Using_IF1_FPGA.PR_IF1_And2                                                                               |carry_and_n_bb_834                                                 |     1|
|1337  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_993                                   |     1|
|1338  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_994                                    |     1|
|1339  |                \Using_IF1_FPGA.PR_IF1_Or1                                                                                |carry_or_n_bb_835                                                  |     1|
|1340  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_991                                    |     1|
|1341  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_992                                    |     1|
|1342  |                \Using_IF1_Insert_FPGA.PR_IF1_Ins_And1                                                                    |carry_and_n_bb_836                                                 |     2|
|1343  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_989                                   |     2|
|1344  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_990                                    |     2|
|1345  |                \Using_IF1_Insert_FPGA.PR_IF1_Ins_Or1                                                                     |carry_or_n_bb_837                                                  |     1|
|1346  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_987                                    |     1|
|1347  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_988                                    |     1|
|1348  |                \Using_IF2_FPGA.PR_IF2_And1                                                                               |carry_and_n_bb_838                                                 |     1|
|1349  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_985                                   |     1|
|1350  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_986                                    |     1|
|1351  |                \Using_IF2_FPGA.PR_IF2_And2                                                                               |carry_and_n_bb_839                                                 |     8|
|1352  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_983                                   |     8|
|1353  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_984                                    |     8|
|1354  |                \Using_IF2_FPGA.PR_IF2_Or1                                                                                |carry_or_n_bb_840                                                  |     1|
|1355  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_981                                    |     1|
|1356  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_982                                    |     1|
|1357  |                \Using_IF3_FPGA.PR_IF3_And1                                                                               |carry_and_n_bb_841                                                 |     1|
|1358  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_979                                   |     1|
|1359  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_980                                    |     1|
|1360  |                \Using_IF3_FPGA.PR_IF3_And2                                                                               |carry_and_n_bb_842                                                 |     1|
|1361  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_977                                   |     1|
|1362  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_978                                    |     1|
|1363  |                \Using_IF3_FPGA.PR_IF3_And3                                                                               |carry_and_n_bb_843                                                 |     9|
|1364  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_975                                   |     9|
|1365  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_976                                    |     9|
|1366  |                \Using_IF3_FPGA.PR_IF3_Or1                                                                                |carry_or_n_bb_844                                                  |     1|
|1367  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_973                                    |     1|
|1368  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_974                                    |     1|
|1369  |                \Using_IF4_FPGA.PR_IF4_And1                                                                               |carry_and_bb_845                                                   |     1|
|1370  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_971                                   |     1|
|1371  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_972                                    |     1|
|1372  |                \Using_IF4_FPGA.PR_IF4_And2                                                                               |carry_and_n_bb_846                                                 |     1|
|1373  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_969                                   |     1|
|1374  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_970                                    |     1|
|1375  |                \Using_IF4_FPGA.PR_IF4_Or1                                                                                |carry_or_bb_847                                                    |     2|
|1376  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_967                                    |     2|
|1377  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_968                                    |     2|
|1378  |                \Using_IF4_FPGA.PR_IF4_Or2                                                                                |carry_or_bb_848                                                    |     1|
|1379  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_965                                    |     1|
|1380  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_966                                    |     1|
|1381  |                \Using_IF4_FPGA.PR_IF4_Or3                                                                                |carry_or_bb_849                                                    |     4|
|1382  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_963                                    |     4|
|1383  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_964                                    |     4|
|1384  |                \Using_IF4_Push_FPGA.Push_PipeRun                                                                         |carry_latch_and_bb                                                 |     1|
|1385  |                  carry_and_i1                                                                                            |MB_AND2B1L_962                                                     |     1|
|1386  |                \Using_M0_FPGA.PR_M0_And1                                                                                 |carry_and_bb_850                                                   |     1|
|1387  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_960                                   |     1|
|1388  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_961                                    |     1|
|1389  |                \Using_M0_FPGA.PR_M0_And2                                                                                 |carry_and_n_bb_851                                                 |     1|
|1390  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_958                                   |     1|
|1391  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_959                                    |     1|
|1392  |                \Using_M0_FPGA.PR_M0_And3                                                                                 |carry_and_n_bb_852                                                 |     1|
|1393  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_956                                   |     1|
|1394  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_957                                    |     1|
|1395  |                \Using_M0_FPGA.PR_M0_And4                                                                                 |carry_and_n_bb_853                                                 |     1|
|1396  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_954                                   |     1|
|1397  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_955                                    |     1|
|1398  |                \Using_M0_FPGA.PR_M0_And5                                                                                 |carry_and_n_bb_854                                                 |     8|
|1399  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_952                                   |     8|
|1400  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_953                                    |     8|
|1401  |                \Using_M0_FPGA.PR_M0_Or1                                                                                  |carry_or_n_bb_855                                                  |     2|
|1402  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_950                                    |     2|
|1403  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_951                                    |     2|
|1404  |                \Using_M1_FPGA.PR_M1_And1                                                                                 |carry_and_n_bb_856                                                 |     1|
|1405  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_948                                   |     1|
|1406  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_949                                    |     1|
|1407  |                \Using_M1_FPGA.PR_M1_And2                                                                                 |carry_and_n_bb_857                                                 |     2|
|1408  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_946                                   |     2|
|1409  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_947                                    |     2|
|1410  |                \Using_M1_FPGA.PR_M1_And3                                                                                 |carry_and_bb_858                                                   |    14|
|1411  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_944                                   |    14|
|1412  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_945                                    |    14|
|1413  |                \Using_M1_FPGA.PR_M1_Or1                                                                                  |carry_or_n_bb_859                                                  |     2|
|1414  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_942                                    |     2|
|1415  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_943                                    |     2|
|1416  |                \Using_M2_FPGA.PR_M2_And1                                                                                 |carry_and_n_bb_860                                                 |     1|
|1417  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_940                                   |     1|
|1418  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_941                                    |     1|
|1419  |                \Using_M2_FPGA.PR_M2_And2                                                                                 |carry_and_n_bb_861                                                 |     1|
|1420  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_938                                   |     1|
|1421  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_939                                    |     1|
|1422  |                \Using_M2_FPGA.PR_M2_And3                                                                                 |carry_and_n_bb_862                                                 |     1|
|1423  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_936                                   |     1|
|1424  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_937                                    |     1|
|1425  |                \Using_M2_FPGA.PR_M2_And4                                                                                 |carry_and_n_bb_863                                                 |     2|
|1426  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_934                                   |     2|
|1427  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_935                                    |     2|
|1428  |                \Using_M2_FPGA.PR_M2_And5                                                                                 |carry_and_n_bb_864                                                 |     4|
|1429  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_932                                   |     4|
|1430  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_933                                    |     4|
|1431  |                \Using_M2_FPGA.PR_M2_And6                                                                                 |carry_and_bb_865                                                   |    13|
|1432  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_930                                   |    13|
|1433  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_931                                    |    13|
|1434  |                \Using_M2_FPGA.PR_M2_Or1                                                                                  |carry_or_n_bb_866                                                  |     2|
|1435  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_928                                    |     2|
|1436  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_929                                    |     2|
|1437  |                \Using_M3_FPGA.PR_M3_And1                                                                                 |carry_or_n_bb_867                                                  |     2|
|1438  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_926                                    |     2|
|1439  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_927                                    |     2|
|1440  |                \Using_M3_FPGA.PR_M3_And2                                                                                 |carry_and_n_bb_868                                                 |     2|
|1441  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_924                                   |     2|
|1442  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_925                                    |     2|
|1443  |                \Using_M3_FPGA.PR_M3_And3                                                                                 |carry_and_n_bb_869                                                 |     1|
|1444  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_922                                   |     1|
|1445  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_923                                    |     1|
|1446  |                \Using_M3_FPGA.PR_M3_And4                                                                                 |carry_and_n_bb_870                                                 |     1|
|1447  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_920                                   |     1|
|1448  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_921                                    |     1|
|1449  |                \Using_M3_FPGA.PR_M3_And5                                                                                 |carry_and_bb_871                                                   |     8|
|1450  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_918                                   |     8|
|1451  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_919                                    |     8|
|1452  |                \Using_M3_FPGA.PR_M3_Or1                                                                                  |carry_or_n_bb_872                                                  |     2|
|1453  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_916                                    |     2|
|1454  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_917                                    |     2|
|1455  |                \Using_OF_FPGA.PR_OF_And1                                                                                 |carry_and_n_bb_873                                                 |     1|
|1456  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_914                                   |     1|
|1457  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_915                                    |     1|
|1458  |                \Using_OF_FPGA.PR_OF_And10                                                                                |carry_and_n_bb_874                                                 |     3|
|1459  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_912                                   |     3|
|1460  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_913                                    |     3|
|1461  |                \Using_OF_FPGA.PR_OF_And11                                                                                |carry_and_bb_875                                                   |    10|
|1462  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_910                                   |    10|
|1463  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_911                                    |    10|
|1464  |                \Using_OF_FPGA.PR_OF_And2                                                                                 |carry_and_n_bb_876                                                 |     1|
|1465  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_908                                   |     1|
|1466  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_909                                    |     1|
|1467  |                \Using_OF_FPGA.PR_OF_And3                                                                                 |carry_and_n_bb_877                                                 |     1|
|1468  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_906                                   |     1|
|1469  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_907                                    |     1|
|1470  |                \Using_OF_FPGA.PR_OF_And4                                                                                 |carry_and_n_bb_878                                                 |     1|
|1471  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_904                                   |     1|
|1472  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_905                                    |     1|
|1473  |                \Using_OF_FPGA.PR_OF_And5                                                                                 |carry_and_n_bb_879                                                 |     1|
|1474  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_902                                   |     1|
|1475  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_903                                    |     1|
|1476  |                \Using_OF_FPGA.PR_OF_And6                                                                                 |carry_and_n_bb_880                                                 |     1|
|1477  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_900                                   |     1|
|1478  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_901                                    |     1|
|1479  |                \Using_OF_FPGA.PR_OF_And7                                                                                 |carry_and_n_bb_881                                                 |     1|
|1480  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_898                                   |     1|
|1481  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_899                                    |     1|
|1482  |                \Using_OF_FPGA.PR_OF_And8                                                                                 |carry_and_n_bb_882                                                 |     1|
|1483  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_896                                   |     1|
|1484  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_897                                    |     1|
|1485  |                \Using_OF_FPGA.PR_OF_And9                                                                                 |carry_and_n_bb_883                                                 |     2|
|1486  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_894                                   |     2|
|1487  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_895                                    |     2|
|1488  |                \Using_OF_FPGA.PR_OF_Or1                                                                                  |carry_or_n_bb_884                                                  |     2|
|1489  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_892                                    |     2|
|1490  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_893                                    |     2|
|1491  |                WB_GPR_Dbg_Write_DFF                                                                                      |two_piperun_fd_885                                                 |    18|
|1492  |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_891                                                         |    18|
|1493  |                WB_GPR_Write_DFF                                                                                          |two_piperun_fd_886                                                 |     3|
|1494  |                  \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_890                                                         |     3|
|1495  |                if0_dead_fetch_Carry                                                                                      |carry_or_bb_887                                                    |     2|
|1496  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_888                                    |     2|
|1497  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_889                                    |     2|
|1498  |              DLMB_Interface_I1                                                                                           |DLMB_Interface_ff                                                  |   149|
|1499  |              DSide_Logic_I1                                                                                              |DSide_Logic_ff                                                     |    34|
|1500  |                \Using_Ready_FPGA.Rdy_Or1                                                                                 |carry_or_bb_786                                                    |     1|
|1501  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_790                                    |     1|
|1502  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_791                                    |     1|
|1503  |                \Using_Ready_FPGA.Rdy_Or2                                                                                 |carry_or_bb_787                                                    |     1|
|1504  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_788                                    |     1|
|1505  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_789                                    |     1|
|1506  |                read_data_mux_I1                                                                                          |Read_Data_Mux_ff                                                   |    32|
|1507  |              ICache_I1                                                                                                   |Cache_ff__parameterized1                                           |  2411|
|1508  |                \Using_Cache.C0_Power_PipeRun                                                                             |carry_latch_and_bb__parameterized1                                 |     1|
|1509  |                  carry_and_i1                                                                                            |MB_AND2B1L                                                         |     1|
|1510  |                \Using_Cache.Cache_Interface_Inst                                                                         |Cache_Interface_ff__parameterized1                                 |    97|
|1511  |                \Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                                |RAM_Module__parameterized3                                         |    19|
|1512  |                  \Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                                    |MB_RAMB36__parameterized2                                          |    12|
|1513  |                  \Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_779                                      |     1|
|1514  |                  \Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_780                                      |     1|
|1515  |                  \Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_781                                      |     1|
|1516  |                  \Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_782                                      |     1|
|1517  |                  \Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_783                                      |     1|
|1518  |                  \Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_784                                      |     1|
|1519  |                  \Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                                    |MB_RAMB36__parameterized2_785                                      |     1|
|1520  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                       |microblaze_v10_0_2_MB_LUT6__parameterized11                        |     1|
|1521  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12                        |     1|
|1522  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_459                    |     1|
|1523  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_460                    |     1|
|1524  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_461                    |     1|
|1525  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_462                    |     1|
|1526  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_463                    |     1|
|1527  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_464                    |     1|
|1528  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_465                    |     1|
|1529  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                       |microblaze_v10_0_2_MB_LUT6__parameterized11_466                    |     1|
|1530  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_467                    |     1|
|1531  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_468                    |     1|
|1532  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_469                    |     1|
|1533  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_470                    |     1|
|1534  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_471                    |     1|
|1535  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_472                    |     1|
|1536  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_473                    |     1|
|1537  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_474                    |     1|
|1538  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                       |microblaze_v10_0_2_MB_LUT6__parameterized11_475                    |     1|
|1539  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_476                    |     1|
|1540  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_477                    |     1|
|1541  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_478                    |     1|
|1542  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_479                    |     1|
|1543  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_480                    |     1|
|1544  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_481                    |     1|
|1545  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_482                    |     1|
|1546  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_483                    |     1|
|1547  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                       |microblaze_v10_0_2_MB_LUT6__parameterized11_484                    |     1|
|1548  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_485                    |     1|
|1549  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_486                    |     1|
|1550  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_487                    |     1|
|1551  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_488                    |     1|
|1552  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_489                    |     1|
|1553  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_490                    |     1|
|1554  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_491                    |     1|
|1555  |                \Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst                |microblaze_v10_0_2_MB_LUT6__parameterized12_492                    |     1|
|1556  |                \Using_Cache.RI_Queue                                                                                     |OneHot_Buffer__parameterized7                                      |   140|
|1557  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                 |MB_FDR                                                             |     1|
|1558  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                             |microblaze_v10_0_2_MB_LUT6                                         |     1|
|1559  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                 |MB_FDR_772                                                         |    67|
|1560  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                             |microblaze_v10_0_2_MB_LUT6_773                                     |     1|
|1561  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                 |MB_FDR_774                                                         |    26|
|1562  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                             |microblaze_v10_0_2_MB_LUT6_775                                     |     1|
|1563  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                 |MB_FDR_776                                                         |    28|
|1564  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                             |microblaze_v10_0_2_MB_LUT6_777                                     |     1|
|1565  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6    |microblaze_v10_0_2_MB_LUT6__parameterized0                         |     1|
|1566  |                  \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                |microblaze_v10_0_2_MB_MUXF7                                        |     1|
|1567  |                  \Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                       |MB_FDS                                                             |     1|
|1568  |                  \Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                              |microblaze_v10_0_2_MB_LUT6__parameterized1                         |     1|
|1569  |                  \Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                           |microblaze_v10_0_2_MB_LUT6__parameterized2                         |     2|
|1570  |                  \Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                       |MB_FDR_778                                                         |     8|
|1571  |                \Using_Cache.TAG_RAM_Module                                                                               |RAM_Module__parameterized5                                         |    30|
|1572  |                  \Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                   |MB_RAMB36                                                          |    30|
|1573  |                \Using_Cache.Using_OF_FPGA.Rdy_And1                                                                       |carry_and_bb                                                       |     1|
|1574  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_770                                   |     1|
|1575  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_771                                    |     1|
|1576  |                \Using_Cache.Using_OF_FPGA.Rdy_And2                                                                       |carry_and_bb_493                                                   |     1|
|1577  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and_768                                   |     1|
|1578  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_769                                    |     1|
|1579  |                \Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                        |carry_or_bb_494                                                    |     1|
|1580  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_766                                    |     1|
|1581  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_767                                    |     1|
|1582  |                \Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                        |carry_or_bb_495                                                    |     1|
|1583  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_764                                    |     1|
|1584  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_765                                    |     1|
|1585  |                \Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                        |carry_or_bb_496                                                    |     1|
|1586  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_762                                    |     1|
|1587  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_763                                    |     1|
|1588  |                \Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                        |carry_or_bb_497                                                    |     1|
|1589  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_760                                    |     1|
|1590  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_761                                    |     1|
|1591  |                \Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                        |carry_or_bb_498                                                    |     1|
|1592  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_758                                    |     1|
|1593  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_759                                    |     1|
|1594  |                \Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                        |carry_or_bb_499                                                    |     2|
|1595  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_756                                    |     2|
|1596  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_757                                    |     2|
|1597  |                \Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                        |carry_or_bb_500                                                    |     1|
|1598  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_754                                    |     1|
|1599  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_755                                    |     1|
|1600  |                \Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                        |carry_or_bb_501                                                    |     1|
|1601  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_752                                    |     1|
|1602  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_753                                    |     1|
|1603  |                \Using_Cache.Using_Stream_Cache.Stream_Cache_I1                                                           |stream_cache_ff                                                    |   623|
|1604  |                  \Addr_Handler[10].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY                                  |     3|
|1605  |                  \Addr_Handler[11].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_700                              |     3|
|1606  |                  \Addr_Handler[12].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_701                              |     3|
|1607  |                  \Addr_Handler[13].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_702                              |     3|
|1608  |                  \Addr_Handler[14].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_703                              |     3|
|1609  |                  \Addr_Handler[15].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_704                              |     3|
|1610  |                  \Addr_Handler[16].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_705                              |     3|
|1611  |                  \Addr_Handler[17].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_706                              |     3|
|1612  |                  \Addr_Handler[18].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_707                              |     3|
|1613  |                  \Addr_Handler[19].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_708                              |     3|
|1614  |                  \Addr_Handler[20].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_709                              |     3|
|1615  |                  \Addr_Handler[21].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_710                              |     3|
|1616  |                  \Addr_Handler[22].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_711                              |     3|
|1617  |                  \Addr_Handler[23].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_712                              |     3|
|1618  |                  \Addr_Handler[24].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_713                              |     3|
|1619  |                  \Addr_Handler[25].MUXCY_XOR_I                                                                           |microblaze_v10_0_2_MB_MUXCY_XORCY_714                              |     7|
|1620  |                  \Addr_Handler[5].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_715                              |     2|
|1621  |                  \Addr_Handler[6].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_716                              |     3|
|1622  |                  \Addr_Handler[7].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_717                              |     3|
|1623  |                  \Addr_Handler[8].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_718                              |     3|
|1624  |                  \Addr_Handler[9].MUXCY_XOR_I                                                                            |microblaze_v10_0_2_MB_MUXCY_XORCY_719                              |     3|
|1625  |                  \Next_Addr_Handler[10].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_720                              |     3|
|1626  |                  \Next_Addr_Handler[11].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_721                              |     3|
|1627  |                  \Next_Addr_Handler[12].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_722                              |     3|
|1628  |                  \Next_Addr_Handler[13].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_723                              |     3|
|1629  |                  \Next_Addr_Handler[14].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_724                              |     3|
|1630  |                  \Next_Addr_Handler[15].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_725                              |     3|
|1631  |                  \Next_Addr_Handler[16].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_726                              |     3|
|1632  |                  \Next_Addr_Handler[17].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_727                              |     3|
|1633  |                  \Next_Addr_Handler[18].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_728                              |     3|
|1634  |                  \Next_Addr_Handler[19].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_729                              |     3|
|1635  |                  \Next_Addr_Handler[20].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_730                              |     3|
|1636  |                  \Next_Addr_Handler[21].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_731                              |     3|
|1637  |                  \Next_Addr_Handler[22].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_732                              |     3|
|1638  |                  \Next_Addr_Handler[23].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_733                              |     3|
|1639  |                  \Next_Addr_Handler[24].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_734                              |     3|
|1640  |                  \Next_Addr_Handler[25].MUXCY_XOR_I                                                                      |microblaze_v10_0_2_MB_MUXCY_XORCY_735                              |     3|
|1641  |                  \Next_Addr_Handler[5].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_736                              |     2|
|1642  |                  \Next_Addr_Handler[6].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_737                              |     3|
|1643  |                  \Next_Addr_Handler[7].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_738                              |     3|
|1644  |                  \Next_Addr_Handler[8].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_739                              |     3|
|1645  |                  \Next_Addr_Handler[9].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_740                              |     3|
|1646  |                  \Read_Addr_Counter[0].FDRE_I                                                                            |microblaze_v10_0_2_MB_FDRE                                         |    46|
|1647  |                  \Read_Addr_Counter[0].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_741                              |     1|
|1648  |                  \Read_Addr_Counter[1].FDRE_I                                                                            |microblaze_v10_0_2_MB_FDRE_742                                     |     1|
|1649  |                  \Read_Addr_Counter[1].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_743                              |     2|
|1650  |                  \Read_Addr_Counter[2].FDRE_I                                                                            |microblaze_v10_0_2_MB_FDRE_744                                     |     1|
|1651  |                  \Read_Addr_Counter[2].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_745                              |     2|
|1652  |                  \Read_Addr_Counter[3].FDRE_I                                                                            |microblaze_v10_0_2_MB_FDRE_746                                     |     1|
|1653  |                  \Read_Addr_Counter[3].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_747                              |     2|
|1654  |                  \Read_Addr_Counter[4].FDRE_I                                                                            |microblaze_v10_0_2_MB_FDRE_748                                     |     1|
|1655  |                  \Read_Addr_Counter[4].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_749                              |     2|
|1656  |                  \Read_Addr_Counter[5].FDRE_I                                                                            |microblaze_v10_0_2_MB_FDRE_750                                     |     4|
|1657  |                  \Read_Addr_Counter[5].MUXCY_XOR_I                                                                       |microblaze_v10_0_2_MB_MUXCY_XORCY_751                              |     2|
|1658  |                \Using_Cache.Using_Victim_Cache.Victim_Cache_I1                                                           |victim_cache_ff                                                    |   668|
|1659  |                  LRU_Module_I1                                                                                           |LRU_Module                                                         |   164|
|1660  |                \Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                                |carry_hit                                                          |    53|
|1661  |                  \Use_Tag.Tag_Carry                                                                                      |carry_compare_bool__parameterized3                                 |    12|
|1662  |                    carry_compare_i1                                                                                      |carry_compare__parameterized3                                      |    12|
|1663  |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_676                                   |     1|
|1664  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_699                                    |     1|
|1665  |                      \The_Compare[10].carry_and_I1                                                                       |microblaze_v10_0_2_carry_and_677                                   |     1|
|1666  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_698                                    |     1|
|1667  |                      \The_Compare[11].carry_and_I1                                                                       |microblaze_v10_0_2_carry_and_678                                   |     1|
|1668  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_697                                    |     1|
|1669  |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_679                                   |     1|
|1670  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_696                                    |     1|
|1671  |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_680                                   |     1|
|1672  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_695                                    |     1|
|1673  |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_681                                   |     1|
|1674  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_694                                    |     1|
|1675  |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_682                                   |     1|
|1676  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_693                                    |     1|
|1677  |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_683                                   |     1|
|1678  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_692                                    |     1|
|1679  |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_684                                   |     1|
|1680  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_691                                    |     1|
|1681  |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_685                                   |     1|
|1682  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_690                                    |     1|
|1683  |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_686                                   |     1|
|1684  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_689                                    |     1|
|1685  |                      \The_Compare[9].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_687                                   |     1|
|1686  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_688                                    |     1|
|1687  |                  \Use_Tag_Qual.Tag_Carry                                                                                 |carry_and_bb_641                                                   |     1|
|1688  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_674                                   |     1|
|1689  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_675                                    |     1|
|1690  |                  \Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_642                                   |     3|
|1691  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_673                                    |     3|
|1692  |                  \Use_Word_BigDValid.LineBigValid_Carry[10].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_643                                   |     2|
|1693  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_672                                    |     2|
|1694  |                  \Use_Word_BigDValid.LineBigValid_Carry[11].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_644                                   |     3|
|1695  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_671                                    |     3|
|1696  |                  \Use_Word_BigDValid.LineBigValid_Carry[12].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_645                                   |     2|
|1697  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_670                                    |     2|
|1698  |                  \Use_Word_BigDValid.LineBigValid_Carry[13].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_646                                   |     2|
|1699  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_669                                    |     2|
|1700  |                  \Use_Word_BigDValid.LineBigValid_Carry[14].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_647                                   |     2|
|1701  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_668                                    |     2|
|1702  |                  \Use_Word_BigDValid.LineBigValid_Carry[15].Word_Bit_Carry                                               |microblaze_v10_0_2_carry_and_648                                   |     3|
|1703  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_667                                    |     3|
|1704  |                  \Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_649                                   |     3|
|1705  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_666                                    |     3|
|1706  |                  \Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_650                                   |     3|
|1707  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_665                                    |     3|
|1708  |                  \Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_651                                   |     4|
|1709  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_664                                    |     4|
|1710  |                  \Use_Word_BigDValid.LineBigValid_Carry[4].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_652                                   |     2|
|1711  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_663                                    |     2|
|1712  |                  \Use_Word_BigDValid.LineBigValid_Carry[5].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_653                                   |     2|
|1713  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_662                                    |     2|
|1714  |                  \Use_Word_BigDValid.LineBigValid_Carry[6].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_654                                   |     2|
|1715  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_661                                    |     2|
|1716  |                  \Use_Word_BigDValid.LineBigValid_Carry[7].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_655                                   |     3|
|1717  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_660                                    |     3|
|1718  |                  \Use_Word_BigDValid.LineBigValid_Carry[8].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_656                                   |     2|
|1719  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_659                                    |     2|
|1720  |                  \Use_Word_BigDValid.LineBigValid_Carry[9].Word_Bit_Carry                                                |microblaze_v10_0_2_carry_and_657                                   |     2|
|1721  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_658                                    |     2|
|1722  |                \Using_Cache.c2_c1_Inst                                                                                   |carry_hit__parameterized1                                          |     9|
|1723  |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized5_630                             |     6|
|1724  |                    carry_compare_i1                                                                                      |carry_compare__parameterized5_634                                  |     6|
|1725  |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_635                                   |     1|
|1726  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_640                                    |     1|
|1727  |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_636                                   |     1|
|1728  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_639                                    |     1|
|1729  |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_637                                   |     1|
|1730  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_638                                    |     1|
|1731  |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_631                                                   |     3|
|1732  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_632                                   |     3|
|1733  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_633                                    |     3|
|1734  |                \Using_Cache.d1_c1_Inst                                                                                   |carry_hit__parameterized5                                          |     8|
|1735  |                  \No_Carry_Start.Insert_Carry_Start.Start_Carry                                                          |carry_and_bb_618                                                   |     1|
|1736  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_628                                   |     1|
|1737  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_629                                    |     1|
|1738  |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized5                                 |     6|
|1739  |                    carry_compare_i1                                                                                      |carry_compare__parameterized5                                      |     6|
|1740  |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_622                                   |     2|
|1741  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_627                                    |     2|
|1742  |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_623                                   |     2|
|1743  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_626                                    |     2|
|1744  |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_624                                   |     2|
|1745  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_625                                    |     2|
|1746  |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_619                                                   |     1|
|1747  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_620                                   |     1|
|1748  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_621                                    |     1|
|1749  |                \Using_Cache.ud_c0_Inst                                                                                   |carry_hit__parameterized9                                          |    20|
|1750  |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized9_582                             |     9|
|1751  |                    carry_compare_i1                                                                                      |carry_compare__parameterized9_599                                  |     9|
|1752  |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_600                                   |     1|
|1753  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_617                                    |     1|
|1754  |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_601                                   |     1|
|1755  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_616                                    |     1|
|1756  |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_602                                   |     1|
|1757  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_615                                    |     1|
|1758  |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_603                                   |     1|
|1759  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_614                                    |     1|
|1760  |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_604                                   |     1|
|1761  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_613                                    |     1|
|1762  |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_605                                   |     1|
|1763  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_612                                    |     1|
|1764  |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_606                                   |     1|
|1765  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_611                                    |     1|
|1766  |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_607                                   |     1|
|1767  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_610                                    |     1|
|1768  |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_608                                   |     1|
|1769  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_609                                    |     1|
|1770  |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_583                                                   |     1|
|1771  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_597                                   |     1|
|1772  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_598                                    |     1|
|1773  |                  \Use_Word_Idx.Line_Carry                                                                                |carry_compare_bool__parameterized11_584                            |     8|
|1774  |                    carry_compare_i1                                                                                      |carry_compare__parameterized11_588                                 |     8|
|1775  |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_589                                   |     2|
|1776  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_596                                    |     2|
|1777  |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_590                                   |     2|
|1778  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_595                                    |     2|
|1779  |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_591                                   |     2|
|1780  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_594                                    |     2|
|1781  |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_592                                   |     2|
|1782  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_593                                    |     2|
|1783  |                  \Use_Word_Qual.Tag_Carry                                                                                |carry_and_bb_585                                                   |     2|
|1784  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_586                                   |     2|
|1785  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_587                                    |     2|
|1786  |                \Using_Cache.ud_c1_Inst                                                                                   |carry_hit__parameterized9_502                                      |    61|
|1787  |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized9_548                             |    18|
|1788  |                    carry_compare_i1                                                                                      |carry_compare__parameterized9_563                                  |    18|
|1789  |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_564                                   |     2|
|1790  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_581                                    |     2|
|1791  |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_565                                   |     2|
|1792  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_580                                    |     2|
|1793  |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_566                                   |     2|
|1794  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_579                                    |     2|
|1795  |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_567                                   |     2|
|1796  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_578                                    |     2|
|1797  |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_568                                   |     2|
|1798  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_577                                    |     2|
|1799  |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_569                                   |     2|
|1800  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_576                                    |     2|
|1801  |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_570                                   |     2|
|1802  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_575                                    |     2|
|1803  |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_571                                   |     2|
|1804  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_574                                    |     2|
|1805  |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_572                                   |     2|
|1806  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_573                                    |     2|
|1807  |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_549                                                   |     1|
|1808  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_561                                   |     1|
|1809  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_562                                    |     1|
|1810  |                  \Use_Word_Idx.Line_Carry                                                                                |carry_compare_bool__parameterized11                                |     8|
|1811  |                    carry_compare_i1                                                                                      |carry_compare__parameterized11                                     |     8|
|1812  |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_553                                   |     2|
|1813  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_560                                    |     2|
|1814  |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_554                                   |     2|
|1815  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_559                                    |     2|
|1816  |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_555                                   |     2|
|1817  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_558                                    |     2|
|1818  |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_556                                   |     2|
|1819  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_557                                    |     2|
|1820  |                  \Use_Word_Qual.Tag_Carry                                                                                |carry_and_bb_550                                                   |    34|
|1821  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_551                                   |    34|
|1822  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_552                                    |    34|
|1823  |                \Using_Cache.ud_tag_c0_Inst                                                                               |carry_hit__parameterized7                                          |    10|
|1824  |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized9_525                             |     9|
|1825  |                    carry_compare_i1                                                                                      |carry_compare__parameterized9_529                                  |     9|
|1826  |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_530                                   |     1|
|1827  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_547                                    |     1|
|1828  |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_531                                   |     1|
|1829  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_546                                    |     1|
|1830  |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_532                                   |     1|
|1831  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_545                                    |     1|
|1832  |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_533                                   |     1|
|1833  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_544                                    |     1|
|1834  |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_534                                   |     1|
|1835  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_543                                    |     1|
|1836  |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_535                                   |     1|
|1837  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_542                                    |     1|
|1838  |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_536                                   |     1|
|1839  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_541                                    |     1|
|1840  |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_537                                   |     1|
|1841  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_540                                    |     1|
|1842  |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_538                                   |     1|
|1843  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_539                                    |     1|
|1844  |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_526                                                   |     1|
|1845  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_527                                   |     1|
|1846  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_528                                    |     1|
|1847  |                \Using_Cache.ud_tag_c1_Inst                                                                               |carry_hit__parameterized7_503                                      |    67|
|1848  |                  \Use_Line.Line_Carry                                                                                    |carry_compare_bool__parameterized9                                 |    15|
|1849  |                    carry_compare_i1                                                                                      |carry_compare__parameterized9                                      |    15|
|1850  |                      \The_Compare[0].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_507                                   |     2|
|1851  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_524                                    |     2|
|1852  |                      \The_Compare[1].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_508                                   |     2|
|1853  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_523                                    |     2|
|1854  |                      \The_Compare[2].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_509                                   |     1|
|1855  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_522                                    |     1|
|1856  |                      \The_Compare[3].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_510                                   |     2|
|1857  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_521                                    |     2|
|1858  |                      \The_Compare[4].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_511                                   |     2|
|1859  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_520                                    |     2|
|1860  |                      \The_Compare[5].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_512                                   |     1|
|1861  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_519                                    |     1|
|1862  |                      \The_Compare[6].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_513                                   |     2|
|1863  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_518                                    |     2|
|1864  |                      \The_Compare[7].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_514                                   |     2|
|1865  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_517                                    |     2|
|1866  |                      \The_Compare[8].carry_and_I1                                                                        |microblaze_v10_0_2_carry_and_515                                   |     1|
|1867  |                        MUXCY_I                                                                                           |microblaze_v10_0_2_MB_MUXCY_516                                    |     1|
|1868  |                  \Use_Line_Qual.Line_Carry                                                                               |carry_and_bb_504                                                   |    52|
|1869  |                    carry_and_i1                                                                                          |microblaze_v10_0_2_carry_and_505                                   |    52|
|1870  |                      MUXCY_I                                                                                             |microblaze_v10_0_2_MB_MUXCY_506                                    |    52|
|1871  |              ILMB_Interface_I1                                                                                           |ILMB_Interface_ff                                                  |   111|
|1872  |              ISide_Logic_I1                                                                                              |ISide_Logic_ff                                                     |     4|
|1873  |                \Using_Ready_FPGA.Rdy_And1                                                                                |carry_and_n_bb                                                     |     1|
|1874  |                  carry_and_i1                                                                                            |microblaze_v10_0_2_carry_and                                       |     1|
|1875  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_458                                    |     1|
|1876  |                \Using_Ready_FPGA.Rdy_Or1                                                                                 |carry_or_bb                                                        |     1|
|1877  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_456                                    |     1|
|1878  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_457                                    |     1|
|1879  |                \Using_Ready_FPGA.Rdy_Or2                                                                                 |carry_or_bb_451                                                    |     1|
|1880  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or_454                                    |     1|
|1881  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_455                                    |     1|
|1882  |                \Using_Ready_FPGA.Rdy_Or3                                                                                 |carry_or_bb_452                                                    |     1|
|1883  |                  carry_or_i1                                                                                             |microblaze_v10_0_2_carry_or                                        |     1|
|1884  |                    MUXCY_I                                                                                               |microblaze_v10_0_2_MB_MUXCY_453                                    |     1|
|1885  |              MMU_I1                                                                                                      |MMU_ff                                                             |   421|
|1886  |              \Use_Debug_Logic.Master_Core.Debug_Perf                                                                     |Debug                                                              |   442|
|1887  |                \Serial_Dbg_Intf.SRL16E_1                                                                                 |microblaze_v10_0_2_MB_SRL16E                                       |     1|
|1888  |                \Serial_Dbg_Intf.SRL16E_2                                                                                 |microblaze_v10_0_2_MB_SRL16E__parameterized0                       |     6|
|1889  |                \Serial_Dbg_Intf.SRL16E_3                                                                                 |microblaze_v10_0_2_MB_SRL16E__parameterized5                       |     1|
|1890  |                \Serial_Dbg_Intf.SRL16E_4                                                                                 |microblaze_v10_0_2_MB_SRL16E__parameterized6                       |     3|
|1891  |                \Serial_Dbg_Intf.SRL16E_7                                                                                 |microblaze_v10_0_2_MB_SRL16E__parameterized3                       |     1|
|1892  |                \Serial_Dbg_Intf.SRL16E_8                                                                                 |microblaze_v10_0_2_MB_SRL16E__parameterized3_412                   |     1|
|1893  |                \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                    |microblaze_v10_0_2_MB_SRL16E__parameterized1                       |     1|
|1894  |                \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                    |microblaze_v10_0_2_MB_SRL16E__parameterized2                       |     1|
|1895  |                \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                                    |microblaze_v10_0_2_MB_SRL16E__parameterized3_413                   |     1|
|1896  |                \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                                    |microblaze_v10_0_2_MB_SRL16E__parameterized4                       |     1|
|1897  |                \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                    |microblaze_v10_0_2_MB_SRL16E__parameterized1_414                   |     1|
|1898  |                \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                    |microblaze_v10_0_2_MB_SRL16E__parameterized2_415                   |     2|
|1899  |                \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                                    |microblaze_v10_0_2_MB_SRL16E__parameterized3_416                   |     1|
|1900  |                \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                                    |microblaze_v10_0_2_MB_SRL16E__parameterized4_417                   |     1|
|1901  |                \Serial_Dbg_Intf.sync_dbg_brk_hit                                                                         |mb_sync_bit__parameterized4                                        |     1|
|1902  |                \Serial_Dbg_Intf.sync_dbg_hit                                                                             |mb_sync_vec                                                        |     1|
|1903  |                  \sync_bits[0].sync_bit                                                                                  |mb_sync_bit__parameterized4_450                                    |     1|
|1904  |                \Serial_Dbg_Intf.sync_dbg_wakeup                                                                          |mb_sync_bit__parameterized1_418                                    |     3|
|1905  |                \Serial_Dbg_Intf.sync_pause                                                                               |mb_sync_bit__parameterized4_419                                    |     2|
|1906  |                \Serial_Dbg_Intf.sync_running_clock                                                                       |mb_sync_bit__parameterized4_420                                    |     1|
|1907  |                \Serial_Dbg_Intf.sync_sample                                                                              |mb_sync_vec__parameterized1                                        |    29|
|1908  |                  \sync_bits[0].sync_bit                                                                                  |mb_sync_bit_440                                                    |     3|
|1909  |                  \sync_bits[1].sync_bit                                                                                  |mb_sync_bit_441                                                    |     3|
|1910  |                  \sync_bits[2].sync_bit                                                                                  |mb_sync_bit_442                                                    |     3|
|1911  |                  \sync_bits[3].sync_bit                                                                                  |mb_sync_bit_443                                                    |     3|
|1912  |                  \sync_bits[4].sync_bit                                                                                  |mb_sync_bit_444                                                    |     3|
|1913  |                  \sync_bits[5].sync_bit                                                                                  |mb_sync_bit_445                                                    |     4|
|1914  |                  \sync_bits[6].sync_bit                                                                                  |mb_sync_bit_446                                                    |     3|
|1915  |                  \sync_bits[7].sync_bit                                                                                  |mb_sync_bit_447                                                    |     3|
|1916  |                  \sync_bits[8].sync_bit                                                                                  |mb_sync_bit_448                                                    |     2|
|1917  |                  \sync_bits[9].sync_bit                                                                                  |mb_sync_bit_449                                                    |     2|
|1918  |                \Serial_Dbg_Intf.sync_sleep                                                                               |mb_sync_bit__parameterized4_421                                    |     1|
|1919  |                \Serial_Dbg_Intf.sync_stop_CPU                                                                            |mb_sync_bit__parameterized4_422                                    |     1|
|1920  |                \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                     |address_hit                                                        |    23|
|1921  |                  \Compare[0].MUXCY_I                                                                                     |microblaze_v10_0_2_MB_MUXCY                                        |     1|
|1922  |                  \Compare[0].SRLC16E_I                                                                                   |MB_SRLC16E                                                         |     3|
|1923  |                  \Compare[1].MUXCY_I                                                                                     |microblaze_v10_0_2_MB_MUXCY_425                                    |     1|
|1924  |                  \Compare[1].SRLC16E_I                                                                                   |MB_SRLC16E_426                                                     |     1|
|1925  |                  \Compare[2].MUXCY_I                                                                                     |microblaze_v10_0_2_MB_MUXCY_427                                    |     1|
|1926  |                  \Compare[2].SRLC16E_I                                                                                   |MB_SRLC16E_428                                                     |     1|
|1927  |                  \Compare[3].MUXCY_I                                                                                     |microblaze_v10_0_2_MB_MUXCY_429                                    |     1|
|1928  |                  \Compare[3].SRLC16E_I                                                                                   |MB_SRLC16E_430                                                     |     1|
|1929  |                  \Compare[4].MUXCY_I                                                                                     |microblaze_v10_0_2_MB_MUXCY_431                                    |     1|
|1930  |                  \Compare[4].SRLC16E_I                                                                                   |MB_SRLC16E_432                                                     |     1|
|1931  |                  \Compare[5].MUXCY_I                                                                                     |microblaze_v10_0_2_MB_MUXCY_433                                    |     1|
|1932  |                  \Compare[5].SRLC16E_I                                                                                   |MB_SRLC16E_434                                                     |     1|
|1933  |                  \Compare[6].MUXCY_I                                                                                     |microblaze_v10_0_2_MB_MUXCY_435                                    |     1|
|1934  |                  \Compare[6].SRLC16E_I                                                                                   |MB_SRLC16E_436                                                     |     1|
|1935  |                  \Compare[7].MUXCY_I                                                                                     |microblaze_v10_0_2_MB_MUXCY_437                                    |     1|
|1936  |                  \Compare[7].SRLC16E_I                                                                                   |MB_SRLC16E_438                                                     |     1|
|1937  |                  \The_First_BreakPoints.MUXCY_Post                                                                       |microblaze_v10_0_2_MB_MUXCY_439                                    |     5|
|1938  |                sync_trig_ack_in_0                                                                                        |mb_sync_bit__parameterized1_423                                    |     2|
|1939  |                sync_trig_out_0                                                                                           |mb_sync_bit__parameterized1_424                                    |     2|
|1940  |            Reset_DFF                                                                                                     |mb_sync_bit                                                        |     2|
|1941  |            \Using_Async_Interrupt.Interrupt_DFF                                                                          |mb_sync_bit__parameterized1                                        |     1|
|1942  |            \Using_Async_Wakeup_0.Wakeup_DFF                                                                              |mb_sync_bit_410                                                    |     2|
|1943  |            \Using_Async_Wakeup_1.Wakeup_DFF                                                                              |mb_sync_bit_411                                                    |     3|
|1944  |      axi_quad_spi_flash                                                                                                  |mysys_axi_quad_spi_0_0                                             |   908|
|1945  |        U0                                                                                                                |axi_quad_spi                                                       |   908|
|1946  |          \NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                                  |axi_quad_spi_top                                                   |   908|
|1947  |            \QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                           |axi_lite_ipif                                                      |   176|
|1948  |              I_SLAVE_ATTACHMENT                                                                                          |slave_attachment                                                   |   176|
|1949  |                I_DECODER                                                                                                 |address_decoder                                                    |   114|
|1950  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized0                     |     1|
|1951  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         |axi_lite_ipif_v3_0_4_pselect_f__parameterized10                    |     1|
|1952  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         |axi_lite_ipif_v3_0_4_pselect_f__parameterized11                    |     1|
|1953  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         |axi_lite_ipif_v3_0_4_pselect_f__parameterized12                    |     1|
|1954  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         |axi_lite_ipif_v3_0_4_pselect_f__parameterized13                    |     1|
|1955  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         |axi_lite_ipif_v3_0_4_pselect_f__parameterized14                    |     1|
|1956  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized1                     |     1|
|1957  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized2                     |     1|
|1958  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized3                     |     1|
|1959  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized4                     |     1|
|1960  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized5                     |     1|
|1961  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized6                     |     1|
|1962  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized7                     |     1|
|1963  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized8                     |     1|
|1964  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized9                     |     1|
|1965  |                  \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized19_406                |     1|
|1966  |                  \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized23_407                |     1|
|1967  |                  \MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized19_408                |     1|
|1968  |                  \MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized23_409                |     1|
|1969  |            \QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                     |qspi_core_interface                                                |   731|
|1970  |              CONTROL_REG_I                                                                                               |qspi_cntrl_reg                                                     |    15|
|1971  |              \FIFO_EXISTS.CLK_CROSS_I                                                                                    |cross_clk_sync_fifo_1                                              |    86|
|1972  |              \FIFO_EXISTS.FIFO_IF_MODULE_I                                                                               |qspi_fifo_ifmodule                                                 |    11|
|1973  |              \FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                               |cdc_sync_370                                                       |     2|
|1974  |              \FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                                            |axi_quad_spi_v3_2_11_counter_f                                     |    11|
|1975  |              \FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                              |cdc_sync_371                                                       |     5|
|1976  |              \FIFO_EXISTS.RX_FIFO_II                                                                                     |async_fifo_fg                                                      |   159|
|1977  |                \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                           |fifo_generator_v13_1_4_383                                         |   159|
|1978  |                  inst_fifo_gen                                                                                           |fifo_generator_v13_1_4_synth_384                                   |   159|
|1979  |                    \gconvfifo.rf                                                                                         |fifo_generator_top_385                                             |   159|
|1980  |                      \grf.rf                                                                                             |fifo_generator_ramfifo_386                                         |   159|
|1981  |                        \gntv_or_sync_fifo.gcx.clkx                                                                       |clk_x_pntrs_387                                                    |    46|
|1982  |                          \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |synchronizer_ff__parameterized0_402                                |     4|
|1983  |                          \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |synchronizer_ff__parameterized0_403                                |     4|
|1984  |                          \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |synchronizer_ff__parameterized0_404                                |     5|
|1985  |                          \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |synchronizer_ff__parameterized0_405                                |     5|
|1986  |                        \gntv_or_sync_fifo.gl0.rd                                                                         |rd_logic_388                                                       |    40|
|1987  |                          \gr1.gr1_int.rfwft                                                                              |rd_fwft_399                                                        |    19|
|1988  |                          \gras.rsts                                                                                      |rd_status_flags_as_400                                             |     2|
|1989  |                          rpntr                                                                                           |rd_bin_cntr_401                                                    |    19|
|1990  |                        \gntv_or_sync_fifo.gl0.wr                                                                         |wr_logic_389                                                       |    26|
|1991  |                          \gwas.wsts                                                                                      |wr_status_flags_as_397                                             |     4|
|1992  |                          wpntr                                                                                           |wr_bin_cntr_398                                                    |    22|
|1993  |                        \gntv_or_sync_fifo.mem                                                                            |memory_390                                                         |    23|
|1994  |                          \gdm.dm_gen.dm                                                                                  |dmem_396                                                           |    10|
|1995  |                        rstblk                                                                                            |reset_blk_ramfifo_391                                              |    23|
|1996  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |synchronizer_ff_392                                                |     2|
|1997  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |synchronizer_ff_393                                                |     2|
|1998  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |synchronizer_ff_394                                                |     2|
|1999  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |synchronizer_ff_395                                                |     2|
|2000  |              \FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                           |axi_quad_spi_v3_2_11_counter_f_372                                 |    14|
|2001  |              \FIFO_EXISTS.TX_FIFO_II                                                                                     |async_fifo_fg_373                                                  |   153|
|2002  |                \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                           |fifo_generator_v13_1_4                                             |   153|
|2003  |                  inst_fifo_gen                                                                                           |fifo_generator_v13_1_4_synth                                       |   153|
|2004  |                    \gconvfifo.rf                                                                                         |fifo_generator_top                                                 |   153|
|2005  |                      \grf.rf                                                                                             |fifo_generator_ramfifo                                             |   153|
|2006  |                        \gntv_or_sync_fifo.gcx.clkx                                                                       |clk_x_pntrs                                                        |    42|
|2007  |                          \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |synchronizer_ff__parameterized0_379                                |     4|
|2008  |                          \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |synchronizer_ff__parameterized0_380                                |     4|
|2009  |                          \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |synchronizer_ff__parameterized0_381                                |     5|
|2010  |                          \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |synchronizer_ff__parameterized0_382                                |     5|
|2011  |                        \gntv_or_sync_fifo.gl0.rd                                                                         |rd_logic                                                           |    33|
|2012  |                          \gr1.gr1_int.rfwft                                                                              |rd_fwft_378                                                        |    10|
|2013  |                          \gras.rsts                                                                                      |rd_status_flags_as                                                 |     2|
|2014  |                          rpntr                                                                                           |rd_bin_cntr                                                        |    21|
|2015  |                        \gntv_or_sync_fifo.gl0.wr                                                                         |wr_logic                                                           |    29|
|2016  |                          \gwas.wsts                                                                                      |wr_status_flags_as                                                 |     5|
|2017  |                          wpntr                                                                                           |wr_bin_cntr                                                        |    24|
|2018  |                        \gntv_or_sync_fifo.mem                                                                            |memory                                                             |    25|
|2019  |                          \gdm.dm_gen.dm                                                                                  |dmem                                                               |    10|
|2020  |                        rstblk                                                                                            |reset_blk_ramfifo                                                  |    23|
|2021  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |synchronizer_ff_374                                                |     2|
|2022  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |synchronizer_ff_375                                                |     2|
|2023  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |synchronizer_ff_376                                                |     2|
|2024  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |synchronizer_ff_377                                                |     2|
|2025  |              INTERRUPT_CONTROL_I                                                                                         |interrupt_control                                                  |    35|
|2026  |              \LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I                                              |qspi_startup_block                                                 |    13|
|2027  |              \LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                                            |qspi_mode_0_module                                                 |   130|
|2028  |              RESET_SYNC_AXI_SPI_CLK_INST                                                                                 |reset_sync_module                                                  |     4|
|2029  |              SOFT_RESET_I                                                                                                |soft_reset                                                         |    41|
|2030  |              \STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                                               |qspi_status_slave_sel_reg                                          |     4|
|2031  |      mdm_1                                                                                                               |mysys_mdm_1_0                                                      |   396|
|2032  |        U0                                                                                                                |MDM                                                                |   396|
|2033  |          MDM_Core_I1                                                                                                     |MDM_Core                                                           |   323|
|2034  |            JTAG_CONTROL_I                                                                                                |JTAG_CONTROL                                                       |   268|
|2035  |              \Use_BSCAN.FDC_I                                                                                            |MB_FDC_1                                                           |    43|
|2036  |              \Use_BSCAN.SYNC_FDRE                                                                                        |MB_FDRE_1                                                          |     4|
|2037  |              \Use_Config_SRL16E.SRL16E_1                                                                                 |mdm_v3_2_9_MB_SRL16E                                               |     1|
|2038  |              \Use_Config_SRL16E.SRL16E_2                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized0                               |     1|
|2039  |              \Use_ID_SRL16E.SRL16E_ID_1                                                                                  |mdm_v3_2_9_MB_SRL16E__parameterized1                               |     1|
|2040  |              \Use_ID_SRL16E.SRL16E_ID_2                                                                                  |mdm_v3_2_9_MB_SRL16E__parameterized2                               |     4|
|2041  |              \Use_UART.Ext_BRK_FDRSE                                                                                     |mdm_v3_2_9_MB_FDRSE                                                |     2|
|2042  |              \Use_UART.RX_FIFO_I                                                                                         |mdm_v3_2_9_SRL_FIFO                                                |    30|
|2043  |                \Addr_Counters[0].FDRE_I                                                                                  |mdm_v3_2_9_MB_FDRE_354                                             |     2|
|2044  |                \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                    |mdm_v3_2_9_MB_MUXCY_XORCY_355                                      |     2|
|2045  |                \Addr_Counters[1].FDRE_I                                                                                  |mdm_v3_2_9_MB_FDRE_356                                             |     2|
|2046  |                \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                    |mdm_v3_2_9_MB_MUXCY_XORCY_357                                      |     2|
|2047  |                \Addr_Counters[2].FDRE_I                                                                                  |mdm_v3_2_9_MB_FDRE_358                                             |     7|
|2048  |                \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                    |mdm_v3_2_9_MB_MUXCY_XORCY_359                                      |     2|
|2049  |                \Addr_Counters[3].FDRE_I                                                                                  |mdm_v3_2_9_MB_FDRE_360                                             |     2|
|2050  |                \Addr_Counters[3].No_MuxCY.XORCY_I                                                                        |mdm_v3_2_9_MB_XORCY_361                                            |     1|
|2051  |                \FIFO_RAM[0].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_362                           |     1|
|2052  |                \FIFO_RAM[1].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_363                           |     1|
|2053  |                \FIFO_RAM[2].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_364                           |     1|
|2054  |                \FIFO_RAM[3].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_365                           |     1|
|2055  |                \FIFO_RAM[4].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_366                           |     1|
|2056  |                \FIFO_RAM[5].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_367                           |     1|
|2057  |                \FIFO_RAM[6].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_368                           |     1|
|2058  |                \FIFO_RAM[7].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_369                           |     1|
|2059  |              \Use_UART.TX_FIFO_I                                                                                         |mdm_v3_2_9_SRL_FIFO_340                                            |    36|
|2060  |                \Addr_Counters[0].FDRE_I                                                                                  |mdm_v3_2_9_MB_FDRE_341                                             |     2|
|2061  |                \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                                    |mdm_v3_2_9_MB_MUXCY_XORCY                                          |     2|
|2062  |                \Addr_Counters[1].FDRE_I                                                                                  |mdm_v3_2_9_MB_FDRE_342                                             |     2|
|2063  |                \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                                    |mdm_v3_2_9_MB_MUXCY_XORCY_343                                      |     2|
|2064  |                \Addr_Counters[2].FDRE_I                                                                                  |mdm_v3_2_9_MB_FDRE_344                                             |     7|
|2065  |                \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                                    |mdm_v3_2_9_MB_MUXCY_XORCY_345                                      |     2|
|2066  |                \Addr_Counters[3].FDRE_I                                                                                  |mdm_v3_2_9_MB_FDRE_346                                             |     2|
|2067  |                \Addr_Counters[3].No_MuxCY.XORCY_I                                                                        |mdm_v3_2_9_MB_XORCY                                                |     1|
|2068  |                \FIFO_RAM[0].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3                               |     2|
|2069  |                \FIFO_RAM[1].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_347                           |     2|
|2070  |                \FIFO_RAM[2].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_348                           |     2|
|2071  |                \FIFO_RAM[3].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_349                           |     2|
|2072  |                \FIFO_RAM[4].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_350                           |     1|
|2073  |                \FIFO_RAM[5].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_351                           |     1|
|2074  |                \FIFO_RAM[6].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_352                           |     1|
|2075  |                \FIFO_RAM[7].D16.SRL16E_I                                                                                 |mdm_v3_2_9_MB_SRL16E__parameterized3_353                           |     2|
|2076  |            \Use_Uart.TX_Buffer_Empty_FDRE                                                                                |mdm_v3_2_9_MB_FDRE                                                 |     1|
|2077  |          \No_Dbg_Reg_Access.BUFG_DRCK                                                                                    |MB_BUFG                                                            |     1|
|2078  |          \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__parameterized1_335                                  |    62|
|2079  |            I_SLAVE_ATTACHMENT                                                                                            |slave_attachment__parameterized1_336                               |    62|
|2080  |              I_DECODER                                                                                                   |address_decoder__parameterized1_337                                |    34|
|2081  |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                            |axi_lite_ipif_v3_0_4_pselect_f__parameterized26_338                |     1|
|2082  |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                            |axi_lite_ipif_v3_0_4_pselect_f__parameterized28_339                |     1|
|2083  |          \Use_E2.BSCAN_I                                                                                                 |MB_BSCANE2                                                         |     9|
|2084  |      rst_clk_wiz_1_100M                                                                                                  |mysys_rst_clk_wiz_1_100M_0                                         |    66|
|2085  |        U0                                                                                                                |proc_sys_reset                                                     |    66|
|2086  |          EXT_LPF                                                                                                         |lpf                                                                |    23|
|2087  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                    |cdc_sync__parameterized5_333                                       |     6|
|2088  |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                    |cdc_sync__parameterized5_334                                       |     6|
|2089  |          SEQ                                                                                                             |sequence_psr_331                                                   |    38|
|2090  |            SEQ_COUNTER                                                                                                   |upcnt_n_332                                                        |    13|
|2091  |      rst_mig_7series_0_81M                                                                                               |mysys_rst_mig_7series_0_81M_0                                      |    66|
|2092  |        U0                                                                                                                |proc_sys_reset__parameterized1                                     |    66|
|2093  |          EXT_LPF                                                                                                         |lpf__parameterized0                                                |    23|
|2094  |            \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                   |cdc_sync__parameterized5                                           |     6|
|2095  |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                    |cdc_sync__parameterized5_330                                       |     6|
|2096  |          SEQ                                                                                                             |sequence_psr                                                       |    38|
|2097  |            SEQ_COUNTER                                                                                                   |upcnt_n                                                            |    13|
|2098  |      hier_mem                                                                                                            |hier_mem_imp_1RMG3T9                                               | 20211|
|2099  |        mig_7series_0                                                                                                     |mysys_mig_7series_0_0                                              | 11909|
|2100  |          u_mysys_mig_7series_0_0_mig                                                                                     |mysys_mig_7series_0_0_mig                                          | 11842|
|2101  |            \temp_mon_enabled.u_tempmon                                                                                   |mig_7series_v4_0_tempmon                                           |   172|
|2102  |            u_ddr2_clk_ibuf                                                                                               |mig_7series_v4_0_clk_ibuf                                          |     0|
|2103  |            u_ddr2_infrastructure                                                                                         |mig_7series_v4_0_infrastructure                                    |    90|
|2104  |            u_iodelay_ctrl                                                                                                |mig_7series_v4_0_iodelay_ctrl                                      |    18|
|2105  |            u_memc_ui_top_axi                                                                                             |mig_7series_v4_0_memc_ui_top_axi                                   | 11562|
|2106  |              mem_intfc0                                                                                                  |mig_7series_v4_0_mem_intfc                                         |  7011|
|2107  |                ddr_phy_top0                                                                                              |mig_7series_v4_0_ddr_phy_top                                       |  5778|
|2108  |                  u_ddr_calib_top                                                                                         |mig_7series_v4_0_ddr_calib_top                                     |  4541|
|2109  |                    \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                    |mig_7series_v4_0_ddr_phy_rdlvl                                     |  1649|
|2110  |                    ddr_phy_tempmon_0                                                                                     |mig_7series_v4_0_ddr_phy_tempmon                                   |   743|
|2111  |                    \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                                        |mig_7series_v4_0_ddr_phy_dqs_found_cal_hr                          |   264|
|2112  |                    \mb_wrlvl_off.u_phy_wrlvl_off_delay                                                                   |mig_7series_v4_0_ddr_phy_wrlvl_off_delay                           |    62|
|2113  |                    u_ddr_phy_init                                                                                        |mig_7series_v4_0_ddr_phy_init                                      |  1232|
|2114  |                    u_ddr_phy_wrcal                                                                                       |mig_7series_v4_0_ddr_phy_wrcal                                     |   459|
|2115  |                  u_ddr_mc_phy_wrapper                                                                                    |mig_7series_v4_0_ddr_mc_phy_wrapper                                |  1232|
|2116  |                    \genblk24.phy_ctl_pre_fifo_0                                                                          |mig_7series_v4_0_ddr_of_pre_fifo                                   |    43|
|2117  |                    \genblk24.phy_ctl_pre_fifo_1                                                                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0                   |    43|
|2118  |                    \genblk24.phy_ctl_pre_fifo_2                                                                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0_325               |    43|
|2119  |                    u_ddr_mc_phy                                                                                          |mig_7series_v4_0_ddr_mc_phy                                        |  1037|
|2120  |                      \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                  |mig_7series_v4_0_ddr_phy_4lanes                                    |  1017|
|2121  |                        \ddr_byte_lane_A.ddr_byte_lane_A                                                                  |mig_7series_v4_0_ddr_byte_lane                                     |   405|
|2122  |                          ddr_byte_group_io                                                                               |mig_7series_v4_0_ddr_byte_group_io                                 |    32|
|2123  |                          \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |mig_7series_v4_0_ddr_if_post_fifo_328                              |   230|
|2124  |                          \of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1_329               |    61|
|2125  |                        \ddr_byte_lane_B.ddr_byte_lane_B                                                                  |mig_7series_v4_0_ddr_byte_lane__parameterized0                     |    89|
|2126  |                          ddr_byte_group_io                                                                               |mig_7series_v4_0_ddr_byte_group_io__parameterized0                 |    12|
|2127  |                          \of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1_327               |    73|
|2128  |                        \ddr_byte_lane_C.ddr_byte_lane_C                                                                  |mig_7series_v4_0_ddr_byte_lane__parameterized1                     |   393|
|2129  |                          ddr_byte_group_io                                                                               |mig_7series_v4_0_ddr_byte_group_io__parameterized1                 |    28|
|2130  |                          \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                  |mig_7series_v4_0_ddr_if_post_fifo                                  |   232|
|2131  |                          \of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1_326               |    60|
|2132  |                        \ddr_byte_lane_D.ddr_byte_lane_D                                                                  |mig_7series_v4_0_ddr_byte_lane__parameterized2                     |   107|
|2133  |                          ddr_byte_group_io                                                                               |mig_7series_v4_0_ddr_byte_group_io__parameterized2                 |    10|
|2134  |                          \of_pre_fifo_gen.u_ddr_of_pre_fifo                                                              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1                   |    93|
|2135  |                mc0                                                                                                       |mig_7series_v4_0_mc                                                |  1233|
|2136  |                  bank_mach0                                                                                              |mig_7series_v4_0_bank_mach                                         |   984|
|2137  |                    arb_mux0                                                                                              |mig_7series_v4_0_arb_mux                                           |   278|
|2138  |                      arb_row_col0                                                                                        |mig_7series_v4_0_arb_row_col                                       |   273|
|2139  |                        col_arb0                                                                                          |mig_7series_v4_0_round_robin_arb__parameterized1                   |    91|
|2140  |                        config_arb0                                                                                       |mig_7series_v4_0_round_robin_arb__parameterized1_322               |    31|
|2141  |                        \pre_4_1_1T_arb.pre_arb0                                                                          |mig_7series_v4_0_round_robin_arb__parameterized1_323               |    55|
|2142  |                        row_arb0                                                                                          |mig_7series_v4_0_round_robin_arb__parameterized1_324               |    85|
|2143  |                      arb_select0                                                                                         |mig_7series_v4_0_arb_select                                        |     5|
|2144  |                    \bank_cntrl[0].bank0                                                                                  |mig_7series_v4_0_bank_cntrl                                        |   169|
|2145  |                      bank_compare0                                                                                       |mig_7series_v4_0_bank_compare_321                                  |    64|
|2146  |                      bank_queue0                                                                                         |mig_7series_v4_0_bank_queue                                        |    62|
|2147  |                      bank_state0                                                                                         |mig_7series_v4_0_bank_state                                        |    43|
|2148  |                    \bank_cntrl[1].bank0                                                                                  |mig_7series_v4_0_bank_cntrl__parameterized0                        |   163|
|2149  |                      bank_compare0                                                                                       |mig_7series_v4_0_bank_compare_320                                  |    58|
|2150  |                      bank_queue0                                                                                         |mig_7series_v4_0_bank_queue__parameterized0                        |    59|
|2151  |                      bank_state0                                                                                         |mig_7series_v4_0_bank_state__parameterized0                        |    46|
|2152  |                    \bank_cntrl[2].bank0                                                                                  |mig_7series_v4_0_bank_cntrl__parameterized1                        |   163|
|2153  |                      bank_compare0                                                                                       |mig_7series_v4_0_bank_compare_319                                  |    55|
|2154  |                      bank_queue0                                                                                         |mig_7series_v4_0_bank_queue__parameterized1                        |    55|
|2155  |                      bank_state0                                                                                         |mig_7series_v4_0_bank_state__parameterized1                        |    53|
|2156  |                    \bank_cntrl[3].bank0                                                                                  |mig_7series_v4_0_bank_cntrl__parameterized2                        |   161|
|2157  |                      bank_compare0                                                                                       |mig_7series_v4_0_bank_compare                                      |    59|
|2158  |                      bank_queue0                                                                                         |mig_7series_v4_0_bank_queue__parameterized2                        |    60|
|2159  |                      bank_state0                                                                                         |mig_7series_v4_0_bank_state__parameterized2                        |    42|
|2160  |                    bank_common0                                                                                          |mig_7series_v4_0_bank_common                                       |    50|
|2161  |                  col_mach0                                                                                               |mig_7series_v4_0_col_mach                                          |    49|
|2162  |                  rank_mach0                                                                                              |mig_7series_v4_0_rank_mach                                         |   119|
|2163  |                    \rank_cntrl[0].rank_cntrl0                                                                            |mig_7series_v4_0_rank_cntrl                                        |    31|
|2164  |                    rank_common0                                                                                          |mig_7series_v4_0_rank_common                                       |    88|
|2165  |                      \maintenance_request.maint_arb0                                                                     |mig_7series_v4_0_round_robin_arb                                   |    15|
|2166  |              u_axi_mc                                                                                                    |mig_7series_v4_0_axi_mc                                            |  3635|
|2167  |                \USE_UPSIZER.upsizer_d2                                                                                   |mig_7series_v4_0_ddr_axi_upsizer                                   |  2255|
|2168  |                  \USE_READ.read_addr_inst                                                                                |mig_7series_v4_0_ddr_a_upsizer__parameterized0                     |   249|
|2169  |                    \USE_BURSTS.cmd_queue                                                                                 |mig_7series_v4_0_ddr_command_fifo_306                              |   148|
|2170  |                      \USE_FPGA_VALID_WRITE.new_write_inst                                                                |mig_7series_v4_0_ddr_carry_latch_or_312                            |     7|
|2171  |                      \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                           |mig_7series_v4_0_ddr_carry_and_313                                 |     2|
|2172  |                      \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                           |mig_7series_v4_0_ddr_carry_and_314                                 |     1|
|2173  |                      \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                       |mig_7series_v4_0_ddr_carry_and_315                                 |     1|
|2174  |                      \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                       |mig_7series_v4_0_ddr_carry_and_316                                 |     1|
|2175  |                      \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                       |mig_7series_v4_0_ddr_carry_and_317                                 |     1|
|2176  |                      \USE_FPGA_VALID_WRITE.valid_write_inst                                                              |mig_7series_v4_0_ddr_carry_and_318                                 |     4|
|2177  |                    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                |mig_7series_v4_0_ddr_carry_latch_and_307                           |     1|
|2178  |                    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                |mig_7series_v4_0_ddr_carry_latch_and_308                           |     1|
|2179  |                    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                |mig_7series_v4_0_ddr_carry_latch_and_309                           |     1|
|2180  |                    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                |mig_7series_v4_0_ddr_carry_latch_and_310                           |     1|
|2181  |                    \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                    |mig_7series_v4_0_ddr_carry_and_311                                 |     1|
|2182  |                  \USE_READ.read_data_inst                                                                                |mig_7series_v4_0_ddr_r_upsizer                                     |   293|
|2183  |                    \USE_FPGA_CTRL.cmd_ready_inst                                                                         |mig_7series_v4_0_ddr_carry_latch_and_283                           |     2|
|2184  |                    \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                                    |mig_7series_v4_0_ddr_carry_and_284                                 |     2|
|2185  |                    \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                                 |mig_7series_v4_0_ddr_carry_or_285                                  |     2|
|2186  |                    \USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                          |mig_7series_v4_0_ddr_comparator_sel_286                            |     4|
|2187  |                      \LUT_LEVEL[0].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_302                                 |     1|
|2188  |                      \LUT_LEVEL[1].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_303                                 |     1|
|2189  |                      \LUT_LEVEL[2].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_304                                 |     1|
|2190  |                      \LUT_LEVEL[3].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_305                                 |     1|
|2191  |                    \USE_FPGA_LAST_WORD.last_beat_inst                                                                    |mig_7series_v4_0_ddr_comparator_sel_static__parameterized0_287     |     9|
|2192  |                      \LUT_LEVEL[0].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_298                                 |     2|
|2193  |                      \LUT_LEVEL[1].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_299                                 |     2|
|2194  |                      \LUT_LEVEL[2].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_300                                 |     2|
|2195  |                      \LUT_LEVEL[3].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_301                                 |     3|
|2196  |                    \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                          |mig_7series_v4_0_ddr_comparator_sel_static_288                     |     4|
|2197  |                      \LUT_LEVEL[0].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_296                                 |     2|
|2198  |                      \LUT_LEVEL[1].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_297                                 |     2|
|2199  |                    \USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                                 |mig_7series_v4_0_ddr_carry_and_289                                 |     1|
|2200  |                    \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                 |mig_7series_v4_0_ddr_carry_and_290                                 |     1|
|2201  |                    \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                             |mig_7series_v4_0_ddr_carry_and_291                                 |     1|
|2202  |                    \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                           |mig_7series_v4_0_ddr_carry_and_292                                 |     2|
|2203  |                    \USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                                      |mig_7series_v4_0_ddr_carry_or_293                                  |     1|
|2204  |                    \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                  |mig_7series_v4_0_ddr_carry_and_294                                 |     1|
|2205  |                    \USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                                |mig_7series_v4_0_ddr_carry_and_295                                 |     1|
|2206  |                  \USE_WRITE.write_addr_inst                                                                              |mig_7series_v4_0_ddr_a_upsizer                                     |   299|
|2207  |                    \USE_BURSTS.cmd_queue                                                                                 |mig_7series_v4_0_ddr_command_fifo                                  |   198|
|2208  |                      \USE_FPGA_VALID_WRITE.new_write_inst                                                                |mig_7series_v4_0_ddr_carry_latch_or                                |     7|
|2209  |                      \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                           |mig_7series_v4_0_ddr_carry_and_277                                 |     2|
|2210  |                      \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                           |mig_7series_v4_0_ddr_carry_and_278                                 |     1|
|2211  |                      \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                       |mig_7series_v4_0_ddr_carry_and_279                                 |     1|
|2212  |                      \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                       |mig_7series_v4_0_ddr_carry_and_280                                 |     1|
|2213  |                      \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                       |mig_7series_v4_0_ddr_carry_and_281                                 |     1|
|2214  |                      \USE_FPGA_VALID_WRITE.valid_write_inst                                                              |mig_7series_v4_0_ddr_carry_and_282                                 |     4|
|2215  |                    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                |mig_7series_v4_0_ddr_carry_latch_and_272                           |     1|
|2216  |                    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                |mig_7series_v4_0_ddr_carry_latch_and_273                           |     1|
|2217  |                    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                |mig_7series_v4_0_ddr_carry_latch_and_274                           |     1|
|2218  |                    \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                |mig_7series_v4_0_ddr_carry_latch_and_275                           |     1|
|2219  |                    \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                    |mig_7series_v4_0_ddr_carry_and_276                                 |     1|
|2220  |                  \USE_WRITE.write_data_inst                                                                              |mig_7series_v4_0_ddr_w_upsizer                                     |   714|
|2221  |                    \USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                          |mig_7series_v4_0_ddr_comparator_sel                                |     4|
|2222  |                      \LUT_LEVEL[0].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_268                                 |     1|
|2223  |                      \LUT_LEVEL[1].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_269                                 |     1|
|2224  |                      \LUT_LEVEL[2].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_270                                 |     1|
|2225  |                      \LUT_LEVEL[3].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_271                                 |     1|
|2226  |                    \USE_FPGA_LAST_WORD.last_beat_inst                                                                    |mig_7series_v4_0_ddr_comparator_sel_static__parameterized0         |     8|
|2227  |                      \LUT_LEVEL[0].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_264                                 |     2|
|2228  |                      \LUT_LEVEL[1].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_265                                 |     2|
|2229  |                      \LUT_LEVEL[2].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_266                                 |     2|
|2230  |                      \LUT_LEVEL[3].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_267                                 |     2|
|2231  |                    \USE_FPGA_LAST_WORD.last_word_inst                                                                    |mig_7series_v4_0_ddr_carry_and                                     |     1|
|2232  |                    \USE_FPGA_USE_WRAP.last_word_inst2                                                                    |mig_7series_v4_0_ddr_carry_and_250                                 |     1|
|2233  |                    \USE_FPGA_USE_WRAP.last_word_inst3                                                                    |mig_7series_v4_0_ddr_carry_and_251                                 |     1|
|2234  |                    \USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                                 |mig_7series_v4_0_ddr_carry_latch_and                               |    18|
|2235  |                    \USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                             |mig_7series_v4_0_ddr_carry_and_252                                 |     1|
|2236  |                    \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                          |mig_7series_v4_0_ddr_comparator_sel_static                         |     4|
|2237  |                      \LUT_LEVEL[0].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_262                                 |     2|
|2238  |                      \LUT_LEVEL[1].compare_inst                                                                          |mig_7series_v4_0_ddr_carry_and_263                                 |     2|
|2239  |                    \USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                             |mig_7series_v4_0_ddr_carry_or                                      |     1|
|2240  |                    \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                 |mig_7series_v4_0_ddr_carry_and_253                                 |     1|
|2241  |                    \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                            |mig_7series_v4_0_ddr_carry_and_254                                 |   147|
|2242  |                    \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                             |mig_7series_v4_0_ddr_carry_and_255                                 |     1|
|2243  |                    \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                            |mig_7series_v4_0_ddr_carry_and_256                                 |     1|
|2244  |                    \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                           |mig_7series_v4_0_ddr_carry_and_257                                 |     1|
|2245  |                    \USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                                 |mig_7series_v4_0_ddr_carry_and_258                                 |     1|
|2246  |                    \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                  |mig_7series_v4_0_ddr_carry_and_259                                 |     1|
|2247  |                    \USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                                 |mig_7series_v4_0_ddr_carry_and_260                                 |     1|
|2248  |                    \USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                                |mig_7series_v4_0_ddr_carry_and_261                                 |     1|
|2249  |                  mi_register_slice_inst                                                                                  |mig_7series_v4_0_ddr_axi_register_slice__parameterized0            |   419|
|2250  |                    r_pipe                                                                                                |mig_7series_v4_0_ddr_axic_register_slice__parameterized5           |   418|
|2251  |                  si_register_slice_inst                                                                                  |mig_7series_v4_0_ddr_axi_register_slice                            |   281|
|2252  |                    ar_pipe                                                                                               |mig_7series_v4_0_ddr_axic_register_slice                           |   134|
|2253  |                    aw_pipe                                                                                               |mig_7series_v4_0_ddr_axic_register_slice_249                       |   145|
|2254  |                axi_mc_ar_channel_0                                                                                       |mig_7series_v4_0_axi_mc_ar_channel                                 |   268|
|2255  |                  ar_cmd_fsm_0                                                                                            |mig_7series_v4_0_axi_mc_cmd_fsm                                    |   148|
|2256  |                  axi_mc_cmd_translator_0                                                                                 |mig_7series_v4_0_axi_mc_cmd_translator__parameterized0             |    69|
|2257  |                    axi_mc_incr_cmd_0                                                                                     |mig_7series_v4_0_axi_mc_incr_cmd__parameterized0                   |    56|
|2258  |                    axi_mc_wrap_cmd_0                                                                                     |mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0                   |    13|
|2259  |                axi_mc_aw_channel_0                                                                                       |mig_7series_v4_0_axi_mc_aw_channel                                 |   245|
|2260  |                  aw_cmd_fsm_0                                                                                            |mig_7series_v4_0_axi_mc_wr_cmd_fsm                                 |   124|
|2261  |                  axi_mc_cmd_translator_0                                                                                 |mig_7series_v4_0_axi_mc_cmd_translator                             |    72|
|2262  |                    axi_mc_incr_cmd_0                                                                                     |mig_7series_v4_0_axi_mc_incr_cmd                                   |    56|
|2263  |                    axi_mc_wrap_cmd_0                                                                                     |mig_7series_v4_0_axi_mc_wrap_cmd                                   |    16|
|2264  |                axi_mc_b_channel_0                                                                                        |mig_7series_v4_0_axi_mc_b_channel                                  |    23|
|2265  |                  bid_fifo_0                                                                                              |mig_7series_v4_0_axi_mc_fifo                                       |    19|
|2266  |                axi_mc_cmd_arbiter_0                                                                                      |mig_7series_v4_0_axi_mc_cmd_arbiter                                |    68|
|2267  |                axi_mc_r_channel_0                                                                                        |mig_7series_v4_0_axi_mc_r_channel                                  |   184|
|2268  |                  rd_data_fifo_0                                                                                          |mig_7series_v4_0_axi_mc_fifo__parameterized0                       |   148|
|2269  |                  transaction_fifo_0                                                                                      |mig_7series_v4_0_axi_mc_fifo__parameterized1                       |    26|
|2270  |                axi_mc_w_channel_0                                                                                        |mig_7series_v4_0_axi_mc_w_channel                                  |   583|
|2271  |              u_ui_top                                                                                                    |mig_7series_v4_0_ui_top                                            |   903|
|2272  |                ui_cmd0                                                                                                   |mig_7series_v4_0_ui_cmd                                            |   107|
|2273  |                ui_rd_data0                                                                                               |mig_7series_v4_0_ui_rd_data                                        |   224|
|2274  |                ui_wr_data0                                                                                               |mig_7series_v4_0_ui_wr_data                                        |   572|
|2275  |        axi_mem_intercon                                                                                                  |mysys_axi_mem_intercon_0                                           |  8280|
|2276  |          xbar                                                                                                            |mysys_xbar_1                                                       |  1746|
|2277  |            inst                                                                                                          |axi_crossbar_v2_1_13_axi_crossbar                                  |  1746|
|2278  |              \gen_samd.crossbar_samd                                                                                     |axi_crossbar_v2_1_13_crossbar                                      |  1746|
|2279  |                addr_arbiter_ar                                                                                           |axi_crossbar_v2_1_13_addr_arbiter                                  |   277|
|2280  |                addr_arbiter_aw                                                                                           |axi_crossbar_v2_1_13_addr_arbiter_228                              |   242|
|2281  |                \gen_decerr_slave.decerr_slave_inst                                                                       |axi_crossbar_v2_1_13_decerr_slave                                  |    47|
|2282  |                \gen_master_slots[0].gen_mi_write.wdata_mux_w                                                             |axi_crossbar_v2_1_13_wdata_mux                                     |   187|
|2283  |                  \gen_wmux.mux_w                                                                                         |generic_baseblocks_v2_1_0_mux_enc__parameterized1                  |   144|
|2284  |                  \gen_wmux.wmux_aw_fifo                                                                                  |axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1            |    43|
|2285  |                    \gen_srls[0].gen_rep[0].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl__parameterized1_246                |     2|
|2286  |                    \gen_srls[0].gen_rep[1].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl__parameterized1_247                |     2|
|2287  |                    \gen_srls[0].gen_rep[2].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl__parameterized1_248                |    10|
|2288  |                \gen_master_slots[0].reg_slice_mi                                                                         |axi_register_slice_v2_1_12_axi_register_slice__parameterized3      |   610|
|2289  |                  b_pipe                                                                                                  |axi_register_slice_v2_1_12_axic_register_slice__parameterized8_244 |    41|
|2290  |                  r_pipe                                                                                                  |axi_register_slice_v2_1_12_axic_register_slice__parameterized9_245 |   569|
|2291  |                \gen_master_slots[1].gen_mi_write.wdata_mux_w                                                             |axi_crossbar_v2_1_13_wdata_mux__parameterized0                     |    50|
|2292  |                  \gen_wmux.wmux_aw_fifo                                                                                  |axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2            |    50|
|2293  |                    \gen_srls[0].gen_rep[0].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl_241                                |     2|
|2294  |                    \gen_srls[0].gen_rep[1].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl_242                                |     2|
|2295  |                    \gen_srls[0].gen_rep[2].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl_243                                |     4|
|2296  |                \gen_master_slots[1].reg_slice_mi                                                                         |axi_register_slice_v2_1_12_axi_register_slice__parameterized3_229  |    68|
|2297  |                  b_pipe                                                                                                  |axi_register_slice_v2_1_12_axic_register_slice__parameterized8     |    28|
|2298  |                  r_pipe                                                                                                  |axi_register_slice_v2_1_12_axic_register_slice__parameterized9     |    40|
|2299  |                \gen_slave_slots[0].gen_si_read.si_transactor_ar                                                          |axi_crossbar_v2_1_13_si_transactor                                 |     8|
|2300  |                \gen_slave_slots[0].gen_si_write.si_transactor_aw                                                         |axi_crossbar_v2_1_13_si_transactor__parameterized0                 |    15|
|2301  |                \gen_slave_slots[0].gen_si_write.splitter_aw_si                                                           |axi_crossbar_v2_1_13_splitter_230                                  |     8|
|2302  |                \gen_slave_slots[0].gen_si_write.wdata_router_w                                                           |axi_crossbar_v2_1_13_wdata_router                                  |    31|
|2303  |                  wrouter_aw_fifo                                                                                         |axi_data_fifo_v2_1_11_axic_reg_srl_fifo                            |    31|
|2304  |                    \gen_srls[0].gen_rep[0].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl__parameterized1                    |     5|
|2305  |                \gen_slave_slots[1].gen_si_read.si_transactor_ar                                                          |axi_crossbar_v2_1_13_si_transactor__parameterized1                 |    16|
|2306  |                \gen_slave_slots[2].gen_si_read.si_transactor_ar                                                          |axi_crossbar_v2_1_13_si_transactor__parameterized2                 |     8|
|2307  |                \gen_slave_slots[2].gen_si_write.si_transactor_aw                                                         |axi_crossbar_v2_1_13_si_transactor__parameterized3                 |    13|
|2308  |                \gen_slave_slots[2].gen_si_write.splitter_aw_si                                                           |axi_crossbar_v2_1_13_splitter_231                                  |     9|
|2309  |                \gen_slave_slots[2].gen_si_write.wdata_router_w                                                           |axi_crossbar_v2_1_13_wdata_router__parameterized0                  |    26|
|2310  |                  wrouter_aw_fifo                                                                                         |axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0_239        |    26|
|2311  |                    \gen_srls[0].gen_rep[0].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl_240                                |     4|
|2312  |                \gen_slave_slots[3].gen_si_read.si_transactor_ar                                                          |axi_crossbar_v2_1_13_si_transactor__parameterized4                 |     8|
|2313  |                \gen_slave_slots[4].gen_si_write.si_transactor_aw                                                         |axi_crossbar_v2_1_13_si_transactor__parameterized5                 |    11|
|2314  |                \gen_slave_slots[4].gen_si_write.splitter_aw_si                                                           |axi_crossbar_v2_1_13_splitter_232                                  |     9|
|2315  |                \gen_slave_slots[4].gen_si_write.wdata_router_w                                                           |axi_crossbar_v2_1_13_wdata_router__parameterized0_233              |    27|
|2316  |                  wrouter_aw_fifo                                                                                         |axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0_237        |    27|
|2317  |                    \gen_srls[0].gen_rep[0].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl_238                                |     4|
|2318  |                \gen_slave_slots[5].gen_si_read.si_transactor_ar                                                          |axi_crossbar_v2_1_13_si_transactor__parameterized6                 |     8|
|2319  |                \gen_slave_slots[5].gen_si_write.si_transactor_aw                                                         |axi_crossbar_v2_1_13_si_transactor__parameterized7                 |    12|
|2320  |                \gen_slave_slots[5].gen_si_write.splitter_aw_si                                                           |axi_crossbar_v2_1_13_splitter_234                                  |     9|
|2321  |                \gen_slave_slots[5].gen_si_write.wdata_router_w                                                           |axi_crossbar_v2_1_13_wdata_router__parameterized0_235              |    28|
|2322  |                  wrouter_aw_fifo                                                                                         |axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0            |    28|
|2323  |                    \gen_srls[0].gen_rep[0].srl_nx1                                                                       |axi_data_fifo_v2_1_11_ndeep_srl                                    |     4|
|2324  |                splitter_aw_mi                                                                                            |axi_crossbar_v2_1_13_splitter_236                                  |     6|
|2325  |          m00_couplers                                                                                                    |m00_couplers_imp_13S3JJM                                           |  1272|
|2326  |            auto_cc                                                                                                       |mysys_auto_cc_0                                                    |  1272|
|2327  |              inst                                                                                                        |axi_clock_converter_v2_1_11_axi_clock_converter                    |  1272|
|2328  |                \gen_clock_conv.gen_async_conv.asyncfifo_axi                                                              |fifo_generator_v13_1_4__parameterized0                             |  1271|
|2329  |                  inst_fifo_gen                                                                                           |fifo_generator_v13_1_4_synth__parameterized0                       |  1271|
|2330  |                    \gaxi_full_lite.gread_ch.grach2.axi_rach                                                              |fifo_generator_top__parameterized0                                 |   273|
|2331  |                      \grf.rf                                                                                             |fifo_generator_ramfifo__parameterized0_204                         |   273|
|2332  |                        \gntv_or_sync_fifo.gcx.clkx                                                                       |clk_x_pntrs__parameterized0_205                                    |    52|
|2333  |                          \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |synchronizer_ff__parameterized0_222                                |     4|
|2334  |                          \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |synchronizer_ff__parameterized0_223                                |     4|
|2335  |                          \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |synchronizer_ff__parameterized0_224                                |     4|
|2336  |                          \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |synchronizer_ff__parameterized0_225                                |     4|
|2337  |                          \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                           |synchronizer_ff__parameterized0_226                                |     5|
|2338  |                          \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                           |synchronizer_ff__parameterized0_227                                |     5|
|2339  |                        \gntv_or_sync_fifo.gl0.rd                                                                         |rd_logic__parameterized0_206                                       |    37|
|2340  |                          \gr1.gr1_int.rfwft                                                                              |rd_fwft_219                                                        |    17|
|2341  |                          \gras.rsts                                                                                      |rd_status_flags_as__parameterized0_220                             |     2|
|2342  |                          rpntr                                                                                           |rd_bin_cntr__parameterized0_221                                    |    18|
|2343  |                        \gntv_or_sync_fifo.gl0.wr                                                                         |wr_logic__parameterized0_207                                       |    21|
|2344  |                          \gwas.wsts                                                                                      |wr_status_flags_as__parameterized0_217                             |     5|
|2345  |                          wpntr                                                                                           |wr_bin_cntr__parameterized0_218                                    |    16|
|2346  |                        \gntv_or_sync_fifo.mem                                                                            |memory__parameterized0_208                                         |   139|
|2347  |                          \gdm.dm_gen.dm                                                                                  |dmem__parameterized0_216                                           |    75|
|2348  |                        rstblk                                                                                            |reset_blk_ramfifo__parameterized0_209                              |    23|
|2349  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |synchronizer_ff_210                                                |     1|
|2350  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |synchronizer_ff_211                                                |     1|
|2351  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |synchronizer_ff_212                                                |     2|
|2352  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |synchronizer_ff_213                                                |     2|
|2353  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                       |synchronizer_ff_214                                                |     1|
|2354  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                       |synchronizer_ff_215                                                |     1|
|2355  |                    \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                              |fifo_generator_top__parameterized3                                 |   287|
|2356  |                      \grf.rf                                                                                             |fifo_generator_ramfifo__parameterized3                             |   287|
|2357  |                        \gntv_or_sync_fifo.gcx.clkx                                                                       |clk_x_pntrs__parameterized0_183                                    |    52|
|2358  |                          \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |synchronizer_ff__parameterized0_198                                |     4|
|2359  |                          \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |synchronizer_ff__parameterized0_199                                |     4|
|2360  |                          \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |synchronizer_ff__parameterized0_200                                |     4|
|2361  |                          \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |synchronizer_ff__parameterized0_201                                |     4|
|2362  |                          \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                           |synchronizer_ff__parameterized0_202                                |     5|
|2363  |                          \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                           |synchronizer_ff__parameterized0_203                                |     5|
|2364  |                        \gntv_or_sync_fifo.gl0.rd                                                                         |rd_logic__parameterized0_184                                       |    37|
|2365  |                          \gr1.gr1_int.rfwft                                                                              |rd_fwft_195                                                        |    17|
|2366  |                          \gras.rsts                                                                                      |rd_status_flags_as__parameterized0_196                             |     2|
|2367  |                          rpntr                                                                                           |rd_bin_cntr__parameterized0_197                                    |    18|
|2368  |                        \gntv_or_sync_fifo.gl0.wr                                                                         |wr_logic__parameterized0_185                                       |    21|
|2369  |                          \gwas.wsts                                                                                      |wr_status_flags_as__parameterized0_193                             |     5|
|2370  |                          wpntr                                                                                           |wr_bin_cntr__parameterized0_194                                    |    16|
|2371  |                        \gntv_or_sync_fifo.mem                                                                            |memory__parameterized3                                             |   152|
|2372  |                          \gdm.dm_gen.dm                                                                                  |dmem__parameterized3                                               |    82|
|2373  |                        rstblk                                                                                            |reset_blk_ramfifo__parameterized0_186                              |    24|
|2374  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |synchronizer_ff_187                                                |     1|
|2375  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |synchronizer_ff_188                                                |     1|
|2376  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |synchronizer_ff_189                                                |     2|
|2377  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |synchronizer_ff_190                                                |     2|
|2378  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                       |synchronizer_ff_191                                                |     1|
|2379  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                       |synchronizer_ff_192                                                |     1|
|2380  |                    \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                             |fifo_generator_top__parameterized0_129                             |   273|
|2381  |                      \grf.rf                                                                                             |fifo_generator_ramfifo__parameterized0                             |   273|
|2382  |                        \gntv_or_sync_fifo.gcx.clkx                                                                       |clk_x_pntrs__parameterized0_162                                    |    52|
|2383  |                          \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |synchronizer_ff__parameterized0_177                                |     4|
|2384  |                          \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |synchronizer_ff__parameterized0_178                                |     4|
|2385  |                          \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |synchronizer_ff__parameterized0_179                                |     4|
|2386  |                          \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |synchronizer_ff__parameterized0_180                                |     4|
|2387  |                          \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                           |synchronizer_ff__parameterized0_181                                |     5|
|2388  |                          \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                           |synchronizer_ff__parameterized0_182                                |     5|
|2389  |                        \gntv_or_sync_fifo.gl0.rd                                                                         |rd_logic__parameterized0_163                                       |    37|
|2390  |                          \gr1.gr1_int.rfwft                                                                              |rd_fwft_174                                                        |    17|
|2391  |                          \gras.rsts                                                                                      |rd_status_flags_as__parameterized0_175                             |     2|
|2392  |                          rpntr                                                                                           |rd_bin_cntr__parameterized0_176                                    |    18|
|2393  |                        \gntv_or_sync_fifo.gl0.wr                                                                         |wr_logic__parameterized0_164                                       |    21|
|2394  |                          \gwas.wsts                                                                                      |wr_status_flags_as__parameterized0_172                             |     5|
|2395  |                          wpntr                                                                                           |wr_bin_cntr__parameterized0_173                                    |    16|
|2396  |                        \gntv_or_sync_fifo.mem                                                                            |memory__parameterized0                                             |   139|
|2397  |                          \gdm.dm_gen.dm                                                                                  |dmem__parameterized0                                               |    75|
|2398  |                        rstblk                                                                                            |reset_blk_ramfifo__parameterized0_165                              |    23|
|2399  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |synchronizer_ff_166                                                |     1|
|2400  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |synchronizer_ff_167                                                |     1|
|2401  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |synchronizer_ff_168                                                |     2|
|2402  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |synchronizer_ff_169                                                |     2|
|2403  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                       |synchronizer_ff_170                                                |     1|
|2404  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                       |synchronizer_ff_171                                                |     1|
|2405  |                    \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                             |fifo_generator_top__parameterized1                                 |   293|
|2406  |                      \grf.rf                                                                                             |fifo_generator_ramfifo__parameterized1                             |   293|
|2407  |                        \gntv_or_sync_fifo.gcx.clkx                                                                       |clk_x_pntrs__parameterized0_141                                    |    52|
|2408  |                          \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |synchronizer_ff__parameterized0_156                                |     4|
|2409  |                          \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |synchronizer_ff__parameterized0_157                                |     4|
|2410  |                          \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |synchronizer_ff__parameterized0_158                                |     4|
|2411  |                          \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |synchronizer_ff__parameterized0_159                                |     4|
|2412  |                          \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                           |synchronizer_ff__parameterized0_160                                |     5|
|2413  |                          \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                           |synchronizer_ff__parameterized0_161                                |     5|
|2414  |                        \gntv_or_sync_fifo.gl0.rd                                                                         |rd_logic__parameterized0_142                                       |    37|
|2415  |                          \gr1.gr1_int.rfwft                                                                              |rd_fwft_153                                                        |    17|
|2416  |                          \gras.rsts                                                                                      |rd_status_flags_as__parameterized0_154                             |     2|
|2417  |                          rpntr                                                                                           |rd_bin_cntr__parameterized0_155                                    |    18|
|2418  |                        \gntv_or_sync_fifo.gl0.wr                                                                         |wr_logic__parameterized0_143                                       |    21|
|2419  |                          \gwas.wsts                                                                                      |wr_status_flags_as__parameterized0_151                             |     5|
|2420  |                          wpntr                                                                                           |wr_bin_cntr__parameterized0_152                                    |    16|
|2421  |                        \gntv_or_sync_fifo.mem                                                                            |memory__parameterized1                                             |   159|
|2422  |                          \gdm.dm_gen.dm                                                                                  |dmem__parameterized1                                               |    86|
|2423  |                        rstblk                                                                                            |reset_blk_ramfifo__parameterized0_144                              |    23|
|2424  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |synchronizer_ff_145                                                |     1|
|2425  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |synchronizer_ff_146                                                |     1|
|2426  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |synchronizer_ff_147                                                |     2|
|2427  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |synchronizer_ff_148                                                |     2|
|2428  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                       |synchronizer_ff_149                                                |     1|
|2429  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                       |synchronizer_ff_150                                                |     1|
|2430  |                    \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                             |fifo_generator_top__parameterized2                                 |   145|
|2431  |                      \grf.rf                                                                                             |fifo_generator_ramfifo__parameterized2                             |   145|
|2432  |                        \gntv_or_sync_fifo.gcx.clkx                                                                       |clk_x_pntrs__parameterized0                                        |    52|
|2433  |                          \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |synchronizer_ff__parameterized0                                    |     4|
|2434  |                          \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |synchronizer_ff__parameterized0_136                                |     4|
|2435  |                          \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |synchronizer_ff__parameterized0_137                                |     4|
|2436  |                          \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |synchronizer_ff__parameterized0_138                                |     4|
|2437  |                          \gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                           |synchronizer_ff__parameterized0_139                                |     5|
|2438  |                          \gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                           |synchronizer_ff__parameterized0_140                                |     5|
|2439  |                        \gntv_or_sync_fifo.gl0.rd                                                                         |rd_logic__parameterized0                                           |    37|
|2440  |                          \gr1.gr1_int.rfwft                                                                              |rd_fwft                                                            |    17|
|2441  |                          \gras.rsts                                                                                      |rd_status_flags_as__parameterized0                                 |     2|
|2442  |                          rpntr                                                                                           |rd_bin_cntr__parameterized0                                        |    18|
|2443  |                        \gntv_or_sync_fifo.gl0.wr                                                                         |wr_logic__parameterized0                                           |    21|
|2444  |                          \gwas.wsts                                                                                      |wr_status_flags_as__parameterized0                                 |     5|
|2445  |                          wpntr                                                                                           |wr_bin_cntr__parameterized0                                        |    16|
|2446  |                        \gntv_or_sync_fifo.mem                                                                            |memory__parameterized2                                             |    11|
|2447  |                          \gdm.dm_gen.dm                                                                                  |dmem__parameterized2                                               |     6|
|2448  |                        rstblk                                                                                            |reset_blk_ramfifo__parameterized0                                  |    23|
|2449  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |synchronizer_ff_130                                                |     1|
|2450  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |synchronizer_ff_131                                                |     1|
|2451  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |synchronizer_ff_132                                                |     2|
|2452  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |synchronizer_ff_133                                                |     2|
|2453  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                       |synchronizer_ff_134                                                |     1|
|2454  |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                       |synchronizer_ff_135                                                |     1|
|2455  |          s00_couplers                                                                                                    |s00_couplers_imp_1O97KGP                                           |  1165|
|2456  |            auto_us                                                                                                       |mysys_auto_us_0                                                    |  1165|
|2457  |              inst                                                                                                        |axi_dwidth_converter_v2_1_12_top                                   |  1165|
|2458  |                \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                            |axi_dwidth_converter_v2_1_12_axi_upsizer_117                       |  1165|
|2459  |                  \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                 |axi_register_slice_v2_1_12_axi_register_slice_118                  |   205|
|2460  |                    r_pipe                                                                                                |axi_register_slice_v2_1_12_axic_register_slice__parameterized2_128 |   205|
|2461  |                  \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                         |axi_dwidth_converter_v2_1_12_r_upsizer_119                         |   147|
|2462  |                  \USE_READ.read_addr_inst                                                                                |axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0_120         |    98|
|2463  |                    \GEN_CMD_QUEUE.cmd_queue                                                                              |generic_baseblocks_v2_1_0_command_fifo_127                         |    97|
|2464  |                  \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                       |axi_dwidth_converter_v2_1_12_w_upsizer_121                         |   274|
|2465  |                  \USE_WRITE.write_addr_inst                                                                              |axi_dwidth_converter_v2_1_12_a_upsizer_122                         |   139|
|2466  |                    \GEN_CMD_QUEUE.cmd_queue                                                                              |generic_baseblocks_v2_1_0_command_fifo_126                         |   138|
|2467  |                  si_register_slice_inst                                                                                  |axi_register_slice_v2_1_12_axi_register_slice__parameterized0_123  |   302|
|2468  |                    ar_pipe                                                                                               |axi_register_slice_v2_1_12_axic_register_slice_124                 |   153|
|2469  |                    aw_pipe                                                                                               |axi_register_slice_v2_1_12_axic_register_slice_125                 |   149|
|2470  |          s01_couplers                                                                                                    |s01_couplers_imp_QV3IK1                                            |   608|
|2471  |            auto_us                                                                                                       |mysys_auto_us_1                                                    |   608|
|2472  |              inst                                                                                                        |axi_dwidth_converter_v2_1_12_top__parameterized0                   |   608|
|2473  |                \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                            |axi_dwidth_converter_v2_1_12_axi_upsizer__parameterized0_109       |   608|
|2474  |                  \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                 |axi_register_slice_v2_1_12_axi_register_slice_110                  |   205|
|2475  |                    r_pipe                                                                                                |axi_register_slice_v2_1_12_axic_register_slice__parameterized2_116 |   205|
|2476  |                  \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                         |axi_dwidth_converter_v2_1_12_r_upsizer_111                         |   148|
|2477  |                  \USE_READ.read_addr_inst                                                                                |axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0_112         |   101|
|2478  |                    \GEN_CMD_QUEUE.cmd_queue                                                                              |generic_baseblocks_v2_1_0_command_fifo_115                         |   100|
|2479  |                  si_register_slice_inst                                                                                  |axi_register_slice_v2_1_12_axi_register_slice__parameterized1_113  |   154|
|2480  |                    ar_pipe                                                                                               |axi_register_slice_v2_1_12_axic_register_slice_114                 |   154|
|2481  |          s02_couplers                                                                                                    |s02_couplers_imp_VJGUKO                                            |  1165|
|2482  |            auto_us                                                                                                       |mysys_auto_us_2                                                    |  1165|
|2483  |              inst                                                                                                        |axi_dwidth_converter_v2_1_12_top__2                                |  1165|
|2484  |                \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                            |axi_dwidth_converter_v2_1_12_axi_upsizer_97                        |  1165|
|2485  |                  \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                 |axi_register_slice_v2_1_12_axi_register_slice_98                   |   205|
|2486  |                    r_pipe                                                                                                |axi_register_slice_v2_1_12_axic_register_slice__parameterized2_108 |   205|
|2487  |                  \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                         |axi_dwidth_converter_v2_1_12_r_upsizer_99                          |   147|
|2488  |                  \USE_READ.read_addr_inst                                                                                |axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0_100         |    98|
|2489  |                    \GEN_CMD_QUEUE.cmd_queue                                                                              |generic_baseblocks_v2_1_0_command_fifo_107                         |    97|
|2490  |                  \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                       |axi_dwidth_converter_v2_1_12_w_upsizer_101                         |   274|
|2491  |                  \USE_WRITE.write_addr_inst                                                                              |axi_dwidth_converter_v2_1_12_a_upsizer_102                         |   139|
|2492  |                    \GEN_CMD_QUEUE.cmd_queue                                                                              |generic_baseblocks_v2_1_0_command_fifo_106                         |   138|
|2493  |                  si_register_slice_inst                                                                                  |axi_register_slice_v2_1_12_axi_register_slice__parameterized0_103  |   302|
|2494  |                    ar_pipe                                                                                               |axi_register_slice_v2_1_12_axic_register_slice_104                 |   153|
|2495  |                    aw_pipe                                                                                               |axi_register_slice_v2_1_12_axic_register_slice_105                 |   149|
|2496  |          s03_couplers                                                                                                    |s03_couplers_imp_1JL54BK                                           |   608|
|2497  |            auto_us                                                                                                       |mysys_auto_us_3                                                    |   608|
|2498  |              inst                                                                                                        |axi_dwidth_converter_v2_1_12_top__parameterized0__1                |   608|
|2499  |                \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                            |axi_dwidth_converter_v2_1_12_axi_upsizer__parameterized0           |   608|
|2500  |                  \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                 |axi_register_slice_v2_1_12_axi_register_slice_91                   |   205|
|2501  |                    r_pipe                                                                                                |axi_register_slice_v2_1_12_axic_register_slice__parameterized2_96  |   205|
|2502  |                  \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                         |axi_dwidth_converter_v2_1_12_r_upsizer_92                          |   148|
|2503  |                  \USE_READ.read_addr_inst                                                                                |axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0_93          |   101|
|2504  |                    \GEN_CMD_QUEUE.cmd_queue                                                                              |generic_baseblocks_v2_1_0_command_fifo_95                          |   100|
|2505  |                  si_register_slice_inst                                                                                  |axi_register_slice_v2_1_12_axi_register_slice__parameterized1      |   154|
|2506  |                    ar_pipe                                                                                               |axi_register_slice_v2_1_12_axic_register_slice_94                  |   154|
|2507  |          s04_couplers                                                                                                    |s04_couplers_imp_N4F8L6                                            |   551|
|2508  |            auto_us                                                                                                       |mysys_auto_us_4                                                    |   551|
|2509  |              inst                                                                                                        |axi_dwidth_converter_v2_1_12_top__parameterized1                   |   551|
|2510  |                \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                            |axi_dwidth_converter_v2_1_12_axi_upsizer__parameterized1           |   551|
|2511  |                  \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                       |axi_dwidth_converter_v2_1_12_w_upsizer_87                          |   205|
|2512  |                  \USE_WRITE.write_addr_inst                                                                              |axi_dwidth_converter_v2_1_12_a_upsizer_88                          |   196|
|2513  |                    \GEN_CMD_QUEUE.cmd_queue                                                                              |generic_baseblocks_v2_1_0_command_fifo_90                          |   195|
|2514  |                  si_register_slice_inst                                                                                  |axi_register_slice_v2_1_12_axi_register_slice__parameterized2      |   150|
|2515  |                    aw_pipe                                                                                               |axi_register_slice_v2_1_12_axic_register_slice_89                  |   150|
|2516  |          s05_couplers                                                                                                    |s05_couplers_imp_1T452AA                                           |  1165|
|2517  |            auto_us                                                                                                       |mysys_auto_us_5                                                    |  1165|
|2518  |              inst                                                                                                        |axi_dwidth_converter_v2_1_12_top__1                                |  1165|
|2519  |                \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                            |axi_dwidth_converter_v2_1_12_axi_upsizer                           |  1165|
|2520  |                  \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                 |axi_register_slice_v2_1_12_axi_register_slice                      |   205|
|2521  |                    r_pipe                                                                                                |axi_register_slice_v2_1_12_axic_register_slice__parameterized2     |   205|
|2522  |                  \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                         |axi_dwidth_converter_v2_1_12_r_upsizer                             |   147|
|2523  |                  \USE_READ.read_addr_inst                                                                                |axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0             |    98|
|2524  |                    \GEN_CMD_QUEUE.cmd_queue                                                                              |generic_baseblocks_v2_1_0_command_fifo_86                          |    97|
|2525  |                  \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                       |axi_dwidth_converter_v2_1_12_w_upsizer                             |   274|
|2526  |                  \USE_WRITE.write_addr_inst                                                                              |axi_dwidth_converter_v2_1_12_a_upsizer                             |   139|
|2527  |                    \GEN_CMD_QUEUE.cmd_queue                                                                              |generic_baseblocks_v2_1_0_command_fifo                             |   138|
|2528  |                  si_register_slice_inst                                                                                  |axi_register_slice_v2_1_12_axi_register_slice__parameterized0      |   302|
|2529  |                    ar_pipe                                                                                               |axi_register_slice_v2_1_12_axic_register_slice                     |   153|
|2530  |                    aw_pipe                                                                                               |axi_register_slice_v2_1_12_axic_register_slice_85                  |   149|
|2531  |        microblaze_0_local_memory                                                                                         |microblaze_0_local_memory_imp_19J0AAE                              |    22|
|2532  |          dlmb_bram_if_cntlr                                                                                              |mysys_dlmb_bram_if_cntlr_0                                         |     8|
|2533  |            U0                                                                                                            |lmb_bram_if_cntlr                                                  |     8|
|2534  |          dlmb_v10                                                                                                        |mysys_dlmb_v10_0                                                   |     1|
|2535  |            U0                                                                                                            |lmb_v10                                                            |     1|
|2536  |          ilmb_bram_if_cntlr                                                                                              |mysys_ilmb_bram_if_cntlr_0                                         |     8|
|2537  |            U0                                                                                                            |lmb_bram_if_cntlr__parameterized1                                  |     8|
|2538  |          ilmb_v10                                                                                                        |mysys_ilmb_v10_0                                                   |     1|
|2539  |            U0                                                                                                            |lmb_v10__1                                                         |     1|
|2540  |          lmb_bram                                                                                                        |mysys_lmb_bram_0                                                   |     4|
|2541  |            U0                                                                                                            |blk_mem_gen_v8_3_6                                                 |     4|
|2542  |              inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_3_6_synth                                           |     4|
|2543  |                \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                    |blk_mem_gen_top                                                    |     4|
|2544  |                  \valid.cstr                                                                                             |blk_mem_gen_generic_cstr                                           |     4|
|2545  |                    \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width                                             |     1|
|2546  |                      \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper                                           |     1|
|2547  |                    \ramloop[1].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized0                             |     1|
|2548  |                      \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized0                           |     1|
|2549  |                    \ramloop[2].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized1                             |     1|
|2550  |                      \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized1                           |     1|
|2551  |                    \ramloop[3].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized2                             |     1|
|2552  |                      \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized2                           |     1|
|2553  |      hier_periph                                                                                                         |hier_periph_imp_1N0RFM                                             |  9954|
|2554  |        AUDIO_0                                                                                                           |mysys_AUDIO_0_0                                                    |   281|
|2555  |          inst                                                                                                            |AUDIO_v1_0                                                         |   281|
|2556  |            AUDIO_v1_0_S00_AXI_inst                                                                                       |AUDIO_v1_0_S00_AXI                                                 |   281|
|2557  |        KEYBOARD_0                                                                                                        |mysys_KEYBOARD_0_1                                                 |   325|
|2558  |          inst                                                                                                            |KEYBOARD_v1_0                                                      |   325|
|2559  |            KEYBOARD_v1_0_S00_AXI_inst                                                                                    |KEYBOARD_v1_0_S00_AXI                                              |   325|
|2560  |              debounce                                                                                                    |debouncer                                                          |    39|
|2561  |        axi_dma_0                                                                                                         |mysys_axi_dma_0_0                                                  |  5463|
|2562  |          U0                                                                                                              |axi_dma                                                            |  5463|
|2563  |            \GEN_SG_ENGINE.I_SG_ENGINE                                                                                    |axi_sg                                                             |  1747|
|2564  |              \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                           |axi_sg_updt_mngr                                                   |   130|
|2565  |                I_UPDT_CMDSTS_IF                                                                                          |axi_sg_updt_cmdsts_if                                              |    15|
|2566  |                I_UPDT_SG                                                                                                 |axi_sg_updt_sm                                                     |   115|
|2567  |              \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                          |axi_sg_updt_q_mngr                                                 |   303|
|2568  |                \GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                              |axi_sg_updt_queue                                                  |   303|
|2569  |              \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                        |axi_sg_intrpt                                                      |   130|
|2570  |              I_SG_AXI_DATAMOVER                                                                                          |axi_sg_datamover                                                   |   380|
|2571  |                \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                      |axi_sg_mm2s_basic_wrap                                             |   141|
|2572  |                  I_ADDR_CNTL                                                                                             |axi_sg_addr_cntl                                                   |    37|
|2573  |                  I_CMD_STATUS                                                                                            |axi_sg_cmd_status_82                                               |    49|
|2574  |                    \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |axi_sg_fifo__parameterized0_83                                     |    15|
|2575  |                    I_CMD_FIFO                                                                                            |axi_sg_fifo_84                                                     |    34|
|2576  |                  I_MSTR_SCC                                                                                              |axi_sg_scc                                                         |    33|
|2577  |                  I_RD_DATA_CNTL                                                                                          |axi_sg_rddata_cntl                                                 |    13|
|2578  |                  I_RD_STATUS_CNTLR                                                                                       |axi_sg_rd_status_cntl                                              |     6|
|2579  |                  I_RESET                                                                                                 |axi_sg_reset                                                       |     3|
|2580  |                \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                      |axi_sg_s2mm_basic_wrap                                             |   239|
|2581  |                  I_ADDR_CNTL                                                                                             |axi_sg_addr_cntl__parameterized0                                   |    37|
|2582  |                  I_CMD_STATUS                                                                                            |axi_sg_cmd_status                                                  |    57|
|2583  |                    \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |axi_sg_fifo__parameterized0                                        |    14|
|2584  |                    I_CMD_FIFO                                                                                            |axi_sg_fifo                                                        |    43|
|2585  |                  I_MSTR_SCC                                                                                              |axi_sg_scc_wr                                                      |    35|
|2586  |                  I_WR_DATA_CNTL                                                                                          |axi_sg_wrdata_cntl                                                 |    56|
|2587  |                  I_WR_STATUS_CNTLR                                                                                       |axi_sg_wr_status_cntl                                              |    54|
|2588  |                    \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                           |axi_sg_fifo__parameterized2                                        |    22|
|2589  |                      \USE_SRL_FIFO.I_SYNC_FIFO                                                                           |srl_fifo_f__parameterized0                                         |    19|
|2590  |                        I_SRL_FIFO_RBU_F                                                                                  |srl_fifo_rbu_f__parameterized0                                     |    19|
|2591  |                          CNTR_INCR_DECR_ADDN_F_I                                                                         |cntr_incr_decr_addn_f_81                                           |     7|
|2592  |                          DYNSHREG_F_I                                                                                    |dynshreg_f__parameterized0                                         |    10|
|2593  |                    I_WRESP_STATUS_FIFO                                                                                   |axi_sg_fifo__parameterized1                                        |    17|
|2594  |                      \USE_SRL_FIFO.I_SYNC_FIFO                                                                           |srl_fifo_f_78                                                      |    14|
|2595  |                        I_SRL_FIFO_RBU_F                                                                                  |srl_fifo_rbu_f_79                                                  |    14|
|2596  |                          CNTR_INCR_DECR_ADDN_F_I                                                                         |cntr_incr_decr_addn_f_80                                           |     7|
|2597  |                          DYNSHREG_F_I                                                                                    |dynshreg_f                                                         |     5|
|2598  |              I_SG_FETCH_MNGR                                                                                             |axi_sg_ftch_mngr                                                   |   212|
|2599  |                I_FTCH_CMDSTS_IF                                                                                          |axi_sg_ftch_cmdsts_if                                              |    21|
|2600  |                I_FTCH_PNTR_MNGR                                                                                          |axi_sg_ftch_pntr                                                   |    94|
|2601  |                I_FTCH_SG                                                                                                 |axi_sg_ftch_sm                                                     |    97|
|2602  |              I_SG_FETCH_QUEUE                                                                                            |axi_sg_ftch_q_mngr                                                 |   566|
|2603  |                \GEN_QUEUE.FTCH_QUEUE_I                                                                                   |axi_sg_ftch_queue                                                  |   414|
|2604  |            \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                               |axi_dma_mm2s_mngr                                                  |   143|
|2605  |              \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                  |axi_dma_mm2s_sg_if                                                 |   111|
|2606  |                \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                                    |srl_fifo_f__parameterized1                                         |    44|
|2607  |                  I_SRL_FIFO_RBU_F                                                                                        |srl_fifo_rbu_f__parameterized1                                     |    44|
|2608  |                    CNTR_INCR_DECR_ADDN_F_I                                                                               |cntr_incr_decr_addn_f__parameterized0_77                           |    15|
|2609  |                    DYNSHREG_F_I                                                                                          |dynshreg_f__parameterized1                                         |    23|
|2610  |              \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                     |axi_dma_mm2s_sm                                                    |    16|
|2611  |              \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                         |axi_dma_mm2s_cmdsts_if                                             |    10|
|2612  |              \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                       |axi_dma_mm2s_sts_mngr                                              |     5|
|2613  |            \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                             |axi_dma_sofeof_gen                                                 |    14|
|2614  |            \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                               |axi_dma_s2mm_mngr                                                  |   119|
|2615  |              \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                  |axi_dma_s2mm_sg_if                                                 |    70|
|2616  |              \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                     |axi_dma_s2mm_sm                                                    |    17|
|2617  |              \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                         |axi_dma_s2mm_cmdsts_if                                             |    26|
|2618  |              \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                       |axi_dma_s2mm_sts_mngr                                              |     4|
|2619  |            \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                             |axi_dma_sofeof_gen_52                                              |    14|
|2620  |            I_AXI_DMA_REG_MODULE                                                                                          |axi_dma_reg_module                                                 |   503|
|2621  |              \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                              |axi_dma_lite_if                                                    |   222|
|2622  |              \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                     |axi_dma_register                                                   |   142|
|2623  |              \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                     |axi_dma_register_s2mm                                              |   139|
|2624  |            I_PRMRY_DATAMOVER                                                                                             |axi_datamover                                                      |  2832|
|2625  |              \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                          |axi_datamover_mm2s_full_wrap                                       |   951|
|2626  |                \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                         |axi_datamover_skid_buf_65                                          |   127|
|2627  |                \GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                              |axi_datamover_rd_sf                                                |   139|
|2628  |                  I_DATA_FIFO                                                                                             |axi_datamover_sfifo_autord                                         |   113|
|2629  |                    \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                          |sync_fifo_fg                                                       |   112|
|2630  |                      \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                  |fifo_generator_v13_1_4__parameterized1                             |   112|
|2631  |                        inst_fifo_gen                                                                                     |fifo_generator_v13_1_4_synth__parameterized1                       |   112|
|2632  |                          \gconvfifo.rf                                                                                   |fifo_generator_top__parameterized4                                 |   112|
|2633  |                            \grf.rf                                                                                       |fifo_generator_ramfifo__parameterized4                             |   112|
|2634  |                              \gntv_or_sync_fifo.gl0.rd                                                                   |rd_logic__parameterized1                                           |    81|
|2635  |                                \gr1.gr1_int.rfwft                                                                        |rd_fwft__parameterized0_76                                         |    24|
|2636  |                                \grss.gdc.dc                                                                              |dc_ss                                                              |    18|
|2637  |                                  \gsym_dc.dc                                                                             |updn_cntr                                                          |    18|
|2638  |                                \grss.rsts                                                                                |rd_status_flags_ss                                                 |     2|
|2639  |                                rpntr                                                                                     |rd_bin_cntr__parameterized1                                        |    37|
|2640  |                              \gntv_or_sync_fifo.gl0.wr                                                                   |wr_logic__parameterized1                                           |    29|
|2641  |                                \gwss.wsts                                                                                |wr_status_flags_ss                                                 |     5|
|2642  |                                wpntr                                                                                     |wr_bin_cntr__parameterized1_75                                     |    24|
|2643  |                              \gntv_or_sync_fifo.mem                                                                      |memory__parameterized4                                             |     2|
|2644  |                                \gbm.gbmg.gbmgb.ngecc.bmg                                                                 |blk_mem_gen_v8_3_6__parameterized1                                 |     2|
|2645  |                                  inst_blk_mem_gen                                                                        |blk_mem_gen_v8_3_6_synth__parameterized0                           |     2|
|2646  |                                    \gnbram.gnativebmg.native_blk_mem_gen                                                 |blk_mem_gen_top__parameterized0                                    |     2|
|2647  |                                      \valid.cstr                                                                         |blk_mem_gen_generic_cstr__parameterized0                           |     2|
|2648  |                                        \ramloop[0].ram.r                                                                 |blk_mem_gen_prim_width__parameterized3                             |     2|
|2649  |                                          \prim_noinit.ram                                                                |blk_mem_gen_prim_wrapper__parameterized3                           |     2|
|2650  |                  \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                          |axi_datamover_fifo__parameterized3                                 |    14|
|2651  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                                             |srl_fifo_f__parameterized4                                         |    10|
|2652  |                      I_SRL_FIFO_RBU_F                                                                                    |srl_fifo_rbu_f__parameterized4                                     |    10|
|2653  |                        CNTR_INCR_DECR_ADDN_F_I                                                                           |cntr_incr_decr_addn_f_74                                           |     8|
|2654  |                I_ADDR_CNTL                                                                                               |axi_datamover_addr_cntl                                            |   102|
|2655  |                  \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                         |axi_datamover_fifo__parameterized1_69                              |    56|
|2656  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                                             |srl_fifo_f__parameterized2_70                                      |    51|
|2657  |                      I_SRL_FIFO_RBU_F                                                                                    |srl_fifo_rbu_f__parameterized2_71                                  |    51|
|2658  |                        CNTR_INCR_DECR_ADDN_F_I                                                                           |cntr_incr_decr_addn_f_72                                           |     9|
|2659  |                        DYNSHREG_F_I                                                                                      |dynshreg_f__parameterized2_73                                      |    41|
|2660  |                I_CMD_STATUS                                                                                              |axi_datamover_cmd_status                                           |    73|
|2661  |                  \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                     |axi_datamover_fifo__parameterized0                                 |    15|
|2662  |                  I_CMD_FIFO                                                                                              |axi_datamover_fifo_68                                              |    58|
|2663  |                I_MSTR_PCC                                                                                                |axi_datamover_pcc                                                  |   372|
|2664  |                I_RD_DATA_CNTL                                                                                            |axi_datamover_rddata_cntl                                          |   123|
|2665  |                  \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                    |axi_datamover_fifo__parameterized2                                 |    48|
|2666  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                                             |srl_fifo_f__parameterized3                                         |    44|
|2667  |                      I_SRL_FIFO_RBU_F                                                                                    |srl_fifo_rbu_f__parameterized3                                     |    44|
|2668  |                        CNTR_INCR_DECR_ADDN_F_I                                                                           |cntr_incr_decr_addn_f_67                                           |    19|
|2669  |                        DYNSHREG_F_I                                                                                      |dynshreg_f__parameterized3                                         |    24|
|2670  |                I_RD_STATUS_CNTLR                                                                                         |axi_datamover_rd_status_cntl                                       |     8|
|2671  |                I_RESET                                                                                                   |axi_datamover_reset_66                                             |     5|
|2672  |              \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                          |axi_datamover_s2mm_full_wrap                                       |  1881|
|2673  |                \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                    |axi_datamover_skid_buf                                             |   131|
|2674  |                \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                      |axi_datamover_indet_btt                                            |   393|
|2675  |                  \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                  |axi_datamover_skid_buf__parameterized0                             |   132|
|2676  |                  I_DATA_FIFO                                                                                             |axi_datamover_sfifo_autord__parameterized1                         |   141|
|2677  |                    \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                          |sync_fifo_fg__parameterized1                                       |   140|
|2678  |                      \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                  |fifo_generator_v13_1_4__parameterized3                             |   140|
|2679  |                        inst_fifo_gen                                                                                     |fifo_generator_v13_1_4_synth__parameterized3                       |   140|
|2680  |                          \gconvfifo.rf                                                                                   |fifo_generator_top__parameterized6                                 |   140|
|2681  |                            \grf.rf                                                                                       |fifo_generator_ramfifo__parameterized6                             |   140|
|2682  |                              \gntv_or_sync_fifo.gl0.rd                                                                   |rd_logic__parameterized3                                           |    86|
|2683  |                                \gr1.gr1_int.rfwft                                                                        |rd_fwft__parameterized0                                            |    20|
|2684  |                                \grss.rsts                                                                                |rd_status_flags_ss__parameterized1                                 |    13|
|2685  |                                  c1                                                                                      |compare__parameterized2_63                                         |     5|
|2686  |                                  c2                                                                                      |compare__parameterized2_64                                         |     6|
|2687  |                                rpntr                                                                                     |rd_bin_cntr__parameterized3_62                                     |    53|
|2688  |                              \gntv_or_sync_fifo.gl0.wr                                                                   |wr_logic__parameterized3                                           |    47|
|2689  |                                \gwss.wsts                                                                                |wr_status_flags_ss__parameterized1                                 |    15|
|2690  |                                  c0                                                                                      |compare__parameterized2_60                                         |     6|
|2691  |                                  c1                                                                                      |compare__parameterized2_61                                         |     5|
|2692  |                                wpntr                                                                                     |wr_bin_cntr__parameterized3                                        |    32|
|2693  |                              \gntv_or_sync_fifo.mem                                                                      |memory__parameterized6                                             |     7|
|2694  |                                \gbm.gbmg.gbmgb.ngecc.bmg                                                                 |blk_mem_gen_v8_3_6__parameterized3                                 |     7|
|2695  |                                  inst_blk_mem_gen                                                                        |blk_mem_gen_v8_3_6_synth__parameterized1                           |     7|
|2696  |                                    \gnbram.gnativebmg.native_blk_mem_gen                                                 |blk_mem_gen_top__parameterized1                                    |     7|
|2697  |                                      \valid.cstr                                                                         |blk_mem_gen_generic_cstr__parameterized1                           |     7|
|2698  |                                        \ramloop[0].ram.r                                                                 |blk_mem_gen_prim_width__parameterized4                             |     7|
|2699  |                                          \prim_noinit.ram                                                                |blk_mem_gen_prim_wrapper__parameterized4                           |     7|
|2700  |                  I_XD_FIFO                                                                                               |axi_datamover_sfifo_autord__parameterized0                         |    82|
|2701  |                    \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                      |sync_fifo_fg__parameterized0                                       |    81|
|2702  |                      \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                  |fifo_generator_v13_1_4__parameterized2                             |    81|
|2703  |                        inst_fifo_gen                                                                                     |fifo_generator_v13_1_4_synth__parameterized2                       |    81|
|2704  |                          \gconvfifo.rf                                                                                   |fifo_generator_top__parameterized5                                 |    81|
|2705  |                            \grf.rf                                                                                       |fifo_generator_ramfifo__parameterized5                             |    81|
|2706  |                              \gntv_or_sync_fifo.gl0.rd                                                                   |rd_logic__parameterized2                                           |    29|
|2707  |                                \grhf.rhf                                                                                 |rd_handshaking_flags__parameterized1                               |     3|
|2708  |                                \grss.gdc.dc                                                                              |dc_ss__parameterized0                                              |     7|
|2709  |                                  \gsym_dc.dc                                                                             |updn_cntr__parameterized0                                          |     7|
|2710  |                                \grss.rsts                                                                                |rd_status_flags_ss__parameterized0                                 |     4|
|2711  |                                rpntr                                                                                     |rd_bin_cntr__parameterized2                                        |    15|
|2712  |                              \gntv_or_sync_fifo.gl0.wr                                                                   |wr_logic__parameterized2                                           |    17|
|2713  |                                \gwss.wsts                                                                                |wr_status_flags_ss__parameterized0                                 |     5|
|2714  |                                wpntr                                                                                     |wr_bin_cntr__parameterized2                                        |    12|
|2715  |                              \gntv_or_sync_fifo.mem                                                                      |memory__parameterized5                                             |    35|
|2716  |                                \gdm.dm_gen.dm                                                                            |dmem__parameterized4                                               |    35|
|2717  |                \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                    |axi_datamover_ibttcc                                               |   417|
|2718  |                \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                   |axi_datamover_s2mm_realign                                         |   362|
|2719  |                  \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                     |axi_datamover_s2mm_scatter                                         |   315|
|2720  |                    I_MSSAI_SKID_BUF                                                                                      |axi_datamover_mssai_skid_buf                                       |   147|
|2721  |                    I_TSTRB_FIFO                                                                                          |axi_datamover_fifo__parameterized8                                 |    35|
|2722  |                      \USE_SRL_FIFO.I_SYNC_FIFO                                                                           |srl_fifo_f__parameterized8                                         |    29|
|2723  |                        I_SRL_FIFO_RBU_F                                                                                  |srl_fifo_rbu_f__parameterized8                                     |    29|
|2724  |                          CNTR_INCR_DECR_ADDN_F_I                                                                         |cntr_incr_decr_addn_f__parameterized0                              |    15|
|2725  |                          DYNSHREG_F_I                                                                                    |dynshreg_f__parameterized8                                         |    13|
|2726  |                    SLICE_INSERTION                                                                                       |axi_datamover_slice                                                |    39|
|2727  |                  I_DRE_CNTL_FIFO                                                                                         |axi_datamover_fifo__parameterized7                                 |    37|
|2728  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                                             |srl_fifo_f__parameterized7                                         |    33|
|2729  |                      I_SRL_FIFO_RBU_F                                                                                    |srl_fifo_rbu_f__parameterized7                                     |    33|
|2730  |                        CNTR_INCR_DECR_ADDN_F_I                                                                           |cntr_incr_decr_addn_f_59                                           |    10|
|2731  |                        DYNSHREG_F_I                                                                                      |dynshreg_f__parameterized7                                         |    22|
|2732  |                I_ADDR_CNTL                                                                                               |axi_datamover_addr_cntl__parameterized0                            |   106|
|2733  |                  \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                         |axi_datamover_fifo__parameterized1                                 |    58|
|2734  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                                             |srl_fifo_f__parameterized2                                         |    54|
|2735  |                      I_SRL_FIFO_RBU_F                                                                                    |srl_fifo_rbu_f__parameterized2                                     |    54|
|2736  |                        CNTR_INCR_DECR_ADDN_F_I                                                                           |cntr_incr_decr_addn_f_58                                           |     9|
|2737  |                        DYNSHREG_F_I                                                                                      |dynshreg_f__parameterized2                                         |    44|
|2738  |                I_CMD_STATUS                                                                                              |axi_datamover_cmd_status__parameterized0                           |   101|
|2739  |                  \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                     |axi_datamover_fifo__parameterized4                                 |    43|
|2740  |                  I_CMD_FIFO                                                                                              |axi_datamover_fifo                                                 |    58|
|2741  |                I_RESET                                                                                                   |axi_datamover_reset                                                |     5|
|2742  |                I_S2MM_MMAP_SKID_BUF                                                                                      |axi_datamover_skid2mm_buf                                          |   113|
|2743  |                I_WR_DATA_CNTL                                                                                            |axi_datamover_wrdata_cntl                                          |   150|
|2744  |                  \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                    |axi_datamover_fifo__parameterized9                                 |    51|
|2745  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                                             |srl_fifo_f__parameterized9                                         |    47|
|2746  |                      I_SRL_FIFO_RBU_F                                                                                    |srl_fifo_rbu_f__parameterized9                                     |    47|
|2747  |                        CNTR_INCR_DECR_ADDN_F_I                                                                           |cntr_incr_decr_addn_f_57                                           |    20|
|2748  |                        DYNSHREG_F_I                                                                                      |dynshreg_f__parameterized9                                         |    26|
|2749  |                I_WR_STATUS_CNTLR                                                                                         |axi_datamover_wr_status_cntl                                       |   103|
|2750  |                  \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                        |axi_datamover_fifo__parameterized6                                 |    40|
|2751  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                                             |srl_fifo_f__parameterized6                                         |    36|
|2752  |                      I_SRL_FIFO_RBU_F                                                                                    |srl_fifo_rbu_f__parameterized6                                     |    36|
|2753  |                        CNTR_INCR_DECR_ADDN_F_I                                                                           |cntr_incr_decr_addn_f__parameterized1_56                           |    15|
|2754  |                        DYNSHREG_F_I                                                                                      |dynshreg_f__parameterized6                                         |    20|
|2755  |                  I_WRESP_STATUS_FIFO                                                                                     |axi_datamover_fifo__parameterized5                                 |    25|
|2756  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                                             |srl_fifo_f__parameterized5                                         |    21|
|2757  |                      I_SRL_FIFO_RBU_F                                                                                    |srl_fifo_rbu_f__parameterized5                                     |    21|
|2758  |                        CNTR_INCR_DECR_ADDN_F_I                                                                           |cntr_incr_decr_addn_f__parameterized1                              |    11|
|2759  |                        DYNSHREG_F_I                                                                                      |dynshreg_f__parameterized5                                         |     4|
|2760  |            I_RST_MODULE                                                                                                  |axi_dma_rst_module                                                 |    89|
|2761  |              \GEN_RESET_FOR_MM2S.RESET_I                                                                                 |axi_dma_reset                                                      |    34|
|2762  |              \GEN_RESET_FOR_S2MM.RESET_I                                                                                 |axi_dma_reset_53                                                   |    35|
|2763  |              REG_HRD_RST                                                                                                 |cdc_sync__parameterized0_54                                        |     5|
|2764  |              REG_HRD_RST_OUT                                                                                             |cdc_sync__parameterized0_55                                        |     4|
|2765  |        axi_gpio_LED                                                                                                      |mysys_axi_gpio_0_0                                                 |   390|
|2766  |          U0                                                                                                              |axi_gpio                                                           |   390|
|2767  |            AXI_LITE_IPIF_I                                                                                               |axi_lite_ipif__parameterized0                                      |    95|
|2768  |              I_SLAVE_ATTACHMENT                                                                                          |slave_attachment__parameterized0                                   |    95|
|2769  |                I_DECODER                                                                                                 |address_decoder__parameterized0                                    |    42|
|2770  |            gpio_core_1                                                                                                   |GPIO_Core                                                          |   277|
|2771  |              \Dual.INPUT_DOUBLE_REGS4                                                                                    |cdc_sync__parameterized1                                           |    64|
|2772  |              \Dual.INPUT_DOUBLE_REGS5                                                                                    |cdc_sync__parameterized1_51                                        |    64|
|2773  |        axi_tft_0                                                                                                         |mysys_axi_tft_0_0                                                  |  1672|
|2774  |          U0                                                                                                              |axi_tft                                                            |  1672|
|2775  |            AXI_LITE_IPIF_I                                                                                               |axi_lite_ipif__parameterized1                                      |   101|
|2776  |              I_SLAVE_ATTACHMENT                                                                                          |slave_attachment__parameterized1                                   |   101|
|2777  |                I_DECODER                                                                                                 |address_decoder__parameterized1                                    |    52|
|2778  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized26                    |     1|
|2779  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized28                    |     1|
|2780  |            AXI_MASTER_BURST_I                                                                                            |axi_master_burst                                                   |   626|
|2781  |              I_CMD_STATUS_MODULE                                                                                         |axi_master_burst_cmd_status                                        |    52|
|2782  |              I_RD_LLINK_ADAPTER                                                                                          |axi_master_burst_rd_llink                                          |    13|
|2783  |              I_RD_WR_CNTRL_MODULE                                                                                        |axi_master_burst_rd_wr_cntlr                                       |   546|
|2784  |                I_ADDR_CNTL                                                                                               |axi_master_burst_addr_cntl                                         |    49|
|2785  |                I_MSTR_PCC                                                                                                |axi_master_burst_pcc                                               |   326|
|2786  |                I_RD_DATA_CNTL                                                                                            |axi_master_burst_rddata_cntl                                       |    64|
|2787  |                I_RD_STATUS_CNTLR                                                                                         |axi_master_burst_rd_status_cntl                                    |     6|
|2788  |                I_READ_STREAM_SKID_BUF                                                                                    |axi_master_burst_skid_buf                                          |    66|
|2789  |                I_WRITE_MMAP_SKID_BUF                                                                                     |axi_master_burst_skid2mm_buf                                       |     8|
|2790  |                I_WRITE_STRM_SKID_BUF                                                                                     |axi_master_burst_skid_buf_50                                       |     5|
|2791  |                I_WR_STATUS_CNTLR                                                                                         |axi_master_burst_wr_status_cntl                                    |    17|
|2792  |                  I_WRESP_STATUS_FIFO                                                                                     |axi_master_burst_fifo                                              |    17|
|2793  |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                                             |srl_fifo_f                                                         |     9|
|2794  |                      I_SRL_FIFO_RBU_F                                                                                    |srl_fifo_rbu_f                                                     |     9|
|2795  |                        CNTR_INCR_DECR_ADDN_F_I                                                                           |cntr_incr_decr_addn_f                                              |     6|
|2796  |              I_RESET_MODULE                                                                                              |axi_master_burst_reset                                             |    15|
|2797  |            TFT_CTRL_I                                                                                                    |axi_tft_v2_0_16_tft_controller                                     |   921|
|2798  |              BASE_ADDR_SYNC                                                                                              |cdc_sync__parameterized4                                           |    44|
|2799  |              GET_LINE_SYNC                                                                                               |cdc_sync__parameterized3                                           |    18|
|2800  |              HSYNC_U2                                                                                                    |axi_tft_v2_0_16_h_sync                                             |    97|
|2801  |              I2C_DONE_SYNC                                                                                               |cdc_sync                                                           |     3|
|2802  |              INTR_EN_SYNC                                                                                                |cdc_sync__parameterized2                                           |     4|
|2803  |              LINE_BUFFER_U4                                                                                              |axi_tft_v2_0_16_line_buffer                                        |   429|
|2804  |                RAM                                                                                                       |async_fifo_fg__parameterized0                                      |   370|
|2805  |                  \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                         |fifo_generator_v13_1_4__parameterized4                             |   370|
|2806  |                    inst_fifo_gen                                                                                         |fifo_generator_v13_1_4_synth__parameterized4                       |   370|
|2807  |                      \gconvfifo.rf                                                                                       |fifo_generator_top__parameterized7                                 |   370|
|2808  |                        \grf.rf                                                                                           |fifo_generator_ramfifo__parameterized7                             |   370|
|2809  |                          \gntv_or_sync_fifo.gcx.clkx                                                                     |clk_x_pntrs__parameterized1                                        |   108|
|2810  |                            \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                         |synchronizer_ff__parameterized1                                    |     9|
|2811  |                            \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                         |synchronizer_ff__parameterized1_47                                 |     9|
|2812  |                            \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                         |synchronizer_ff__parameterized1_48                                 |    18|
|2813  |                            \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                         |synchronizer_ff__parameterized1_49                                 |    18|
|2814  |                          \gntv_or_sync_fifo.gl0.rd                                                                       |rd_logic__parameterized4                                           |    78|
|2815  |                            \gr1.gr1_int.rfwft                                                                            |rd_fwft__parameterized1_44                                         |    18|
|2816  |                            \gras.rsts                                                                                    |rd_status_flags_as__parameterized1                                 |    21|
|2817  |                              c0                                                                                          |compare__parameterized2_45                                         |     9|
|2818  |                              c1                                                                                          |compare__parameterized2_46                                         |    10|
|2819  |                            rpntr                                                                                         |rd_bin_cntr__parameterized3                                        |    39|
|2820  |                          \gntv_or_sync_fifo.gl0.wr                                                                       |wr_logic__parameterized4                                           |    68|
|2821  |                            \gwas.wsts                                                                                    |wr_status_flags_as__parameterized1                                 |    22|
|2822  |                              c1                                                                                          |compare__parameterized2                                            |     9|
|2823  |                              c2                                                                                          |compare__parameterized2_43                                         |    10|
|2824  |                            wpntr                                                                                         |wr_bin_cntr__parameterized4                                        |    46|
|2825  |                          \gntv_or_sync_fifo.mem                                                                          |memory__parameterized7                                             |    55|
|2826  |                            \gbm.gbmg.gbmga.ngecc.bmg                                                                     |blk_mem_gen_v8_3_6__parameterized5                                 |     1|
|2827  |                              inst_blk_mem_gen                                                                            |blk_mem_gen_v8_3_6_synth__parameterized2                           |     1|
|2828  |                                \gnbram.gnativebmg.native_blk_mem_gen                                                     |blk_mem_gen_top__parameterized2                                    |     1|
|2829  |                                  \valid.cstr                                                                             |blk_mem_gen_generic_cstr__parameterized2                           |     1|
|2830  |                                    \ramloop[0].ram.r                                                                     |blk_mem_gen_prim_width__parameterized5                             |     1|
|2831  |                                      \prim_noinit.ram                                                                    |blk_mem_gen_prim_wrapper__parameterized5                           |     1|
|2832  |                          rstblk                                                                                          |reset_blk_ramfifo__parameterized3                                  |    61|
|2833  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                               |synchronizer_ff_19                                                 |     1|
|2834  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                               |synchronizer_ff_20                                                 |     3|
|2835  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                               |synchronizer_ff_21                                                 |     1|
|2836  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                               |synchronizer_ff_22                                                 |     1|
|2837  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                       |synchronizer_ff_23                                                 |     1|
|2838  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst                    |synchronizer_ff_24                                                 |     1|
|2839  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst                   |synchronizer_ff_25                                                 |     1|
|2840  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                       |synchronizer_ff_26                                                 |     1|
|2841  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst                    |synchronizer_ff_27                                                 |     1|
|2842  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst                   |synchronizer_ff_28                                                 |     1|
|2843  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                       |synchronizer_ff_29                                                 |     5|
|2844  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst                    |synchronizer_ff_30                                                 |     1|
|2845  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst                   |synchronizer_ff_31                                                 |     1|
|2846  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst                       |synchronizer_ff_32                                                 |     1|
|2847  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst                    |synchronizer_ff_33                                                 |     3|
|2848  |                            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst                   |synchronizer_ff_34                                                 |     2|
|2849  |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                     |synchronizer_ff_35                                                 |     1|
|2850  |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                     |synchronizer_ff_36                                                 |     1|
|2851  |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                     |synchronizer_ff_37                                                 |     1|
|2852  |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                     |synchronizer_ff_38                                                 |     1|
|2853  |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                     |synchronizer_ff_39                                                 |     2|
|2854  |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                     |synchronizer_ff_40                                                 |     2|
|2855  |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                                     |synchronizer_ff_41                                                 |     2|
|2856  |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                                     |synchronizer_ff_42                                                 |     2|
|2857  |              SLAVE_REG_U6                                                                                                |axi_tft_v2_0_16_slave_register                                     |    74|
|2858  |              TFT_IF_U5                                                                                                   |axi_tft_v2_0_16_tft_interface                                      |    22|
|2859  |              TFT_ON_MAXI_SYNC                                                                                            |cdc_sync__parameterized2_14                                        |     5|
|2860  |              TFT_ON_TFT_SYNC                                                                                             |cdc_sync_15                                                        |     2|
|2861  |              VSYNC_U3                                                                                                    |axi_tft_v2_0_16_v_sync                                             |    73|
|2862  |              V_BP_SYNC                                                                                                   |cdc_sync__parameterized3_16                                        |    13|
|2863  |              V_INTR_SYNC                                                                                                 |cdc_sync__parameterized3_17                                        |    14|
|2864  |              V_P_SYNC                                                                                                    |cdc_sync__parameterized3_18                                        |    16|
|2865  |        axi_timer_0                                                                                                       |mysys_axi_timer_0_0                                                |   672|
|2866  |          U0                                                                                                              |axi_timer                                                          |   672|
|2867  |            AXI4_LITE_I                                                                                                   |axi_lite_ipif__parameterized2                                      |   197|
|2868  |              I_SLAVE_ATTACHMENT                                                                                          |slave_attachment__parameterized2                                   |   197|
|2869  |                I_DECODER                                                                                                 |address_decoder__parameterized2                                    |   128|
|2870  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized17                    |     1|
|2871  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized19                    |     1|
|2872  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized21                    |     1|
|2873  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized22                    |     1|
|2874  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized23                    |     1|
|2875  |                  \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |axi_lite_ipif_v3_0_4_pselect_f__parameterized24                    |     1|
|2876  |            TC_CORE_I                                                                                                     |tc_core                                                            |   475|
|2877  |              COUNTER_0_I                                                                                                 |count_module                                                       |   139|
|2878  |                COUNTER_I                                                                                                 |axi_timer_v2_0_14_counter_f_13                                     |   107|
|2879  |              \GEN_SECOND_TIMER.COUNTER_1_I                                                                               |count_module_10                                                    |   172|
|2880  |                COUNTER_I                                                                                                 |axi_timer_v2_0_14_counter_f                                        |   140|
|2881  |              READ_MUX_I                                                                                                  |mux_onehot_f                                                       |    64|
|2882  |              TIMER_CONTROL_I                                                                                             |timer_control                                                      |    99|
|2883  |                INPUT_DOUBLE_REGS                                                                                         |cdc_sync__parameterized0                                           |     5|
|2884  |                INPUT_DOUBLE_REGS2                                                                                        |cdc_sync__parameterized0_11                                        |     5|
|2885  |                INPUT_DOUBLE_REGS3                                                                                        |cdc_sync__parameterized0_12                                        |    14|
|2886  |        axis_data_fifo_0                                                                                                  |mysys_axis_data_fifo_0_0                                           |   184|
|2887  |          inst                                                                                                            |axis_data_fifo_v1_1_13_axis_data_fifo                              |   184|
|2888  |            \gen_fifo_generator.fifo_generator_inst                                                                       |fifo_generator_v13_1_4__parameterized5                             |   184|
|2889  |              inst_fifo_gen                                                                                               |fifo_generator_v13_1_4_synth__parameterized5                       |   184|
|2890  |                \gaxis_fifo.gaxisf.axisf                                                                                  |fifo_generator_top__parameterized8                                 |   184|
|2891  |                  \grf.rf                                                                                                 |fifo_generator_ramfifo__parameterized8                             |   184|
|2892  |                    \gntv_or_sync_fifo.gl0.rd                                                                             |rd_logic__parameterized5                                           |    65|
|2893  |                      \gr1.gdcf.dc                                                                                        |dc_ss_fwft                                                         |    19|
|2894  |                        dc                                                                                                |updn_cntr__parameterized2                                          |    19|
|2895  |                      \gr1.gr1_int.rfwft                                                                                  |rd_fwft__parameterized1                                            |    22|
|2896  |                      \grss.rsts                                                                                          |rd_status_flags_ss__parameterized2                                 |     2|
|2897  |                      rpntr                                                                                               |rd_bin_cntr__parameterized4                                        |    22|
|2898  |                    \gntv_or_sync_fifo.gl0.wr                                                                             |wr_logic__parameterized5                                           |    39|
|2899  |                      \gwss.wsts                                                                                          |wr_status_flags_ss__parameterized2                                 |     6|
|2900  |                      wpntr                                                                                               |wr_bin_cntr__parameterized1                                        |    33|
|2901  |                    \gntv_or_sync_fifo.mem                                                                                |memory__parameterized8                                             |    38|
|2902  |                      \gbm.gbmg.gbmga.ngecc.bmg                                                                           |blk_mem_gen_v8_3_6__parameterized7                                 |     1|
|2903  |                        inst_blk_mem_gen                                                                                  |blk_mem_gen_v8_3_6_synth__parameterized3                           |     1|
|2904  |                          \gnbram.gnativebmg.native_blk_mem_gen                                                           |blk_mem_gen_top__parameterized3                                    |     1|
|2905  |                            \valid.cstr                                                                                   |blk_mem_gen_generic_cstr__parameterized3                           |     1|
|2906  |                              \ramloop[0].ram.r                                                                           |blk_mem_gen_prim_width__parameterized6                             |     1|
|2907  |                                \prim_noinit.ram                                                                          |blk_mem_gen_prim_wrapper__parameterized6                           |     1|
|2908  |                    rstblk                                                                                                |reset_blk_ramfifo__parameterized4                                  |    42|
|2909  |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                     |synchronizer_ff                                                    |     1|
|2910  |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                     |synchronizer_ff_0                                                  |     2|
|2911  |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                     |synchronizer_ff_1                                                  |     1|
|2912  |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                          |synchronizer_ff_2                                                  |     1|
|2913  |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                          |synchronizer_ff_3                                                  |     1|
|2914  |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                           |synchronizer_ff_4                                                  |     1|
|2915  |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                           |synchronizer_ff_5                                                  |     1|
|2916  |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                           |synchronizer_ff_6                                                  |     2|
|2917  |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                           |synchronizer_ff_7                                                  |     2|
|2918  |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                           |synchronizer_ff_8                                                  |     1|
|2919  |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                           |synchronizer_ff_9                                                  |     2|
|2920  |        microblaze_0_axi_intc                                                                                             |mysys_axi_intc_0_0                                                 |   450|
|2921  |          U0                                                                                                              |axi_intc                                                           |   450|
|2922  |            AXI_LITE_IPIF_I                                                                                               |axi_lite_ipif__parameterized3                                      |   209|
|2923  |              I_SLAVE_ATTACHMENT                                                                                          |slave_attachment__parameterized3                                   |   209|
|2924  |                I_DECODER                                                                                                 |address_decoder__parameterized3                                    |   108|
|2925  |            INTC_CORE_I                                                                                                   |intc_core                                                          |   237|
|2926  |              \IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                                 |shared_ram_ivar                                                    |    96|
|2927  |        microblaze_0_axi_periph                                                                                           |mysys_microblaze_0_axi_periph_0                                    |   517|
|2928  |          xbar                                                                                                            |mysys_xbar_0                                                       |   517|
|2929  |            inst                                                                                                          |axi_crossbar_v2_1_13_axi_crossbar__parameterized0                  |   517|
|2930  |              \gen_sasd.crossbar_sasd_0                                                                                   |axi_crossbar_v2_1_13_crossbar_sasd                                 |   517|
|2931  |                addr_arbiter_inst                                                                                         |axi_crossbar_v2_1_13_addr_arbiter_sasd                             |   174|
|2932  |                \gen_decerr.decerr_slave_inst                                                                             |axi_crossbar_v2_1_13_decerr_slave__parameterized0                  |    23|
|2933  |                reg_slice_r                                                                                               |axi_register_slice_v2_1_12_axic_register_slice__parameterized4     |   234|
|2934  |                splitter_ar                                                                                               |axi_crossbar_v2_1_13_splitter                                      |     9|
|2935  |                splitter_aw                                                                                               |axi_crossbar_v2_1_13_splitter__parameterized0                      |    54|
|2936  |        microblaze_0_xlconcat                                                                                             |mysys_microblaze_0_xlconcat_0                                      |     0|
+------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:14 ; elapsed = 00:15:23 . Memory (MB): peak = 1892.371 ; gain = 1515.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27471 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:43 ; elapsed = 00:14:30 . Memory (MB): peak = 1892.371 ; gain = 1308.035
Synthesis Optimization Complete : Time (s): cpu = 00:15:15 ; elapsed = 00:15:24 . Memory (MB): peak = 1892.371 ; gain = 1515.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2642 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1226 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 288 instances
  FD => FDRE: 6 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDR => FDRE: 487 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 7 instances
  IOBUF => IOBUF (IBUF, OBUFT): 19 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 55 instances
  MULT_AND => LUT2: 10 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 203 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances
  SRL16 => SRL16E: 2 instances

2167 Infos, 765 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:37 ; elapsed = 00:15:48 . Memory (MB): peak = 1892.371 ; gain = 1519.461
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/game/game.runs/synth_1/microblaze_start.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1892.371 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1892.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 21 01:21:29 2017...
