

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s'
================================================================
* Date:           Tue May 13 20:25:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.725 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      485|    18998|  2.425 us|  94.990 us|  485|  18998|       no|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_426  |compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s  |        2|      155|  10.000 ns|  0.775 us|    2|  155|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      484|    18997|   4 ~ 157|          -|          -|   121|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     0|    4235|    8033|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|      61|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     0|    4296|    8126|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_426  |compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s  |       16|   0|  4235|  8033|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                             |                                                                       |       16|   0|  4235|  8033|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_810_p2   |         +|   0|  0|  14|           7|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_804_p2  |      icmp|   0|  0|  10|           7|           4|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          16|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |indvar_flatten_fu_416  |   9|          2|    7|         14|
    |layer5_out_blk_n       |   9|          2|    1|          2|
    |layer6_out_write       |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  65|         14|   12|         26|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                             | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                      |  3|   0|    3|          0|
    |ap_done_reg                                                                                    |  1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_426_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten_fu_416                                                                          |  7|   0|    7|          0|
    |ref_tmp_i_1_reg_906                                                                            |  8|   0|    8|          0|
    |ref_tmp_i_2_reg_911                                                                            |  8|   0|    8|          0|
    |ref_tmp_i_3_reg_916                                                                            |  8|   0|    8|          0|
    |start_once_reg                                                                                 |  1|   0|    1|          0|
    |trunc_ln57_4_reg_896                                                                           |  8|   0|    8|          0|
    |trunc_ln57_5_reg_901                                                                           |  8|   0|    8|          0|
    |trunc_ln57_reg_891                                                                             |  8|   0|    8|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                          | 61|   0|   61|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|layer5_out_dout            |   in|   48|     ap_fifo|                                                             layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    8|     ap_fifo|                                                             layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    8|     ap_fifo|                                                             layer5_out|       pointer|
|layer5_out_empty_n         |   in|    1|     ap_fifo|                                                             layer5_out|       pointer|
|layer5_out_read            |  out|    1|     ap_fifo|                                                             layer5_out|       pointer|
|layer6_out_din             |  out|  128|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    7|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    7|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_full_n          |   in|    1|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_write           |  out|    1|     ap_fifo|                                                             layer6_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

