Analysis & Synthesis report for spi_adc_data
Wed Aug 02 13:09:57 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component|altsyncram_onb1:auto_generated
 15. Source assignments for rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component|altsyncram_0eb1:auto_generated
 16. Source assignments for ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_itg1:auto_generated
 17. Parameter Settings for User Entity Instance: rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: dac_top:u_dac_top
 20. Parameter Settings for User Entity Instance: ram_1port:u_ram_1port|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: spi_slave:u_spi_slave
 22. Parameter Settings for User Entity Instance: spi_slave2:u_spi_slave2
 23. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. altsyncram Parameter Settings by Entity Instance
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "spi_slave2:u_spi_slave2"
 28. Port Connectivity Checks: "spi_slave:u_spi_slave"
 29. Port Connectivity Checks: "rom_1024_10b_tri:u_rom_1024_10b_tri"
 30. SignalTap II Logic Analyzer Settings
 31. Elapsed Time Per Partition
 32. Connections to In-System Debugging Instance "auto_signaltap_0"
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 02 13:09:57 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; spi_adc_data                                     ;
; Top-level Entity Name              ; spi_adc_data                                     ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 2,020                                            ;
;     Total combinational functions  ; 901                                              ;
;     Dedicated logic registers      ; 1,668                                            ;
; Total registers                    ; 1668                                             ;
; Total pins                         ; 42                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 205,916                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17A7       ;                    ;
; Top-level entity name                                                      ; spi_adc_data       ; spi_adc_data       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+--------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+--------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; spi_register.v                                         ; yes             ; User Verilog HDL File                  ; D:/Programing/FPGA_proj/ADC_SPI/spi_register.v                                       ;         ;
; dac_top.v                                              ; yes             ; User Verilog HDL File                  ; D:/Programing/FPGA_proj/ADC_SPI/dac_top.v                                            ;         ;
; spi_slave.v                                            ; yes             ; User Verilog HDL File                  ; D:/Programing/FPGA_proj/ADC_SPI/spi_slave.v                                          ;         ;
; spi_adc_data.v                                         ; yes             ; User Verilog HDL File                  ; D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v                                       ;         ;
; ipcore/1port_ram/ram_1port.v                           ; yes             ; User Wizard-Generated File             ; D:/Programing/FPGA_proj/ADC_SPI/ipcore/1port_ram/ram_1port.v                         ;         ;
; ipcore/pll/pll.v                                       ; yes             ; User Wizard-Generated File             ; D:/Programing/FPGA_proj/ADC_SPI/ipcore/pll/pll.v                                     ;         ;
; ipcore/rom/rom_1024_10b.v                              ; yes             ; User Wizard-Generated File             ; D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom/rom_1024_10b.v                            ;         ;
; ipcore/rom_tri/rom_1024_10b_tri.v                      ; yes             ; User Wizard-Generated File             ; D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom_tri/rom_1024_10b_tri.v                    ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                                         ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                             ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                             ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_onb1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_onb1.tdf                               ;         ;
; /programing/nuedc_2023/sin_wave_100x14.mif             ; yes             ; Auto-Found Memory Initialization File  ; /programing/nuedc_2023/sin_wave_100x14.mif                                           ;         ;
; db/altsyncram_0eb1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_0eb1.tdf                               ;         ;
; db/altsyncram_itg1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_itg1.tdf                               ;         ;
; spi_slave2.v                                           ; yes             ; Auto-Found Verilog HDL File            ; D:/Programing/FPGA_proj/ADC_SPI/spi_slave2.v                                         ;         ;
; altpll.tdf                                             ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; stratix_pll.inc                                        ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                                      ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                                      ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_altpll.v                                        ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/pll_altpll.v                                      ;         ;
; sld_signaltap.vhd                                      ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                 ; yes             ; Encrypted Megafunction                 ; d:/program/quartus 13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                    ; yes             ; Encrypted Megafunction                 ; d:/program/quartus 13.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                       ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                             ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                                          ; yes             ; Encrypted Megafunction                 ; d:/program/quartus 13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                           ; yes             ; Encrypted Megafunction                 ; d:/program/quartus 13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                                 ; yes             ; Encrypted Megafunction                 ; d:/program/quartus 13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_e124.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_e124.tdf                               ;         ;
; altdpram.tdf                                           ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                           ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                            ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                    ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                         ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                            ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                             ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                           ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                           ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_rsc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/mux_rsc.tdf                                       ;         ;
; lpm_decode.tdf                                         ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                             ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                        ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/decode_dvf.tdf                                    ;         ;
; lpm_counter.tdf                                        ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                           ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                        ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                ; yes             ; Megafunction                           ; d:/program/quartus 13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_qgi.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/cntr_qgi.tdf                                      ;         ;
; db/cmpr_tgc.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/cmpr_tgc.tdf                                      ;         ;
; db/cntr_g9j.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/cntr_g9j.tdf                                      ;         ;
; db/cntr_fgi.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/cntr_fgi.tdf                                      ;         ;
; db/cmpr_rgc.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/cmpr_rgc.tdf                                      ;         ;
; db/cntr_23j.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/cntr_23j.tdf                                      ;         ;
; db/cmpr_ngc.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/cmpr_ngc.tdf                                      ;         ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                 ; d:/program/quartus 13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                 ; d:/program/quartus 13.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                 ; d:/program/quartus 13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_i0b1.tdf ; yes             ; Auto-Generated Megafunction            ; D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_i0b1.tdf                               ;         ;
+--------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,020                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 901                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 455                                                                          ;
;     -- 3 input functions                    ; 223                                                                          ;
;     -- <=2 input functions                  ; 223                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 806                                                                          ;
;     -- arithmetic mode                      ; 95                                                                           ;
;                                             ;                                                                              ;
; Total registers                             ; 1668                                                                         ;
;     -- Dedicated logic registers            ; 1668                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 42                                                                           ;
; Total memory bits                           ; 205916                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1166                                                                         ;
; Total fan-out                               ; 10620                                                                        ;
; Average fan-out                             ; 3.80                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |spi_adc_data                                                                                           ; 901 (94)          ; 1668 (75)    ; 205916      ; 0            ; 0       ; 0         ; 42   ; 0            ; |spi_adc_data                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |dac_top:u_dac_top|                                                                                  ; 32 (32)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|dac_top:u_dac_top                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |pll:u_pll|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|pll:u_pll                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |pll_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;    |ram_1port:u_ram_1port|                                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|ram_1port:u_ram_1port                                                                                                                                                                                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|ram_1port:u_ram_1port|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram_itg1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_itg1:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;    |rom_1024_10b:u_rom_1024_10b|                                                                        ; 0 (0)             ; 0 (0)        ; 1372        ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|rom_1024_10b:u_rom_1024_10b                                                                                                                                                                                                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 1372        ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram_onb1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 1372        ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component|altsyncram_onb1:auto_generated                                                                                                                                                                                                                                           ; work         ;
;    |rom_1024_10b_tri:u_rom_1024_10b_tri|                                                                ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|rom_1024_10b_tri:u_rom_1024_10b_tri                                                                                                                                                                                                                                                                                                  ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram_0eb1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component|altsyncram_0eb1:auto_generated                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 564 (1)           ; 1386 (183)   ; 186368      ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 563 (0)           ; 1203 (0)     ; 186368      ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 563 (19)          ; 1203 (398)   ; 186368      ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 186368      ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_e124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 186368      ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 218 (3)           ; 474 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 182 (0)           ; 455 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 273 (273)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 182 (0)           ; 182 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 31 (31)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                            ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 178 (11)          ; 161 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_qgi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_fgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 91 (91)           ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |spi_register:comb_585|                                                                              ; 3 (3)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|spi_register:comb_585                                                                                                                                                                                                                                                                                                                ; work         ;
;    |spi_slave2:u_spi_slave2|                                                                            ; 35 (35)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|spi_slave2:u_spi_slave2                                                                                                                                                                                                                                                                                                              ; work         ;
;    |spi_slave:u_spi_slave|                                                                              ; 54 (54)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spi_adc_data|spi_slave:u_spi_slave                                                                                                                                                                                                                                                                                                                ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_itg1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Single Port      ; 1024         ; 16           ; --           ; --           ; 16384  ; None                                 ;
; rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component|altsyncram_onb1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; ROM              ; 98           ; 14           ; --           ; --           ; 1372   ; ../../NUEDC_2023/sin_wave_100x14.mif ;
; rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component|altsyncram_0eb1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; ROM              ; 1024         ; 14           ; --           ; --           ; 14336  ; ../dds_1024x14b_wave_tri.mif         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 91           ; 2048         ; 91           ; 186368 ; None                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |spi_adc_data|pll:u_pll                           ; D:/Programing/FPGA_proj/ADC_SPI/ipcore/pll/pll.v                  ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |spi_adc_data|ram_1port:u_ram_1port               ; D:/Programing/FPGA_proj/ADC_SPI/ipcore/1port_ram/ram_1port.v      ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |spi_adc_data|rom_1024_10b:u_rom_1024_10b         ; D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom/rom_1024_10b.v         ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |spi_adc_data|rom_1024_10b_tri:u_rom_1024_10b_tri ; D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom_tri/rom_1024_10b_tri.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; ADC_data_reg[12..15]                  ; Stuck at GND due to stuck port data_in      ;
; spi_slave:u_spi_slave|tx_flag         ; Merged with spi_slave2:u_spi_slave2|tx_flag ;
; spi_slave2:u_spi_slave2|spi_miso      ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 6 ;                                             ;
+---------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1668  ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 733   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 611   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cs_sync[0]                                                                                                                                                                     ; 4       ;
; cs_sync[1]                                                                                                                                                                     ; 3       ;
; spi_slave:u_spi_slave|cs_sync[1]                                                                                                                                               ; 14      ;
; spi_slave2:u_spi_slave2|cs_sync[1]                                                                                                                                             ; 12      ;
; spi_slave2:u_spi_slave2|sck_sync[1]                                                                                                                                            ; 4       ;
; spi_slave2:u_spi_slave2|sck_sync[0]                                                                                                                                            ; 5       ;
; spi_slave:u_spi_slave|sck_sync[0]                                                                                                                                              ; 5       ;
; spi_slave:u_spi_slave|sck_sync[1]                                                                                                                                              ; 4       ;
; spi_slave:u_spi_slave|cs_sync[0]                                                                                                                                               ; 1       ;
; spi_slave2:u_spi_slave2|cs_sync[0]                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 26                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |spi_adc_data|rd_addr[9]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |spi_adc_data|wr_addr[3]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |spi_adc_data|dac_top:u_dac_top|rd_addr[0]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |spi_adc_data|spi_slave2:u_spi_slave2|cnt_rxbit[3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |spi_adc_data|spi_slave:u_spi_slave|cnt_txbit[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |spi_adc_data|spi_slave:u_spi_slave|cnt_rxbit[2]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component|altsyncram_onb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component|altsyncram_0eb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_itg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+------------------------------+
; Parameter Name                     ; Value                                ; Type                         ;
+------------------------------------+--------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                      ;
; WIDTH_A                            ; 14                                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                                    ; Signed Integer               ;
; NUMWORDS_A                         ; 98                                   ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                      ;
; WIDTH_B                            ; 1                                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                      ;
; INIT_FILE                          ; ../../NUEDC_2023/sin_wave_100x14.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_onb1                      ; Untyped                      ;
+------------------------------------+--------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                         ;
+------------------------------------+------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                      ;
; WIDTH_A                            ; 14                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                           ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                         ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                      ;
; WIDTH_B                            ; 1                            ; Untyped                                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                      ;
; BYTE_SIZE                          ; 8                            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                      ;
; INIT_FILE                          ; ../dds_1024x14b_wave_tri.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_0eb1              ; Untyped                                      ;
+------------------------------------+------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_top:u_dac_top ;
+----------------+------------+----------------------------------+
; Parameter Name ; Value      ; Type                             ;
+----------------+------------+----------------------------------+
; FREQ_ADJ       ; 0000000000 ; Unsigned Binary                  ;
+----------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_1port:u_ram_1port|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_itg1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave:u_spi_slave ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_W         ; 16    ; Signed Integer                            ;
; SYNC_W         ; 2     ; Signed Integer                            ;
; CNT_W          ; 4     ; Signed Integer                            ;
; CNT_N          ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave2:u_spi_slave2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_W         ; 16    ; Signed Integer                              ;
; SYNC_W         ; 2     ; Signed Integer                              ;
; CNT_W          ; 4     ; Signed Integer                              ;
; CNT_N          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 4                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 50                    ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 91                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 91                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 46262                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 54799                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 298                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                   ;
; Entity Instance                           ; rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 14                                                                  ;
;     -- NUMWORDS_A                         ; 98                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 14                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; ram_1port:u_ram_1port|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave2:u_spi_slave2"                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data_in ; Input  ; Info     ; Stuck at GND                                                                                             ;
; tx_en   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; tx_done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:u_spi_slave"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_en    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; data_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rx_done  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom_1024_10b_tri:u_rom_1024_10b_tri"                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "address[9..7]" will be connected to GND. ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 91                  ; 91               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                            ; Details                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_IO[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[0]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[0]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[10]                                                                   ; N/A                                                                                                                                                            ;
; ADC_IO[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[10]                                                                   ; N/A                                                                                                                                                            ;
; ADC_IO[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[11]                                                                   ; N/A                                                                                                                                                            ;
; ADC_IO[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[11]                                                                   ; N/A                                                                                                                                                            ;
; ADC_IO[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[12]                                                                   ; N/A                                                                                                                                                            ;
; ADC_IO[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[12]                                                                   ; N/A                                                                                                                                                            ;
; ADC_IO[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[1]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[1]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[2]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[2]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[3]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[3]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[4]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[4]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[5]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[5]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[6]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[6]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[7]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[7]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[8]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[8]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[9]                                                                    ; N/A                                                                                                                                                            ;
; ADC_IO[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_IO[9]                                                                    ; N/A                                                                                                                                                            ;
; I_spi_cs                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_spi_cs                                                                     ; N/A                                                                                                                                                            ;
; I_spi_cs                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_spi_cs                                                                     ; N/A                                                                                                                                                            ;
; I_spi_mosi                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_spi_mosi                                                                   ; N/A                                                                                                                                                            ;
; I_spi_mosi                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_spi_mosi                                                                   ; N/A                                                                                                                                                            ;
; I_spi_sck                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_spi_sck                                                                    ; N/A                                                                                                                                                            ;
; I_spi_sck                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_spi_sck                                                                    ; N/A                                                                                                                                                            ;
; O_spi_miso                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|spi_miso                                               ; N/A                                                                                                                                                            ;
; O_spi_miso                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|spi_miso                                               ; N/A                                                                                                                                                            ;
; cs_sync[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_sync[0]~_wirecell                                                         ; N/A                                                                                                                                                            ;
; cs_sync[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_sync[0]~_wirecell                                                         ; N/A                                                                                                                                                            ;
; cs_sync[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_sync[1]~_wirecell                                                         ; N/A                                                                                                                                                            ;
; cs_sync[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cs_sync[1]~_wirecell                                                         ; N/A                                                                                                                                                            ;
; da_data[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[0]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[0]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[10]~_wirecell                                                  ; N/A                                                                                                                                                            ;
; da_data[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[10]~_wirecell                                                  ; N/A                                                                                                                                                            ;
; da_data[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[11]~_wirecell                                                  ; N/A                                                                                                                                                            ;
; da_data[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[11]~_wirecell                                                  ; N/A                                                                                                                                                            ;
; da_data[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[12]~_wirecell                                                  ; N/A                                                                                                                                                            ;
; da_data[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[12]~_wirecell                                                  ; N/A                                                                                                                                                            ;
; da_data[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[13]~_wirecell                                                  ; N/A                                                                                                                                                            ;
; da_data[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[13]~_wirecell                                                  ; N/A                                                                                                                                                            ;
; da_data[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[1]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[1]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[2]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[2]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[3]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[3]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[4]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[4]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[5]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[5]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[6]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[6]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[7]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[7]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[8]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[8]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[9]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; da_data[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_sel_data[9]~_wirecell                                                   ; N/A                                                                                                                                                            ;
; pll:u_pll|c0                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                            ;
; spi_mosi                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_mosi                                                                     ; N/A                                                                                                                                                            ;
; spi_mosi                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_mosi                                                                     ; N/A                                                                                                                                                            ;
; spi_register:comb_615|address_reg[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|address_reg[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|address_reg[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|address_reg[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|address_reg[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|address_reg[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|address_reg[3] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|address_reg[3] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[0]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[0]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[1]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[1]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[2]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[2]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[3]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[3]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[4]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[4]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[5]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[5]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[6]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[6]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[7]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_register:comb_615|data_reg[7]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; spi_sck                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_sck                                                                      ; N/A                                                                                                                                                            ;
; spi_sck                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_sck                                                                      ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|cnt_rxbit[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|cnt_rxbit[0]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|cnt_rxbit[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|cnt_rxbit[0]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|cnt_rxbit[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|cnt_rxbit[1]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|cnt_rxbit[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|cnt_rxbit[1]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|cnt_rxbit[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|cnt_rxbit[2]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|cnt_rxbit[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|cnt_rxbit[2]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|cnt_rxbit[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|cnt_rxbit[3]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|cnt_rxbit[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|cnt_rxbit[3]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[0]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[0]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[10]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[10]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[11]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[11]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[12]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[12]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[13]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[13]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[14]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[14]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[15]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[15]                                         ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[1]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[1]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[2]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[2]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[3]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[3]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[4]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[4]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[5]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[5]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[6]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[6]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[7]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[7]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[8]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[8]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[9]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|data_out[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|data_out[9]                                          ; N/A                                                                                                                                                            ;
; spi_slave2:u_spi_slave2|rx_done      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave2:u_spi_slave2|rx_done                                              ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[0]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[0]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[10]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[10]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[11]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[11]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[12]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[12]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[13]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[13]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[14]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[14]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[15]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[15]                                           ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[1]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[1]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[2]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[2]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[3]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[3]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[4]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[4]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[5]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[5]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[6]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[6]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[7]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[7]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[8]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[8]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[9]                                            ; N/A                                                                                                                                                            ;
; spi_slave:u_spi_slave|data_out[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spi_slave:u_spi_slave|data_out[9]                                            ; N/A                                                                                                                                                            ;
; wave_form[0]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[0]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[0]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[0]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[1]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[1]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[1]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[1]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[2]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[2]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[2]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[2]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[3]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[3]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[3]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[3]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[4]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[4]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[4]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[4]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[5]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[5]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[5]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[5]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[6]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[6]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[6]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[6]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[7]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[7]                                                                 ; N/A                                                                                                                                                            ;
; wave_form[7]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wave_form[7]                                                                 ; N/A                                                                                                                                                            ;
+--------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Aug 02 13:09:53 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spi_adc_data -c spi_adc_data
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spi_register.v
    Info (12023): Found entity 1: spi_register
Info (12021): Found 1 design units, including 1 entities, in source file dac_top.v
    Info (12023): Found entity 1: dac_top
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave
Warning (10275): Verilog HDL Module Instantiation warning at spi_adc_data.v(240): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file spi_adc_data.v
    Info (12023): Found entity 1: spi_adc_data
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/1port_ram/ram_1port.v
    Info (12023): Found entity 1: ram_1port
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom/rom_1024_10b.v
    Info (12023): Found entity 1: rom_1024_10b
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_tri/rom_1024_10b_tri.v
    Info (12023): Found entity 1: rom_1024_10b_tri
Warning (10236): Verilog HDL Implicit Net warning at spi_slave.v(67): created implicit net for "cs_nedge"
Warning (10236): Verilog HDL Implicit Net warning at spi_adc_data.v(252): created implicit net for "rx_done"
Warning (10236): Verilog HDL Implicit Net warning at spi_adc_data.v(268): created implicit net for "recv_done"
Critical Warning (10846): Verilog HDL Instantiation warning at spi_adc_data.v(269): instance has no name
Info (12127): Elaborating entity "spi_adc_data" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at spi_adc_data.v(153): object "freq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at spi_adc_data.v(154): object "default_reg" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at spi_adc_data.v(115): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at spi_adc_data.v(175): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at spi_adc_data.v(177): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at spi_adc_data.v(183): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at spi_adc_data.v(188): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at spi_adc_data.v(193): truncated value with size 10 to match size of target (7)
Info (12128): Elaborating entity "rom_1024_10b" for hierarchy "rom_1024_10b:u_rom_1024_10b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../NUEDC_2023/sin_wave_100x14.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "98"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_onb1.tdf
    Info (12023): Found entity 1: altsyncram_onb1
Info (12128): Elaborating entity "altsyncram_onb1" for hierarchy "rom_1024_10b:u_rom_1024_10b|altsyncram:altsyncram_component|altsyncram_onb1:auto_generated"
Info (12128): Elaborating entity "rom_1024_10b_tri" for hierarchy "rom_1024_10b_tri:u_rom_1024_10b_tri"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../dds_1024x14b_wave_tri.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0eb1.tdf
    Info (12023): Found entity 1: altsyncram_0eb1
Info (12128): Elaborating entity "altsyncram_0eb1" for hierarchy "rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component|altsyncram_0eb1:auto_generated"
Info (12128): Elaborating entity "dac_top" for hierarchy "dac_top:u_dac_top"
Warning (10230): Verilog HDL assignment warning at dac_top.v(28): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at dac_top.v(31): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at dac_top.v(35): truncated value with size 10 to match size of target (7)
Info (12128): Elaborating entity "ram_1port" for hierarchy "ram_1port:u_ram_1port"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_1port:u_ram_1port|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_1port:u_ram_1port|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_1port:u_ram_1port|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_itg1.tdf
    Info (12023): Found entity 1: altsyncram_itg1
Info (12128): Elaborating entity "altsyncram_itg1" for hierarchy "ram_1port:u_ram_1port|altsyncram:altsyncram_component|altsyncram_itg1:auto_generated"
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:u_spi_slave"
Warning (12125): Using design file spi_slave2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: spi_slave2
Warning (10236): Verilog HDL Implicit Net warning at spi_slave2.v(67): created implicit net for "cs_nedge"
Info (12128): Elaborating entity "spi_slave2" for hierarchy "spi_slave2:u_spi_slave2"
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "spi_register" for hierarchy "spi_register:comb_585"
Warning (10230): Verilog HDL assignment warning at spi_register.v(32): truncated value with size 8 to match size of target (4)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf
    Info (12023): Found entity 1: altsyncram_e124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GND1" is stuck at GND
    Warning (13410): Pin "GND2" is stuck at GND
    Warning (13410): Pin "spi_miso" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "rom_1024_10b_tri:u_rom_1024_10b_tri|altsyncram:altsyncram_component|altsyncram_0eb1:auto_generated|ALTSYNCRAM"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 160 of its 184 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2237 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 2054 logic cells
    Info (21064): Implemented 135 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4705 megabytes
    Info: Processing ended: Wed Aug 02 13:09:57 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


