5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mem6.2.vcd) 2 -o (mem6.2.cdd) 2 -v (mem6.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mem6.2.v 10 30 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 30f000a 1 1 0 1 3 0 8 19 0 ff 0 10 0 f0 0 0
1 b 2 13 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 mem6.2.v 15 19 1 
2 2 16 16 16 d0010 1 0 61004 0 0 4 16 0 0
2 3 16 16 16 30003 0 0 1400 0 0 32 48 0 0
2 4 16 16 16 10004 0 23 1410 0 3 4 18 0 f 0 0 0 0 a
2 5 16 16 16 10010 1 38 16 2 4
2 6 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 7 17 17 17 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 18 18 18 d0010 1 0 61008 0 0 5 16 2 0
2 9 18 18 18 70007 0 1 1410 0 0 1 1 b
2 10 18 18 18 40004 1 0 1404 0 0 32 48 0 0
2 11 18 18 18 20005 0 23 1410 0 10 4 18 0 f 0 0 0 0 a
2 12 18 18 18 20007 0 31 1430 9 11 5 18 0 1f 0 0 0 0
2 13 18 18 18 10008 0 26 1420 12 0 5 18 0 1f 0 0 0 0
2 14 18 18 18 10010 1 38 a 8 13
4 5 11 7 7 5
4 7 0 14 0 5
4 14 0 0 0 5
3 1 main.u$1 "main.u$1" 0 mem6.2.v 21 28 1 
