
Nucleo_Flight_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcf0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  0800bec0  0800bec0  0000cec0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c540  0800c540  0000e254  2**0
                  CONTENTS
  4 .ARM          00000008  0800c540  0800c540  0000d540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c548  0800c548  0000e254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c548  0800c548  0000d548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c54c  0800c54c  0000d54c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  0800c550  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c40  20000254  0800c7a4  0000e254  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e94  0800c7a4  0000ee94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e254  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ce7  00000000  00000000  0000e284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002628  00000000  00000000  0001ef6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee0  00000000  00000000  00021598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b9b  00000000  00000000  00022478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020e35  00000000  00000000  00023013  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000130da  00000000  00000000  00043e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c256a  00000000  00000000  00056f22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011948c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005618  00000000  00000000  001194d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0011eae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000254 	.word	0x20000254
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bea8 	.word	0x0800bea8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000258 	.word	0x20000258
 800020c:	0800bea8 	.word	0x0800bea8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <USART2_IRQHandler>:
float mag_x_max = 0;
float mag_y_max = 0;
float mag_z_max = 0;

//Set up Interrupt handler to invoke data transmit from xbee to the board.
void USART2_IRQHandler(void) {
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart2);
 8001028:	4802      	ldr	r0, [pc, #8]	@ (8001034 <USART2_IRQHandler+0x10>)
 800102a:	f004 ffaf 	bl	8005f8c <HAL_UART_IRQHandler>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	200003c4 	.word	0x200003c4

08001038 <set_gps>:


uint8_t set_gps(char* buf, uint8_t order){
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	70fb      	strb	r3, [r7, #3]
	char tmp[2];

	if(strlen(buf)==0)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <set_gps+0x18>
		return 0;
 800104c:	2300      	movs	r3, #0
 800104e:	e0c8      	b.n	80011e2 <set_gps+0x1aa>

	switch(order) {
 8001050:	78fb      	ldrb	r3, [r7, #3]
 8001052:	2b09      	cmp	r3, #9
 8001054:	f200 80bd 	bhi.w	80011d2 <set_gps+0x19a>
 8001058:	a201      	add	r2, pc, #4	@ (adr r2, 8001060 <set_gps+0x28>)
 800105a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105e:	bf00      	nop
 8001060:	08001089 	.word	0x08001089
 8001064:	080010c1 	.word	0x080010c1
 8001068:	08001115 	.word	0x08001115
 800106c:	0800113d 	.word	0x0800113d
 8001070:	0800115f 	.word	0x0800115f
 8001074:	08001187 	.word	0x08001187
 8001078:	080011d3 	.word	0x080011d3
 800107c:	080011a9 	.word	0x080011a9
 8001080:	080011d3 	.word	0x080011d3
 8001084:	080011b9 	.word	0x080011b9
	case 0: //STATUS
		if (strlen(buf)<5 || buf[0] != 'G' || buf[2] != 'G' || buf[3] != 'G' || buf[4] != 'A'){
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff f911 	bl	80002b0 <strlen>
 800108e:	4603      	mov	r3, r0
 8001090:	2b04      	cmp	r3, #4
 8001092:	d913      	bls.n	80010bc <set_gps+0x84>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b47      	cmp	r3, #71	@ 0x47
 800109a:	d10f      	bne.n	80010bc <set_gps+0x84>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3302      	adds	r3, #2
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2b47      	cmp	r3, #71	@ 0x47
 80010a4:	d10a      	bne.n	80010bc <set_gps+0x84>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3303      	adds	r3, #3
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b47      	cmp	r3, #71	@ 0x47
 80010ae:	d105      	bne.n	80010bc <set_gps+0x84>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3304      	adds	r3, #4
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b41      	cmp	r3, #65	@ 0x41
 80010b8:	f000 808d 	beq.w	80011d6 <set_gps+0x19e>
			return 1;
 80010bc:	2301      	movs	r3, #1
 80010be:	e090      	b.n	80011e2 <set_gps+0x1aa>
		}
		break;
	case 1: //TIME
		memcpy(tmp, &buf[0], 2);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	881b      	ldrh	r3, [r3, #0]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	81bb      	strh	r3, [r7, #12]
		gps_time_hr = atoi(tmp);
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	4618      	mov	r0, r3
 80010ce:	f006 f9ad 	bl	800742c <atoi>
 80010d2:	4603      	mov	r3, r0
 80010d4:	b2da      	uxtb	r2, r3
 80010d6:	4b45      	ldr	r3, [pc, #276]	@ (80011ec <set_gps+0x1b4>)
 80010d8:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[2], 2);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	3302      	adds	r3, #2
 80010de:	881b      	ldrh	r3, [r3, #0]
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	81bb      	strh	r3, [r7, #12]
		gps_time_min = atoi(tmp);
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	4618      	mov	r0, r3
 80010ea:	f006 f99f 	bl	800742c <atoi>
 80010ee:	4603      	mov	r3, r0
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4b3f      	ldr	r3, [pc, #252]	@ (80011f0 <set_gps+0x1b8>)
 80010f4:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[4], 2);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	3304      	adds	r3, #4
 80010fa:	881b      	ldrh	r3, [r3, #0]
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	81bb      	strh	r3, [r7, #12]
		gps_time_sec = atoi(tmp);
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	4618      	mov	r0, r3
 8001106:	f006 f991 	bl	800742c <atoi>
 800110a:	4603      	mov	r3, r0
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4b39      	ldr	r3, [pc, #228]	@ (80011f4 <set_gps+0x1bc>)
 8001110:	701a      	strb	r2, [r3, #0]

		break;
 8001112:	e065      	b.n	80011e0 <set_gps+0x1a8>
	case 2: //LATITUDE
		gps_latitude = atof(buf) / 100;
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f006 f986 	bl	8007426 <atof>
 800111a:	ec51 0b10 	vmov	r0, r1, d0
 800111e:	f04f 0200 	mov.w	r2, #0
 8001122:	4b35      	ldr	r3, [pc, #212]	@ (80011f8 <set_gps+0x1c0>)
 8001124:	f7ff fbb2 	bl	800088c <__aeabi_ddiv>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	4610      	mov	r0, r2
 800112e:	4619      	mov	r1, r3
 8001130:	f7ff fd7a 	bl	8000c28 <__aeabi_d2f>
 8001134:	4603      	mov	r3, r0
 8001136:	4a31      	ldr	r2, [pc, #196]	@ (80011fc <set_gps+0x1c4>)
 8001138:	6013      	str	r3, [r2, #0]
		break;
 800113a:	e051      	b.n	80011e0 <set_gps+0x1a8>
	case 3: //LATITUDE_DIR
		gps_lat_dir = *buf;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	781a      	ldrb	r2, [r3, #0]
 8001140:	4b2f      	ldr	r3, [pc, #188]	@ (8001200 <set_gps+0x1c8>)
 8001142:	701a      	strb	r2, [r3, #0]
		if (gps_lat_dir == 'S') {
 8001144:	4b2e      	ldr	r3, [pc, #184]	@ (8001200 <set_gps+0x1c8>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b53      	cmp	r3, #83	@ 0x53
 800114a:	d146      	bne.n	80011da <set_gps+0x1a2>
			gps_latitude*= -1;
 800114c:	4b2b      	ldr	r3, [pc, #172]	@ (80011fc <set_gps+0x1c4>)
 800114e:	edd3 7a00 	vldr	s15, [r3]
 8001152:	eef1 7a67 	vneg.f32	s15, s15
 8001156:	4b29      	ldr	r3, [pc, #164]	@ (80011fc <set_gps+0x1c4>)
 8001158:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 800115c:	e03d      	b.n	80011da <set_gps+0x1a2>
	case 4: //LONGITUDE
		gps_longitude = atof(buf) / 100;
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f006 f961 	bl	8007426 <atof>
 8001164:	ec51 0b10 	vmov	r0, r1, d0
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	4b22      	ldr	r3, [pc, #136]	@ (80011f8 <set_gps+0x1c0>)
 800116e:	f7ff fb8d 	bl	800088c <__aeabi_ddiv>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4610      	mov	r0, r2
 8001178:	4619      	mov	r1, r3
 800117a:	f7ff fd55 	bl	8000c28 <__aeabi_d2f>
 800117e:	4603      	mov	r3, r0
 8001180:	4a20      	ldr	r2, [pc, #128]	@ (8001204 <set_gps+0x1cc>)
 8001182:	6013      	str	r3, [r2, #0]
		break;
 8001184:	e02c      	b.n	80011e0 <set_gps+0x1a8>
	case 5: //LONGITUDE DIR
		gps_long_dir = *buf;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	781a      	ldrb	r2, [r3, #0]
 800118a:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <set_gps+0x1d0>)
 800118c:	701a      	strb	r2, [r3, #0]
		if (gps_long_dir == 'W') {
 800118e:	4b1e      	ldr	r3, [pc, #120]	@ (8001208 <set_gps+0x1d0>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b57      	cmp	r3, #87	@ 0x57
 8001194:	d123      	bne.n	80011de <set_gps+0x1a6>
			gps_longitude*= -1;
 8001196:	4b1b      	ldr	r3, [pc, #108]	@ (8001204 <set_gps+0x1cc>)
 8001198:	edd3 7a00 	vldr	s15, [r3]
 800119c:	eef1 7a67 	vneg.f32	s15, s15
 80011a0:	4b18      	ldr	r3, [pc, #96]	@ (8001204 <set_gps+0x1cc>)
 80011a2:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 80011a6:	e01a      	b.n	80011de <set_gps+0x1a6>
	case 7: //SATS
		gps_sats = atoi(buf);
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f006 f93f 	bl	800742c <atoi>
 80011ae:	4603      	mov	r3, r0
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4b16      	ldr	r3, [pc, #88]	@ (800120c <set_gps+0x1d4>)
 80011b4:	701a      	strb	r2, [r3, #0]
		break;
 80011b6:	e013      	b.n	80011e0 <set_gps+0x1a8>
	case 9: //ALTITUDE
		gps_altitude = atof(buf);
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f006 f934 	bl	8007426 <atof>
 80011be:	ec53 2b10 	vmov	r2, r3, d0
 80011c2:	4610      	mov	r0, r2
 80011c4:	4619      	mov	r1, r3
 80011c6:	f7ff fd2f 	bl	8000c28 <__aeabi_d2f>
 80011ca:	4603      	mov	r3, r0
 80011cc:	4a10      	ldr	r2, [pc, #64]	@ (8001210 <set_gps+0x1d8>)
 80011ce:	6013      	str	r3, [r2, #0]
		break;
 80011d0:	e006      	b.n	80011e0 <set_gps+0x1a8>
	default:
		break;
 80011d2:	bf00      	nop
 80011d4:	e004      	b.n	80011e0 <set_gps+0x1a8>
		break;
 80011d6:	bf00      	nop
 80011d8:	e002      	b.n	80011e0 <set_gps+0x1a8>
		break;
 80011da:	bf00      	nop
 80011dc:	e000      	b.n	80011e0 <set_gps+0x1a8>
		break;
 80011de:	bf00      	nop
	}

	return 0;
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3710      	adds	r7, #16
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000978 	.word	0x20000978
 80011f0:	20000979 	.word	0x20000979
 80011f4:	2000097a 	.word	0x2000097a
 80011f8:	40590000 	.word	0x40590000
 80011fc:	20000980 	.word	0x20000980
 8001200:	20000b93 	.word	0x20000b93
 8001204:	20000984 	.word	0x20000984
 8001208:	20000b94 	.word	0x20000b94
 800120c:	20000988 	.word	0x20000988
 8001210:	2000097c 	.word	0x2000097c

08001214 <parse_nmea>:

bool parse_nmea(char *buf){
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t last = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	73bb      	strb	r3, [r7, #14]
	uint8_t order = 0;
 8001220:	2300      	movs	r3, #0
 8001222:	737b      	strb	r3, [r7, #13]

	for(i=0; i<255;i++){
 8001224:	2300      	movs	r3, #0
 8001226:	73fb      	strb	r3, [r7, #15]
 8001228:	e032      	b.n	8001290 <parse_nmea+0x7c>
		if ( buf[i] == 44 ){
 800122a:	7bfb      	ldrb	r3, [r7, #15]
 800122c:	687a      	ldr	r2, [r7, #4]
 800122e:	4413      	add	r3, r2
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b2c      	cmp	r3, #44	@ 0x2c
 8001234:	d123      	bne.n	800127e <parse_nmea+0x6a>
			if (last != i){
 8001236:	7bba      	ldrb	r2, [r7, #14]
 8001238:	7bfb      	ldrb	r3, [r7, #15]
 800123a:	429a      	cmp	r2, r3
 800123c:	d018      	beq.n	8001270 <parse_nmea+0x5c>
				memset(parse_buf, '\000', sizeof parse_buf);
 800123e:	22ff      	movs	r2, #255	@ 0xff
 8001240:	2100      	movs	r1, #0
 8001242:	4818      	ldr	r0, [pc, #96]	@ (80012a4 <parse_nmea+0x90>)
 8001244:	f007 fd19 	bl	8008c7a <memset>
				memcpy(parse_buf, &buf[last], i-last);
 8001248:	7bbb      	ldrb	r3, [r7, #14]
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	18d1      	adds	r1, r2, r3
 800124e:	7bfa      	ldrb	r2, [r7, #15]
 8001250:	7bbb      	ldrb	r3, [r7, #14]
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	461a      	mov	r2, r3
 8001256:	4813      	ldr	r0, [pc, #76]	@ (80012a4 <parse_nmea+0x90>)
 8001258:	f007 fda1 	bl	8008d9e <memcpy>
				if(set_gps(parse_buf, order)){
 800125c:	7b7b      	ldrb	r3, [r7, #13]
 800125e:	4619      	mov	r1, r3
 8001260:	4810      	ldr	r0, [pc, #64]	@ (80012a4 <parse_nmea+0x90>)
 8001262:	f7ff fee9 	bl	8001038 <set_gps>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <parse_nmea+0x5c>
					return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e015      	b.n	800129c <parse_nmea+0x88>
				}
			}
			last = i + 1;
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	3301      	adds	r3, #1
 8001274:	73bb      	strb	r3, [r7, #14]
			order = order + 1;
 8001276:	7b7b      	ldrb	r3, [r7, #13]
 8001278:	3301      	adds	r3, #1
 800127a:	737b      	strb	r3, [r7, #13]
 800127c:	e005      	b.n	800128a <parse_nmea+0x76>
		} else if (buf[i] == 42) {
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	4413      	add	r3, r2
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b2a      	cmp	r3, #42	@ 0x2a
 8001288:	d006      	beq.n	8001298 <parse_nmea+0x84>
	for(i=0; i<255;i++){
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	3301      	adds	r3, #1
 800128e:	73fb      	strb	r3, [r7, #15]
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	2bff      	cmp	r3, #255	@ 0xff
 8001294:	d1c9      	bne.n	800122a <parse_nmea+0x16>
 8001296:	e000      	b.n	800129a <parse_nmea+0x86>
			break;
 8001298:	bf00      	nop
		}
	}

	return true;
 800129a:	2301      	movs	r3, #1
}
 800129c:	4618      	mov	r0, r3
 800129e:	3710      	adds	r7, #16
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000a94 	.word	0x20000a94

080012a8 <calculate_altitude>:

float calculate_altitude(float pressure) {
 80012a8:	b5b0      	push	{r4, r5, r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	ed87 0a01 	vstr	s0, [r7, #4]
	return 44330.77 * (1 - powf(pressure / 101.326, 0.1902632)) + altitude_offset;
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff f968 	bl	8000588 <__aeabi_f2d>
 80012b8:	a323      	add	r3, pc, #140	@ (adr r3, 8001348 <calculate_altitude+0xa0>)
 80012ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012be:	f7ff fae5 	bl	800088c <__aeabi_ddiv>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4610      	mov	r0, r2
 80012c8:	4619      	mov	r1, r3
 80012ca:	f7ff fcad 	bl	8000c28 <__aeabi_d2f>
 80012ce:	4603      	mov	r3, r0
 80012d0:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8001340 <calculate_altitude+0x98>
 80012d4:	ee00 3a10 	vmov	s0, r3
 80012d8:	f00a fa1c 	bl	800b714 <powf>
 80012dc:	eef0 7a40 	vmov.f32	s15, s0
 80012e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012e8:	ee17 0a90 	vmov	r0, s15
 80012ec:	f7ff f94c 	bl	8000588 <__aeabi_f2d>
 80012f0:	a311      	add	r3, pc, #68	@ (adr r3, 8001338 <calculate_altitude+0x90>)
 80012f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f6:	f7ff f99f 	bl	8000638 <__aeabi_dmul>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4614      	mov	r4, r2
 8001300:	461d      	mov	r5, r3
 8001302:	4b10      	ldr	r3, [pc, #64]	@ (8001344 <calculate_altitude+0x9c>)
 8001304:	f993 3000 	ldrsb.w	r3, [r3]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f92b 	bl	8000564 <__aeabi_i2d>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4620      	mov	r0, r4
 8001314:	4629      	mov	r1, r5
 8001316:	f7fe ffd9 	bl	80002cc <__adddf3>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fc81 	bl	8000c28 <__aeabi_d2f>
 8001326:	4603      	mov	r3, r0
 8001328:	ee07 3a90 	vmov	s15, r3
}
 800132c:	eeb0 0a67 	vmov.f32	s0, s15
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bdb0      	pop	{r4, r5, r7, pc}
 8001336:	bf00      	nop
 8001338:	a3d70a3d 	.word	0xa3d70a3d
 800133c:	40e5a558 	.word	0x40e5a558
 8001340:	3e42d45b 	.word	0x3e42d45b
 8001344:	20000c34 	.word	0x20000c34
 8001348:	2f1a9fbe 	.word	0x2f1a9fbe
 800134c:	405954dd 	.word	0x405954dd

08001350 <read_MMC5603>:

void read_MMC5603(void) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	@ 0x28
 8001354:	af02      	add	r7, sp, #8
    uint8_t mmc5603_buf[9];
    uint8_t first_reg = 0x00;
 8001356:	2300      	movs	r3, #0
 8001358:	71fb      	strb	r3, [r7, #7]
	int32_t raw_x, raw_y, raw_z;

	// Perform the I2C write (send the register address) then read 9 bytes of data
	if (HAL_I2C_Master_Transmit(&hi2c2, MMC5603_ADDRESS, &first_reg, 1, HAL_MAX_DELAY) != HAL_OK) {
 800135a:	1dfa      	adds	r2, r7, #7
 800135c:	f04f 33ff 	mov.w	r3, #4294967295
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2301      	movs	r3, #1
 8001364:	2160      	movs	r1, #96	@ 0x60
 8001366:	4848      	ldr	r0, [pc, #288]	@ (8001488 <read_MMC5603+0x138>)
 8001368:	f002 f89e 	bl	80034a8 <HAL_I2C_Master_Transmit>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d17f      	bne.n	8001472 <read_MMC5603+0x122>
		// Handle transmission error
		return;
	}

	HAL_Delay(10);
 8001372:	200a      	movs	r0, #10
 8001374:	f001 fbde 	bl	8002b34 <HAL_Delay>

	// Read 9 bytes of data from the sensor
	if (HAL_I2C_Master_Receive(&hi2c2, MMC5603_ADDRESS, mmc5603_buf, 9, HAL_MAX_DELAY) != HAL_OK) {
 8001378:	f107 0208 	add.w	r2, r7, #8
 800137c:	f04f 33ff 	mov.w	r3, #4294967295
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2309      	movs	r3, #9
 8001384:	2160      	movs	r1, #96	@ 0x60
 8001386:	4840      	ldr	r0, [pc, #256]	@ (8001488 <read_MMC5603+0x138>)
 8001388:	f002 f98c 	bl	80036a4 <HAL_I2C_Master_Receive>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d171      	bne.n	8001476 <read_MMC5603+0x126>
		// Handle reception error
		return;
	}

	// Extract X, Y, Z values from the buffer
	raw_x = ((uint32_t)mmc5603_buf[0] << 12) | ((uint32_t)mmc5603_buf[1] << 4) | ((uint32_t)mmc5603_buf[6] >> 4);
 8001392:	7a3b      	ldrb	r3, [r7, #8]
 8001394:	031a      	lsls	r2, r3, #12
 8001396:	7a7b      	ldrb	r3, [r7, #9]
 8001398:	011b      	lsls	r3, r3, #4
 800139a:	4313      	orrs	r3, r2
 800139c:	7bba      	ldrb	r2, [r7, #14]
 800139e:	0912      	lsrs	r2, r2, #4
 80013a0:	b2d2      	uxtb	r2, r2
 80013a2:	4313      	orrs	r3, r2
 80013a4:	61fb      	str	r3, [r7, #28]
	raw_y = ((uint32_t)mmc5603_buf[2] << 12) | ((uint32_t)mmc5603_buf[3] << 4) | ((uint32_t)mmc5603_buf[7] >> 4);
 80013a6:	7abb      	ldrb	r3, [r7, #10]
 80013a8:	031a      	lsls	r2, r3, #12
 80013aa:	7afb      	ldrb	r3, [r7, #11]
 80013ac:	011b      	lsls	r3, r3, #4
 80013ae:	4313      	orrs	r3, r2
 80013b0:	7bfa      	ldrb	r2, [r7, #15]
 80013b2:	0912      	lsrs	r2, r2, #4
 80013b4:	b2d2      	uxtb	r2, r2
 80013b6:	4313      	orrs	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
	raw_z = ((uint32_t)mmc5603_buf[4] << 12) | ((uint32_t)mmc5603_buf[5] << 4) | ((uint32_t)mmc5603_buf[8] >> 4);
 80013ba:	7b3b      	ldrb	r3, [r7, #12]
 80013bc:	031a      	lsls	r2, r3, #12
 80013be:	7b7b      	ldrb	r3, [r7, #13]
 80013c0:	011b      	lsls	r3, r3, #4
 80013c2:	4313      	orrs	r3, r2
 80013c4:	7c3a      	ldrb	r2, [r7, #16]
 80013c6:	0912      	lsrs	r2, r2, #4
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	4313      	orrs	r3, r2
 80013cc:	617b      	str	r3, [r7, #20]

	// Fix center offsets

	raw_x -= (1 << 19);
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 80013d4:	61fb      	str	r3, [r7, #28]
	raw_y -= (1 << 19);
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 80013dc:	61bb      	str	r3, [r7, #24]
	raw_z -= (1 << 19);
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 80013e4:	617b      	str	r3, [r7, #20]

	// Scale to Gauss
	mag_x = (float)raw_x * 0.0000625;
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	ee07 3a90 	vmov	s15, r3
 80013ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f0:	ee17 0a90 	vmov	r0, s15
 80013f4:	f7ff f8c8 	bl	8000588 <__aeabi_f2d>
 80013f8:	a321      	add	r3, pc, #132	@ (adr r3, 8001480 <read_MMC5603+0x130>)
 80013fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fe:	f7ff f91b 	bl	8000638 <__aeabi_dmul>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	4610      	mov	r0, r2
 8001408:	4619      	mov	r1, r3
 800140a:	f7ff fc0d 	bl	8000c28 <__aeabi_d2f>
 800140e:	4603      	mov	r3, r0
 8001410:	4a1e      	ldr	r2, [pc, #120]	@ (800148c <read_MMC5603+0x13c>)
 8001412:	6013      	str	r3, [r2, #0]
	mag_y = (float)raw_y * 0.0000625;
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	ee07 3a90 	vmov	s15, r3
 800141a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800141e:	ee17 0a90 	vmov	r0, s15
 8001422:	f7ff f8b1 	bl	8000588 <__aeabi_f2d>
 8001426:	a316      	add	r3, pc, #88	@ (adr r3, 8001480 <read_MMC5603+0x130>)
 8001428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142c:	f7ff f904 	bl	8000638 <__aeabi_dmul>
 8001430:	4602      	mov	r2, r0
 8001432:	460b      	mov	r3, r1
 8001434:	4610      	mov	r0, r2
 8001436:	4619      	mov	r1, r3
 8001438:	f7ff fbf6 	bl	8000c28 <__aeabi_d2f>
 800143c:	4603      	mov	r3, r0
 800143e:	4a14      	ldr	r2, [pc, #80]	@ (8001490 <read_MMC5603+0x140>)
 8001440:	6013      	str	r3, [r2, #0]
	mag_z = (float)raw_z * 0.0000625;
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	ee07 3a90 	vmov	s15, r3
 8001448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800144c:	ee17 0a90 	vmov	r0, s15
 8001450:	f7ff f89a 	bl	8000588 <__aeabi_f2d>
 8001454:	a30a      	add	r3, pc, #40	@ (adr r3, 8001480 <read_MMC5603+0x130>)
 8001456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145a:	f7ff f8ed 	bl	8000638 <__aeabi_dmul>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	f7ff fbdf 	bl	8000c28 <__aeabi_d2f>
 800146a:	4603      	mov	r3, r0
 800146c:	4a09      	ldr	r2, [pc, #36]	@ (8001494 <read_MMC5603+0x144>)
 800146e:	6013      	str	r3, [r2, #0]
 8001470:	e002      	b.n	8001478 <read_MMC5603+0x128>
		return;
 8001472:	bf00      	nop
 8001474:	e000      	b.n	8001478 <read_MMC5603+0x128>
		return;
 8001476:	bf00      	nop
}
 8001478:	3720      	adds	r7, #32
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	d2f1a9fc 	.word	0xd2f1a9fc
 8001484:	3f10624d 	.word	0x3f10624d
 8001488:	20000370 	.word	0x20000370
 800148c:	20000968 	.word	0x20000968
 8001490:	2000096c 	.word	0x2000096c
 8001494:	20000970 	.word	0x20000970

08001498 <read_MPL3115A2>:

void read_MPL3115A2(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af04      	add	r7, sp, #16
    uint8_t mpl_data[5]; // Buffer to hold pressure and temperature data

    // Read 5 bytes from OUT_P_MSB (3 for pressure, 2 for temperature)
    result = HAL_I2C_Mem_Read(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_OUT_P_MSB, I2C_MEMADD_SIZE_8BIT, mpl_data, 9, HAL_MAX_DELAY);
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	9302      	str	r3, [sp, #8]
 80014a4:	2309      	movs	r3, #9
 80014a6:	9301      	str	r3, [sp, #4]
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	2301      	movs	r3, #1
 80014ae:	2201      	movs	r2, #1
 80014b0:	21c0      	movs	r1, #192	@ 0xc0
 80014b2:	482d      	ldr	r0, [pc, #180]	@ (8001568 <read_MPL3115A2+0xd0>)
 80014b4:	f002 fc22 	bl	8003cfc <HAL_I2C_Mem_Read>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b2b      	ldr	r3, [pc, #172]	@ (800156c <read_MPL3115A2+0xd4>)
 80014be:	701a      	strb	r2, [r3, #0]

    // Combine pressure bytes into a 20-bit integer
    uint32_t p_raw = ((uint32_t)mpl_data[0] << 16) | ((uint32_t)mpl_data[1] << 8) | (mpl_data[2]);
 80014c0:	793b      	ldrb	r3, [r7, #4]
 80014c2:	041a      	lsls	r2, r3, #16
 80014c4:	797b      	ldrb	r3, [r7, #5]
 80014c6:	021b      	lsls	r3, r3, #8
 80014c8:	4313      	orrs	r3, r2
 80014ca:	79ba      	ldrb	r2, [r7, #6]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]
    p_raw >>= 4; // Pressure is stored in the upper 20 bits
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	091b      	lsrs	r3, r3, #4
 80014d4:	60fb      	str	r3, [r7, #12]

    // Convert raw pressure to Pascals
    pressure = p_raw / 4.0 / 1000; // Pressure in KiloPascals
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	f7ff f834 	bl	8000544 <__aeabi_ui2d>
 80014dc:	f04f 0200 	mov.w	r2, #0
 80014e0:	4b23      	ldr	r3, [pc, #140]	@ (8001570 <read_MPL3115A2+0xd8>)
 80014e2:	f7ff f9d3 	bl	800088c <__aeabi_ddiv>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f04f 0200 	mov.w	r2, #0
 80014f2:	4b20      	ldr	r3, [pc, #128]	@ (8001574 <read_MPL3115A2+0xdc>)
 80014f4:	f7ff f9ca 	bl	800088c <__aeabi_ddiv>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4610      	mov	r0, r2
 80014fe:	4619      	mov	r1, r3
 8001500:	f7ff fb92 	bl	8000c28 <__aeabi_d2f>
 8001504:	4603      	mov	r3, r0
 8001506:	4a1c      	ldr	r2, [pc, #112]	@ (8001578 <read_MPL3115A2+0xe0>)
 8001508:	6013      	str	r3, [r2, #0]

    // Combine temperature bytes into a 12-bit integer
    int16_t t_raw = ((int16_t)mpl_data[3] << 8) | (mpl_data[4]);
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	021b      	lsls	r3, r3, #8
 800150e:	b21a      	sxth	r2, r3
 8001510:	7a3b      	ldrb	r3, [r7, #8]
 8001512:	b21b      	sxth	r3, r3
 8001514:	4313      	orrs	r3, r2
 8001516:	817b      	strh	r3, [r7, #10]
    t_raw >>= 4; // Temperature is stored in the upper 12 bits
 8001518:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800151c:	111b      	asrs	r3, r3, #4
 800151e:	817b      	strh	r3, [r7, #10]

    // Convert raw temperature to degrees Celsius
    temperature = t_raw / 16.0; // Temperature in Celsius
 8001520:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff f81d 	bl	8000564 <__aeabi_i2d>
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	4b13      	ldr	r3, [pc, #76]	@ (800157c <read_MPL3115A2+0xe4>)
 8001530:	f7ff f9ac 	bl	800088c <__aeabi_ddiv>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f7ff fb74 	bl	8000c28 <__aeabi_d2f>
 8001540:	4603      	mov	r3, r0
 8001542:	4a0f      	ldr	r2, [pc, #60]	@ (8001580 <read_MPL3115A2+0xe8>)
 8001544:	6013      	str	r3, [r2, #0]

    altitude = calculate_altitude(pressure);
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <read_MPL3115A2+0xe0>)
 8001548:	edd3 7a00 	vldr	s15, [r3]
 800154c:	eeb0 0a67 	vmov.f32	s0, s15
 8001550:	f7ff feaa 	bl	80012a8 <calculate_altitude>
 8001554:	eef0 7a40 	vmov.f32	s15, s0
 8001558:	4b0a      	ldr	r3, [pc, #40]	@ (8001584 <read_MPL3115A2+0xec>)
 800155a:	edc3 7a00 	vstr	s15, [r3]
}
 800155e:	bf00      	nop
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000370 	.word	0x20000370
 800156c:	20000d3c 	.word	0x20000d3c
 8001570:	40100000 	.word	0x40100000
 8001574:	408f4000 	.word	0x408f4000
 8001578:	20000948 	.word	0x20000948
 800157c:	40300000 	.word	0x40300000
 8001580:	20000944 	.word	0x20000944
 8001584:	20000940 	.word	0x20000940

08001588 <read_MPU6050>:

void read_MPU6050(void) {
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af02      	add	r7, sp, #8
	uint8_t imu_addr = 0x3B;
 800158e:	233b      	movs	r3, #59	@ 0x3b
 8001590:	727b      	strb	r3, [r7, #9]
	uint8_t gyro_addr = 0x43;
 8001592:	2343      	movs	r3, #67	@ 0x43
 8001594:	723b      	strb	r3, [r7, #8]
	HAL_StatusTypeDef mpu_ret;
	uint8_t mpu_buf[6];
	int16_t raw_accel_x;
	int16_t raw_accel_y;
	int16_t raw_accel_z;
	int16_t raw_gyro_x = 0;
 8001596:	2300      	movs	r3, #0
 8001598:	82fb      	strh	r3, [r7, #22]
	int16_t raw_gyro_y = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	82bb      	strh	r3, [r7, #20]
	int16_t raw_gyro_z = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	827b      	strh	r3, [r7, #18]

	mpu_ret = HAL_I2C_IsDeviceReady(&hi2c2, MPU6050_ADDRESS, 3, 5);
 80015a2:	2305      	movs	r3, #5
 80015a4:	2203      	movs	r2, #3
 80015a6:	21d0      	movs	r1, #208	@ 0xd0
 80015a8:	4871      	ldr	r0, [pc, #452]	@ (8001770 <read_MPU6050+0x1e8>)
 80015aa:	f002 fdd9 	bl	8004160 <HAL_I2C_IsDeviceReady>
 80015ae:	4603      	mov	r3, r0
 80015b0:	747b      	strb	r3, [r7, #17]
    if (mpu_ret == HAL_OK){
 80015b2:	7c7b      	ldrb	r3, [r7, #17]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f040 80d2 	bne.w	800175e <read_MPU6050+0x1d6>
		mpu_ret = HAL_I2C_Master_Transmit(&hi2c2, MPU6050_ADDRESS, &imu_addr, 1, 100);
 80015ba:	f107 0209 	add.w	r2, r7, #9
 80015be:	2364      	movs	r3, #100	@ 0x64
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	2301      	movs	r3, #1
 80015c4:	21d0      	movs	r1, #208	@ 0xd0
 80015c6:	486a      	ldr	r0, [pc, #424]	@ (8001770 <read_MPU6050+0x1e8>)
 80015c8:	f001 ff6e 	bl	80034a8 <HAL_I2C_Master_Transmit>
 80015cc:	4603      	mov	r3, r0
 80015ce:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 80015d0:	7c7b      	ldrb	r3, [r7, #17]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d15a      	bne.n	800168c <read_MPU6050+0x104>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c2, MPU6050_ADDRESS, mpu_buf, 6, 100);
 80015d6:	463a      	mov	r2, r7
 80015d8:	2364      	movs	r3, #100	@ 0x64
 80015da:	9300      	str	r3, [sp, #0]
 80015dc:	2306      	movs	r3, #6
 80015de:	21d0      	movs	r1, #208	@ 0xd0
 80015e0:	4863      	ldr	r0, [pc, #396]	@ (8001770 <read_MPU6050+0x1e8>)
 80015e2:	f002 f85f 	bl	80036a4 <HAL_I2C_Master_Receive>
 80015e6:	4603      	mov	r3, r0
 80015e8:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 80015ea:	7c7b      	ldrb	r3, [r7, #17]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d14d      	bne.n	800168c <read_MPU6050+0x104>
				// shift first byte left, add second byte
				raw_accel_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf[1]);
 80015f0:	783b      	ldrb	r3, [r7, #0]
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	787b      	ldrb	r3, [r7, #1]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	81fb      	strh	r3, [r7, #14]
				raw_accel_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf[3]);
 80015fe:	78bb      	ldrb	r3, [r7, #2]
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21a      	sxth	r2, r3
 8001604:	78fb      	ldrb	r3, [r7, #3]
 8001606:	b21b      	sxth	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	81bb      	strh	r3, [r7, #12]
				raw_accel_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf[5]);
 800160c:	793b      	ldrb	r3, [r7, #4]
 800160e:	021b      	lsls	r3, r3, #8
 8001610:	b21a      	sxth	r2, r3
 8001612:	797b      	ldrb	r3, [r7, #5]
 8001614:	b21b      	sxth	r3, r3
 8001616:	4313      	orrs	r3, r2
 8001618:	817b      	strh	r3, [r7, #10]

				// get float values in g
				accel_x = raw_accel_x/16384.0;
 800161a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800161e:	4618      	mov	r0, r3
 8001620:	f7fe ffa0 	bl	8000564 <__aeabi_i2d>
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	4b52      	ldr	r3, [pc, #328]	@ (8001774 <read_MPU6050+0x1ec>)
 800162a:	f7ff f92f 	bl	800088c <__aeabi_ddiv>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	4610      	mov	r0, r2
 8001634:	4619      	mov	r1, r3
 8001636:	f7ff faf7 	bl	8000c28 <__aeabi_d2f>
 800163a:	4603      	mov	r3, r0
 800163c:	4a4e      	ldr	r2, [pc, #312]	@ (8001778 <read_MPU6050+0x1f0>)
 800163e:	6013      	str	r3, [r2, #0]
				accel_y = raw_accel_y/16384.0;
 8001640:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001644:	4618      	mov	r0, r3
 8001646:	f7fe ff8d 	bl	8000564 <__aeabi_i2d>
 800164a:	f04f 0200 	mov.w	r2, #0
 800164e:	4b49      	ldr	r3, [pc, #292]	@ (8001774 <read_MPU6050+0x1ec>)
 8001650:	f7ff f91c 	bl	800088c <__aeabi_ddiv>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4610      	mov	r0, r2
 800165a:	4619      	mov	r1, r3
 800165c:	f7ff fae4 	bl	8000c28 <__aeabi_d2f>
 8001660:	4603      	mov	r3, r0
 8001662:	4a46      	ldr	r2, [pc, #280]	@ (800177c <read_MPU6050+0x1f4>)
 8001664:	6013      	str	r3, [r2, #0]
				accel_z = raw_accel_z/16384.0;
 8001666:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe ff7a 	bl	8000564 <__aeabi_i2d>
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	4b3f      	ldr	r3, [pc, #252]	@ (8001774 <read_MPU6050+0x1ec>)
 8001676:	f7ff f909 	bl	800088c <__aeabi_ddiv>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f7ff fad1 	bl	8000c28 <__aeabi_d2f>
 8001686:	4603      	mov	r3, r0
 8001688:	4a3d      	ldr	r2, [pc, #244]	@ (8001780 <read_MPU6050+0x1f8>)
 800168a:	6013      	str	r3, [r2, #0]
			}
		}

		mpu_ret = HAL_I2C_Master_Transmit(&hi2c2, MPU6050_ADDRESS, &gyro_addr, 1, 100);
 800168c:	f107 0208 	add.w	r2, r7, #8
 8001690:	2364      	movs	r3, #100	@ 0x64
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2301      	movs	r3, #1
 8001696:	21d0      	movs	r1, #208	@ 0xd0
 8001698:	4835      	ldr	r0, [pc, #212]	@ (8001770 <read_MPU6050+0x1e8>)
 800169a:	f001 ff05 	bl	80034a8 <HAL_I2C_Master_Transmit>
 800169e:	4603      	mov	r3, r0
 80016a0:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 80016a2:	7c7b      	ldrb	r3, [r7, #17]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d15a      	bne.n	800175e <read_MPU6050+0x1d6>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c2, MPU6050_ADDRESS, mpu_buf, 6, 100);
 80016a8:	463a      	mov	r2, r7
 80016aa:	2364      	movs	r3, #100	@ 0x64
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2306      	movs	r3, #6
 80016b0:	21d0      	movs	r1, #208	@ 0xd0
 80016b2:	482f      	ldr	r0, [pc, #188]	@ (8001770 <read_MPU6050+0x1e8>)
 80016b4:	f001 fff6 	bl	80036a4 <HAL_I2C_Master_Receive>
 80016b8:	4603      	mov	r3, r0
 80016ba:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 80016bc:	7c7b      	ldrb	r3, [r7, #17]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d14d      	bne.n	800175e <read_MPU6050+0x1d6>
				// shift first byte left, add second byte
				raw_gyro_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf [1]);
 80016c2:	783b      	ldrb	r3, [r7, #0]
 80016c4:	021b      	lsls	r3, r3, #8
 80016c6:	b21a      	sxth	r2, r3
 80016c8:	787b      	ldrb	r3, [r7, #1]
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	4313      	orrs	r3, r2
 80016ce:	82fb      	strh	r3, [r7, #22]
				raw_gyro_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf [3]);
 80016d0:	78bb      	ldrb	r3, [r7, #2]
 80016d2:	021b      	lsls	r3, r3, #8
 80016d4:	b21a      	sxth	r2, r3
 80016d6:	78fb      	ldrb	r3, [r7, #3]
 80016d8:	b21b      	sxth	r3, r3
 80016da:	4313      	orrs	r3, r2
 80016dc:	82bb      	strh	r3, [r7, #20]
				raw_gyro_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf [5]);
 80016de:	793b      	ldrb	r3, [r7, #4]
 80016e0:	021b      	lsls	r3, r3, #8
 80016e2:	b21a      	sxth	r2, r3
 80016e4:	797b      	ldrb	r3, [r7, #5]
 80016e6:	b21b      	sxth	r3, r3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	827b      	strh	r3, [r7, #18]

				// convert to deg/sec
				gyro_x = raw_gyro_x/131.0;
 80016ec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7fe ff37 	bl	8000564 <__aeabi_i2d>
 80016f6:	a31c      	add	r3, pc, #112	@ (adr r3, 8001768 <read_MPU6050+0x1e0>)
 80016f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fc:	f7ff f8c6 	bl	800088c <__aeabi_ddiv>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4610      	mov	r0, r2
 8001706:	4619      	mov	r1, r3
 8001708:	f7ff fa8e 	bl	8000c28 <__aeabi_d2f>
 800170c:	4603      	mov	r3, r0
 800170e:	4a1d      	ldr	r2, [pc, #116]	@ (8001784 <read_MPU6050+0x1fc>)
 8001710:	6013      	str	r3, [r2, #0]
				gyro_y = raw_gyro_y/131.0;
 8001712:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe ff24 	bl	8000564 <__aeabi_i2d>
 800171c:	a312      	add	r3, pc, #72	@ (adr r3, 8001768 <read_MPU6050+0x1e0>)
 800171e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001722:	f7ff f8b3 	bl	800088c <__aeabi_ddiv>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	4610      	mov	r0, r2
 800172c:	4619      	mov	r1, r3
 800172e:	f7ff fa7b 	bl	8000c28 <__aeabi_d2f>
 8001732:	4603      	mov	r3, r0
 8001734:	4a14      	ldr	r2, [pc, #80]	@ (8001788 <read_MPU6050+0x200>)
 8001736:	6013      	str	r3, [r2, #0]
				gyro_z = raw_gyro_z/131.0;
 8001738:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe ff11 	bl	8000564 <__aeabi_i2d>
 8001742:	a309      	add	r3, pc, #36	@ (adr r3, 8001768 <read_MPU6050+0x1e0>)
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	f7ff f8a0 	bl	800088c <__aeabi_ddiv>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4610      	mov	r0, r2
 8001752:	4619      	mov	r1, r3
 8001754:	f7ff fa68 	bl	8000c28 <__aeabi_d2f>
 8001758:	4603      	mov	r3, r0
 800175a:	4a0c      	ldr	r2, [pc, #48]	@ (800178c <read_MPU6050+0x204>)
 800175c:	6013      	str	r3, [r2, #0]
			}
		}
    }
}
 800175e:	bf00      	nop
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	00000000 	.word	0x00000000
 800176c:	40606000 	.word	0x40606000
 8001770:	20000370 	.word	0x20000370
 8001774:	40d00000 	.word	0x40d00000
 8001778:	2000095c 	.word	0x2000095c
 800177c:	20000960 	.word	0x20000960
 8001780:	20000964 	.word	0x20000964
 8001784:	20000950 	.word	0x20000950
 8001788:	20000954 	.word	0x20000954
 800178c:	20000958 	.word	0x20000958

08001790 <read_PA1010D>:

void read_PA1010D(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af02      	add	r7, sp, #8
	uint8_t pa1010d_i;
	uint8_t pa1010d_bytebuf;

	/* PA1010D (GPS) */
	if (HAL_I2C_IsDeviceReady(&hi2c2, PA1010D_ADDRESS, 3, HAL_MAX_DELAY) == HAL_OK){
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
 800179a:	2203      	movs	r2, #3
 800179c:	2120      	movs	r1, #32
 800179e:	4816      	ldr	r0, [pc, #88]	@ (80017f8 <read_PA1010D+0x68>)
 80017a0:	f002 fcde 	bl	8004160 <HAL_I2C_IsDeviceReady>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d121      	bne.n	80017ee <read_PA1010D+0x5e>
		for(pa1010d_i=0; pa1010d_i<255; pa1010d_i++){
 80017aa:	2300      	movs	r3, #0
 80017ac:	71fb      	strb	r3, [r7, #7]
 80017ae:	e016      	b.n	80017de <read_PA1010D+0x4e>
			result = HAL_I2C_Master_Receive(&hi2c2, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, HAL_MAX_DELAY);
 80017b0:	1dba      	adds	r2, r7, #6
 80017b2:	f04f 33ff 	mov.w	r3, #4294967295
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	2301      	movs	r3, #1
 80017ba:	2120      	movs	r1, #32
 80017bc:	480e      	ldr	r0, [pc, #56]	@ (80017f8 <read_PA1010D+0x68>)
 80017be:	f001 ff71 	bl	80036a4 <HAL_I2C_Master_Receive>
 80017c2:	4603      	mov	r3, r0
 80017c4:	461a      	mov	r2, r3
 80017c6:	4b0d      	ldr	r3, [pc, #52]	@ (80017fc <read_PA1010D+0x6c>)
 80017c8:	701a      	strb	r2, [r3, #0]
			if (pa1010d_bytebuf == '$'){
 80017ca:	79bb      	ldrb	r3, [r7, #6]
 80017cc:	2b24      	cmp	r3, #36	@ 0x24
 80017ce:	d00a      	beq.n	80017e6 <read_PA1010D+0x56>
				break;
			}
			pa_buf[pa1010d_i] = pa1010d_bytebuf;
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	79b9      	ldrb	r1, [r7, #6]
 80017d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001800 <read_PA1010D+0x70>)
 80017d6:	54d1      	strb	r1, [r2, r3]
		for(pa1010d_i=0; pa1010d_i<255; pa1010d_i++){
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	3301      	adds	r3, #1
 80017dc:	71fb      	strb	r3, [r7, #7]
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	2bff      	cmp	r3, #255	@ 0xff
 80017e2:	d1e5      	bne.n	80017b0 <read_PA1010D+0x20>
 80017e4:	e000      	b.n	80017e8 <read_PA1010D+0x58>
				break;
 80017e6:	bf00      	nop
		}
		parse_nmea(pa_buf);
 80017e8:	4805      	ldr	r0, [pc, #20]	@ (8001800 <read_PA1010D+0x70>)
 80017ea:	f7ff fd13 	bl	8001214 <parse_nmea>
	}
}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000370 	.word	0x20000370
 80017fc:	20000d3c 	.word	0x20000d3c
 8001800:	2000098c 	.word	0x2000098c

08001804 <read_INA219>:

void read_INA219(void) {
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af02      	add	r7, sp, #8
	/* INA219 (CURRENT/VOLTAGE) */
	uint8_t bus_add = 0x02; // need to use separate registers for everything
 800180a:	2302      	movs	r3, #2
 800180c:	71fb      	strb	r3, [r7, #7]

	ina_ret = HAL_I2C_IsDeviceReady(&hi2c2, INA219_ADDRESS, 3, 5);
 800180e:	2305      	movs	r3, #5
 8001810:	2203      	movs	r2, #3
 8001812:	2180      	movs	r1, #128	@ 0x80
 8001814:	4824      	ldr	r0, [pc, #144]	@ (80018a8 <read_INA219+0xa4>)
 8001816:	f002 fca3 	bl	8004160 <HAL_I2C_IsDeviceReady>
 800181a:	4603      	mov	r3, r0
 800181c:	461a      	mov	r2, r3
 800181e:	4b23      	ldr	r3, [pc, #140]	@ (80018ac <read_INA219+0xa8>)
 8001820:	701a      	strb	r2, [r3, #0]
	if (ina_ret == HAL_OK) {
 8001822:	4b22      	ldr	r3, [pc, #136]	@ (80018ac <read_INA219+0xa8>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d13a      	bne.n	80018a0 <read_INA219+0x9c>
		ina_ret = HAL_I2C_Master_Transmit(&hi2c2, INA219_ADDRESS, &bus_add, 1, 100);
 800182a:	1dfa      	adds	r2, r7, #7
 800182c:	2364      	movs	r3, #100	@ 0x64
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	2301      	movs	r3, #1
 8001832:	2180      	movs	r1, #128	@ 0x80
 8001834:	481c      	ldr	r0, [pc, #112]	@ (80018a8 <read_INA219+0xa4>)
 8001836:	f001 fe37 	bl	80034a8 <HAL_I2C_Master_Transmit>
 800183a:	4603      	mov	r3, r0
 800183c:	461a      	mov	r2, r3
 800183e:	4b1b      	ldr	r3, [pc, #108]	@ (80018ac <read_INA219+0xa8>)
 8001840:	701a      	strb	r2, [r3, #0]
		if (ina_ret == HAL_OK) {
 8001842:	4b1a      	ldr	r3, [pc, #104]	@ (80018ac <read_INA219+0xa8>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d12a      	bne.n	80018a0 <read_INA219+0x9c>
			HAL_I2C_Master_Receive(&hi2c2, INA219_ADDRESS, ina_buf, 2, 10);
 800184a:	230a      	movs	r3, #10
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	2302      	movs	r3, #2
 8001850:	4a17      	ldr	r2, [pc, #92]	@ (80018b0 <read_INA219+0xac>)
 8001852:	2180      	movs	r1, #128	@ 0x80
 8001854:	4814      	ldr	r0, [pc, #80]	@ (80018a8 <read_INA219+0xa4>)
 8001856:	f001 ff25 	bl	80036a4 <HAL_I2C_Master_Receive>

			//raw_shunt_voltage = abs((int16_t)(ina_buf[0] << 8 | ina_buf[1]));
			raw_bus_voltage = (int16_t)(ina_buf[0] << 8 | ina_buf [1]);
 800185a:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <read_INA219+0xac>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	021b      	lsls	r3, r3, #8
 8001860:	b21a      	sxth	r2, r3
 8001862:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <read_INA219+0xac>)
 8001864:	785b      	ldrb	r3, [r3, #1]
 8001866:	b21b      	sxth	r3, r3
 8001868:	4313      	orrs	r3, r2
 800186a:	b21a      	sxth	r2, r3
 800186c:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <read_INA219+0xb0>)
 800186e:	801a      	strh	r2, [r3, #0]
			//raw_power = (int16_t)(ina_buf[4] << 8 | ina_buf [5]);
			//raw_current = (int16_t)(ina_buf[6] << 8 | ina_buf [7]);

			//shunt_voltage = raw_shunt_voltage*10.0;
			bus_voltage = raw_bus_voltage/1600.0;
 8001870:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <read_INA219+0xb0>)
 8001872:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001876:	4618      	mov	r0, r3
 8001878:	f7fe fe74 	bl	8000564 <__aeabi_i2d>
 800187c:	f04f 0200 	mov.w	r2, #0
 8001880:	4b0d      	ldr	r3, [pc, #52]	@ (80018b8 <read_INA219+0xb4>)
 8001882:	f7ff f803 	bl	800088c <__aeabi_ddiv>
 8001886:	4602      	mov	r2, r0
 8001888:	460b      	mov	r3, r1
 800188a:	4610      	mov	r0, r2
 800188c:	4619      	mov	r1, r3
 800188e:	f7ff f9cb 	bl	8000c28 <__aeabi_d2f>
 8001892:	4603      	mov	r3, r0
 8001894:	4a09      	ldr	r2, [pc, #36]	@ (80018bc <read_INA219+0xb8>)
 8001896:	6013      	str	r3, [r2, #0]
			//power = raw_power*20/32768.0;
			//current = raw_current/32768.0;

			voltage = bus_voltage;
 8001898:	4b08      	ldr	r3, [pc, #32]	@ (80018bc <read_INA219+0xb8>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a08      	ldr	r2, [pc, #32]	@ (80018c0 <read_INA219+0xbc>)
 800189e:	6013      	str	r3, [r2, #0]
		}

	}

}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000370 	.word	0x20000370
 80018ac:	20000b95 	.word	0x20000b95
 80018b0:	20000b98 	.word	0x20000b98
 80018b4:	20000ba0 	.word	0x20000ba0
 80018b8:	40990000 	.word	0x40990000
 80018bc:	20000ba4 	.word	0x20000ba4
 80018c0:	2000094c 	.word	0x2000094c

080018c4 <init_MMC5603>:

void init_MMC5603(void) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af04      	add	r7, sp, #16
	uint8_t odr_value = 100;  // Example: Set ODR to 1000 Hz by writing 255
 80018ca:	2364      	movs	r3, #100	@ 0x64
 80018cc:	71fb      	strb	r3, [r7, #7]
	uint8_t control_reg0 = 0b10000000;  // Set Cmm_freq_en and Take_meas_M
 80018ce:	2380      	movs	r3, #128	@ 0x80
 80018d0:	71bb      	strb	r3, [r7, #6]
	uint8_t control_reg1 = 0b10000000;  // BW0=0, BW1=0 (6.6 ms)
 80018d2:	2380      	movs	r3, #128	@ 0x80
 80018d4:	717b      	strb	r3, [r7, #5]
	uint8_t control_reg2 = 0b00010000;  // Set Cmm_en to enable continuous mode
 80018d6:	2310      	movs	r3, #16
 80018d8:	713b      	strb	r3, [r7, #4]

	// Configure Control Register 1
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1C, I2C_MEMADD_SIZE_8BIT, &control_reg1, 1, HAL_MAX_DELAY);
 80018da:	f04f 33ff 	mov.w	r3, #4294967295
 80018de:	9302      	str	r3, [sp, #8]
 80018e0:	2301      	movs	r3, #1
 80018e2:	9301      	str	r3, [sp, #4]
 80018e4:	1d7b      	adds	r3, r7, #5
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	2301      	movs	r3, #1
 80018ea:	221c      	movs	r2, #28
 80018ec:	2160      	movs	r1, #96	@ 0x60
 80018ee:	482f      	ldr	r0, [pc, #188]	@ (80019ac <init_MMC5603+0xe8>)
 80018f0:	f002 f90a 	bl	8003b08 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 80018f4:	2014      	movs	r0, #20
 80018f6:	f001 f91d 	bl	8002b34 <HAL_Delay>
	uint8_t set_bit = 0b00001000;
 80018fa:	2308      	movs	r3, #8
 80018fc:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &set_bit, 1, HAL_MAX_DELAY);
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001902:	9302      	str	r3, [sp, #8]
 8001904:	2301      	movs	r3, #1
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	1cfb      	adds	r3, r7, #3
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	2301      	movs	r3, #1
 800190e:	221b      	movs	r2, #27
 8001910:	2160      	movs	r1, #96	@ 0x60
 8001912:	4826      	ldr	r0, [pc, #152]	@ (80019ac <init_MMC5603+0xe8>)
 8001914:	f002 f8f8 	bl	8003b08 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8001918:	2001      	movs	r0, #1
 800191a:	f001 f90b 	bl	8002b34 <HAL_Delay>
	uint8_t reset_bit = 0b00010000;
 800191e:	2310      	movs	r3, #16
 8001920:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &reset_bit, 1, HAL_MAX_DELAY);
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
 8001926:	9302      	str	r3, [sp, #8]
 8001928:	2301      	movs	r3, #1
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	1cbb      	adds	r3, r7, #2
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	2301      	movs	r3, #1
 8001932:	221b      	movs	r2, #27
 8001934:	2160      	movs	r1, #96	@ 0x60
 8001936:	481d      	ldr	r0, [pc, #116]	@ (80019ac <init_MMC5603+0xe8>)
 8001938:	f002 f8e6 	bl	8003b08 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 800193c:	2001      	movs	r0, #1
 800193e:	f001 f8f9 	bl	8002b34 <HAL_Delay>

	// Set Output Data Rate
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1A, I2C_MEMADD_SIZE_8BIT, &odr_value, 1, HAL_MAX_DELAY);
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	9302      	str	r3, [sp, #8]
 8001948:	2301      	movs	r3, #1
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	1dfb      	adds	r3, r7, #7
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	2301      	movs	r3, #1
 8001952:	221a      	movs	r2, #26
 8001954:	2160      	movs	r1, #96	@ 0x60
 8001956:	4815      	ldr	r0, [pc, #84]	@ (80019ac <init_MMC5603+0xe8>)
 8001958:	f002 f8d6 	bl	8003b08 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 800195c:	200a      	movs	r0, #10
 800195e:	f001 f8e9 	bl	8002b34 <HAL_Delay>

	// Configure Control Register 0
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &control_reg0, 1, HAL_MAX_DELAY);
 8001962:	f04f 33ff 	mov.w	r3, #4294967295
 8001966:	9302      	str	r3, [sp, #8]
 8001968:	2301      	movs	r3, #1
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	1dbb      	adds	r3, r7, #6
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	2301      	movs	r3, #1
 8001972:	221b      	movs	r2, #27
 8001974:	2160      	movs	r1, #96	@ 0x60
 8001976:	480d      	ldr	r0, [pc, #52]	@ (80019ac <init_MMC5603+0xe8>)
 8001978:	f002 f8c6 	bl	8003b08 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 800197c:	200a      	movs	r0, #10
 800197e:	f001 f8d9 	bl	8002b34 <HAL_Delay>

	// Configure Control Register 2
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1D, I2C_MEMADD_SIZE_8BIT, &control_reg2, 1, HAL_MAX_DELAY);
 8001982:	f04f 33ff 	mov.w	r3, #4294967295
 8001986:	9302      	str	r3, [sp, #8]
 8001988:	2301      	movs	r3, #1
 800198a:	9301      	str	r3, [sp, #4]
 800198c:	1d3b      	adds	r3, r7, #4
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	2301      	movs	r3, #1
 8001992:	221d      	movs	r2, #29
 8001994:	2160      	movs	r1, #96	@ 0x60
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <init_MMC5603+0xe8>)
 8001998:	f002 f8b6 	bl	8003b08 <HAL_I2C_Mem_Write>

	// Optionally: Add a delay to allow the sensor to stabilize
	HAL_Delay(10);
 800199c:	200a      	movs	r0, #10
 800199e:	f001 f8c9 	bl	8002b34 <HAL_Delay>
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20000370 	.word	0x20000370

080019b0 <init_MPL3115A2>:

void init_MPL3115A2(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af04      	add	r7, sp, #16
	// Check the WHO_AM_I register to verify sensor is connected
	uint8_t who_am_i = 0;
 80019b6:	2300      	movs	r3, #0
 80019b8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, &who_am_i, 1, HAL_MAX_DELAY);
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
 80019be:	9302      	str	r3, [sp, #8]
 80019c0:	2301      	movs	r3, #1
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	1dfb      	adds	r3, r7, #7
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	2301      	movs	r3, #1
 80019ca:	220c      	movs	r2, #12
 80019cc:	21c0      	movs	r1, #192	@ 0xc0
 80019ce:	480c      	ldr	r0, [pc, #48]	@ (8001a00 <init_MPL3115A2+0x50>)
 80019d0:	f002 f994 	bl	8003cfc <HAL_I2C_Mem_Read>
	if (who_am_i == 0xC4)
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	2bc4      	cmp	r3, #196	@ 0xc4
 80019d8:	d10e      	bne.n	80019f8 <init_MPL3115A2+0x48>
	{
		// WHO_AM_I is correct, now configure the sensor
//		uint8_t data = 0xB9; // Altimeter mode
		uint8_t data = 0x39; // Barometer mode
 80019da:	2339      	movs	r3, #57	@ 0x39
 80019dc:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_CTRL_REG1, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80019de:	f04f 33ff 	mov.w	r3, #4294967295
 80019e2:	9302      	str	r3, [sp, #8]
 80019e4:	2301      	movs	r3, #1
 80019e6:	9301      	str	r3, [sp, #4]
 80019e8:	1dbb      	adds	r3, r7, #6
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	2301      	movs	r3, #1
 80019ee:	2226      	movs	r2, #38	@ 0x26
 80019f0:	21c0      	movs	r1, #192	@ 0xc0
 80019f2:	4803      	ldr	r0, [pc, #12]	@ (8001a00 <init_MPL3115A2+0x50>)
 80019f4:	f002 f888 	bl	8003b08 <HAL_I2C_Mem_Write>
	}
	else
	{
		// Handle error
	}
}
 80019f8:	bf00      	nop
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	20000370 	.word	0x20000370

08001a04 <init_MPU6050>:

void init_MPU6050(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af04      	add	r7, sp, #16
	uint8_t mpu_config = 0x00;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	71fb      	strb	r3, [r7, #7]
	uint8_t mpu_set_sample_rate = 0x07;
 8001a0e:	2307      	movs	r3, #7
 8001a10:	71bb      	strb	r3, [r7, #6]
	uint8_t mpu_set_fs_range = 0x00;
 8001a12:	2300      	movs	r3, #0
 8001a14:	717b      	strb	r3, [r7, #5]

	// wake up sensor
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x6B, 1,&mpu_config, 1, 1000);
 8001a16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a1a:	9302      	str	r3, [sp, #8]
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	1dfb      	adds	r3, r7, #7
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	2301      	movs	r3, #1
 8001a26:	226b      	movs	r2, #107	@ 0x6b
 8001a28:	21d0      	movs	r1, #208	@ 0xd0
 8001a2a:	4817      	ldr	r0, [pc, #92]	@ (8001a88 <init_MPU6050+0x84>)
 8001a2c:	f002 f86c 	bl	8003b08 <HAL_I2C_Mem_Write>

	// set sample rate to 1kHz, config ranges
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x19, 1, &mpu_set_sample_rate, 1, 1000);
 8001a30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a34:	9302      	str	r3, [sp, #8]
 8001a36:	2301      	movs	r3, #1
 8001a38:	9301      	str	r3, [sp, #4]
 8001a3a:	1dbb      	adds	r3, r7, #6
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	2301      	movs	r3, #1
 8001a40:	2219      	movs	r2, #25
 8001a42:	21d0      	movs	r1, #208	@ 0xd0
 8001a44:	4810      	ldr	r0, [pc, #64]	@ (8001a88 <init_MPU6050+0x84>)
 8001a46:	f002 f85f 	bl	8003b08 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x1B, 1, &mpu_set_fs_range, 1, 1000);
 8001a4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a4e:	9302      	str	r3, [sp, #8]
 8001a50:	2301      	movs	r3, #1
 8001a52:	9301      	str	r3, [sp, #4]
 8001a54:	1d7b      	adds	r3, r7, #5
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	2301      	movs	r3, #1
 8001a5a:	221b      	movs	r2, #27
 8001a5c:	21d0      	movs	r1, #208	@ 0xd0
 8001a5e:	480a      	ldr	r0, [pc, #40]	@ (8001a88 <init_MPU6050+0x84>)
 8001a60:	f002 f852 	bl	8003b08 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x1c, 1, &mpu_set_fs_range, 1, 1000);
 8001a64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a68:	9302      	str	r3, [sp, #8]
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	9301      	str	r3, [sp, #4]
 8001a6e:	1d7b      	adds	r3, r7, #5
 8001a70:	9300      	str	r3, [sp, #0]
 8001a72:	2301      	movs	r3, #1
 8001a74:	221c      	movs	r2, #28
 8001a76:	21d0      	movs	r1, #208	@ 0xd0
 8001a78:	4803      	ldr	r0, [pc, #12]	@ (8001a88 <init_MPU6050+0x84>)
 8001a7a:	f002 f845 	bl	8003b08 <HAL_I2C_Mem_Write>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000370 	.word	0x20000370

08001a8c <init_PA1010D>:

void init_PA1010D(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af02      	add	r7, sp, #8
	uint8_t pa1010d_bytebuf;

//	pa_init_ret[0] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_RATE, strlen( (char *)PA1010D_RATE), 1000);
	pa_init_ret[1] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_INIT, strlen( (char *)PA1010D_INIT), 1000);
 8001a92:	482b      	ldr	r0, [pc, #172]	@ (8001b40 <init_PA1010D+0xb4>)
 8001a94:	f7fe fc0c 	bl	80002b0 <strlen>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001aa0:	9200      	str	r2, [sp, #0]
 8001aa2:	4a27      	ldr	r2, [pc, #156]	@ (8001b40 <init_PA1010D+0xb4>)
 8001aa4:	2120      	movs	r1, #32
 8001aa6:	4827      	ldr	r0, [pc, #156]	@ (8001b44 <init_PA1010D+0xb8>)
 8001aa8:	f001 fcfe 	bl	80034a8 <HAL_I2C_Master_Transmit>
 8001aac:	4603      	mov	r3, r0
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4b25      	ldr	r3, [pc, #148]	@ (8001b48 <init_PA1010D+0xbc>)
 8001ab2:	705a      	strb	r2, [r3, #1]
	pa_init_ret[2] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_SAT, strlen( (char *)PA1010D_SAT), 1000);
 8001ab4:	4825      	ldr	r0, [pc, #148]	@ (8001b4c <init_PA1010D+0xc0>)
 8001ab6:	f7fe fbfb 	bl	80002b0 <strlen>
 8001aba:	4603      	mov	r3, r0
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ac2:	9200      	str	r2, [sp, #0]
 8001ac4:	4a21      	ldr	r2, [pc, #132]	@ (8001b4c <init_PA1010D+0xc0>)
 8001ac6:	2120      	movs	r1, #32
 8001ac8:	481e      	ldr	r0, [pc, #120]	@ (8001b44 <init_PA1010D+0xb8>)
 8001aca:	f001 fced 	bl	80034a8 <HAL_I2C_Master_Transmit>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b48 <init_PA1010D+0xbc>)
 8001ad4:	709a      	strb	r2, [r3, #2]
//	pa_init_ret[3] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_CFG, strlen( (char *)PA1010D_CFG), 1000);
//	pa_init_ret[4] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_MODE, strlen( (char *)PA1010D_MODE), 1000);

//	HAL_Delay(10000);
	//Wait for stabilization
	for(int j=0; j<10; j++){
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	e029      	b.n	8001b30 <init_PA1010D+0xa4>
		for(int i=0; i<255; i++){
 8001adc:	2300      	movs	r3, #0
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	e014      	b.n	8001b0c <init_PA1010D+0x80>
			HAL_I2C_Master_Receive(&hi2c2, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, HAL_MAX_DELAY);
 8001ae2:	1dfa      	adds	r2, r7, #7
 8001ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2301      	movs	r3, #1
 8001aec:	2120      	movs	r1, #32
 8001aee:	4815      	ldr	r0, [pc, #84]	@ (8001b44 <init_PA1010D+0xb8>)
 8001af0:	f001 fdd8 	bl	80036a4 <HAL_I2C_Master_Receive>
			if (pa1010d_bytebuf == '$'){
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	2b24      	cmp	r3, #36	@ 0x24
 8001af8:	d00c      	beq.n	8001b14 <init_PA1010D+0x88>
				break;
			}
			pa_buf[i] = pa1010d_bytebuf;
 8001afa:	79f9      	ldrb	r1, [r7, #7]
 8001afc:	4a14      	ldr	r2, [pc, #80]	@ (8001b50 <init_PA1010D+0xc4>)
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	4413      	add	r3, r2
 8001b02:	460a      	mov	r2, r1
 8001b04:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<255; i++){
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	2bfe      	cmp	r3, #254	@ 0xfe
 8001b10:	dde7      	ble.n	8001ae2 <init_PA1010D+0x56>
 8001b12:	e000      	b.n	8001b16 <init_PA1010D+0x8a>
				break;
 8001b14:	bf00      	nop
		}
		if (j>5){
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2b05      	cmp	r3, #5
 8001b1a:	dd02      	ble.n	8001b22 <init_PA1010D+0x96>
			parse_nmea(pa_buf);
 8001b1c:	480c      	ldr	r0, [pc, #48]	@ (8001b50 <init_PA1010D+0xc4>)
 8001b1e:	f7ff fb79 	bl	8001214 <parse_nmea>
		}
		HAL_Delay(500);
 8001b22:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b26:	f001 f805 	bl	8002b34 <HAL_Delay>
	for(int j=0; j<10; j++){
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2b09      	cmp	r3, #9
 8001b34:	ddd2      	ble.n	8001adc <init_PA1010D+0x50>
	}
}
 8001b36:	bf00      	nop
 8001b38:	bf00      	nop
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	2000006c 	.word	0x2000006c
 8001b44:	20000370 	.word	0x20000370
 8001b48:	20000a8c 	.word	0x20000a8c
 8001b4c:	20000054 	.word	0x20000054
 8001b50:	2000098c 	.word	0x2000098c

08001b54 <init_INA219>:

void init_INA219(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af04      	add	r7, sp, #16
	uint8_t ina_config[2] = {0b00000001, 0b00011101};
 8001b5a:	f641 5301 	movw	r3, #7425	@ 0x1d01
 8001b5e:	80bb      	strh	r3, [r7, #4]
	result = HAL_I2C_Mem_Write(&hi2c2, (uint16_t) INA219_ADDRESS, 0x05, 1, ina_config, 2, 1000);
 8001b60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b64:	9302      	str	r3, [sp, #8]
 8001b66:	2302      	movs	r3, #2
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	2301      	movs	r3, #1
 8001b70:	2205      	movs	r2, #5
 8001b72:	2180      	movs	r1, #128	@ 0x80
 8001b74:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <init_INA219+0x38>)
 8001b76:	f001 ffc7 	bl	8003b08 <HAL_I2C_Mem_Write>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	4b04      	ldr	r3, [pc, #16]	@ (8001b90 <init_INA219+0x3c>)
 8001b80:	701a      	strb	r2, [r3, #0]
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000370 	.word	0x20000370
 8001b90:	20000d3c 	.word	0x20000d3c

08001b94 <read_sensors>:

void read_sensors(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	read_MPL3115A2(); // Temperature/ Pressure
 8001b98:	f7ff fc7e 	bl	8001498 <read_MPL3115A2>
	read_MMC5603(); // Magnetic Field
 8001b9c:	f7ff fbd8 	bl	8001350 <read_MMC5603>
	read_MPU6050(); // Accel/ tilt
 8001ba0:	f7ff fcf2 	bl	8001588 <read_MPU6050>
	read_PA1010D(); // GPS
 8001ba4:	f7ff fdf4 	bl	8001790 <read_PA1010D>
	read_INA219(); // Voltage
 8001ba8:	f7ff fe2c 	bl	8001804 <read_INA219>
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <init_sensors>:

void init_sensors(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
//	if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_BUSY) {
////		result = HAL_BUSY;
//	    I2C_BusReset();  // Call your I2C bus reset function only if the bus is busy
//	}

	init_MPL3115A2();
 8001bb4:	f7ff fefc 	bl	80019b0 <init_MPL3115A2>
	init_MMC5603();
 8001bb8:	f7ff fe84 	bl	80018c4 <init_MMC5603>
	init_MPU6050();
 8001bbc:	f7ff ff22 	bl	8001a04 <init_MPU6050>
	init_PA1010D();
 8001bc0:	f7ff ff64 	bl	8001a8c <init_PA1010D>
	init_INA219();
 8001bc4:	f7ff ffc6 	bl	8001b54 <init_INA219>
}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <init_commands>:

void init_commands(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
	snprintf(sim_command, sizeof(sim_command), "CMD,%s,SIM,", TEAM_ID);
 8001bd0:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <init_commands+0x68>)
 8001bd2:	4a19      	ldr	r2, [pc, #100]	@ (8001c38 <init_commands+0x6c>)
 8001bd4:	210e      	movs	r1, #14
 8001bd6:	4819      	ldr	r0, [pc, #100]	@ (8001c3c <init_commands+0x70>)
 8001bd8:	f006 ffd8 	bl	8008b8c <sniprintf>
	snprintf(simp_command, sizeof(simp_command), "CMD,%s,SIMP,", TEAM_ID);
 8001bdc:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <init_commands+0x68>)
 8001bde:	4a18      	ldr	r2, [pc, #96]	@ (8001c40 <init_commands+0x74>)
 8001be0:	210f      	movs	r1, #15
 8001be2:	4818      	ldr	r0, [pc, #96]	@ (8001c44 <init_commands+0x78>)
 8001be4:	f006 ffd2 	bl	8008b8c <sniprintf>
	snprintf(set_time_command, sizeof(set_time_command), "CMD,%s,ST,", TEAM_ID);
 8001be8:	4b12      	ldr	r3, [pc, #72]	@ (8001c34 <init_commands+0x68>)
 8001bea:	4a17      	ldr	r2, [pc, #92]	@ (8001c48 <init_commands+0x7c>)
 8001bec:	210d      	movs	r1, #13
 8001bee:	4817      	ldr	r0, [pc, #92]	@ (8001c4c <init_commands+0x80>)
 8001bf0:	f006 ffcc 	bl	8008b8c <sniprintf>
	snprintf(cal_alt_command, sizeof(cal_alt_command), "CMD,%s,CAL,", TEAM_ID);
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c34 <init_commands+0x68>)
 8001bf6:	4a16      	ldr	r2, [pc, #88]	@ (8001c50 <init_commands+0x84>)
 8001bf8:	210e      	movs	r1, #14
 8001bfa:	4816      	ldr	r0, [pc, #88]	@ (8001c54 <init_commands+0x88>)
 8001bfc:	f006 ffc6 	bl	8008b8c <sniprintf>
	snprintf(bcn_on_command, sizeof(bcn_on_command), "CMD,%s,BCN,ON", TEAM_ID);
 8001c00:	4b0c      	ldr	r3, [pc, #48]	@ (8001c34 <init_commands+0x68>)
 8001c02:	4a15      	ldr	r2, [pc, #84]	@ (8001c58 <init_commands+0x8c>)
 8001c04:	2110      	movs	r1, #16
 8001c06:	4815      	ldr	r0, [pc, #84]	@ (8001c5c <init_commands+0x90>)
 8001c08:	f006 ffc0 	bl	8008b8c <sniprintf>
	snprintf(bcn_off_command, sizeof(bcn_off_command), "CMD,%s,BCN,OFF", TEAM_ID);
 8001c0c:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <init_commands+0x68>)
 8001c0e:	4a14      	ldr	r2, [pc, #80]	@ (8001c60 <init_commands+0x94>)
 8001c10:	2111      	movs	r1, #17
 8001c12:	4814      	ldr	r0, [pc, #80]	@ (8001c64 <init_commands+0x98>)
 8001c14:	f006 ffba 	bl	8008b8c <sniprintf>
	snprintf(tel_on_command, sizeof(tel_on_command), "CMD,%s,CX,ON", TEAM_ID);\
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <init_commands+0x68>)
 8001c1a:	4a13      	ldr	r2, [pc, #76]	@ (8001c68 <init_commands+0x9c>)
 8001c1c:	210f      	movs	r1, #15
 8001c1e:	4813      	ldr	r0, [pc, #76]	@ (8001c6c <init_commands+0xa0>)
 8001c20:	f006 ffb4 	bl	8008b8c <sniprintf>
	snprintf(tel_off_command, sizeof(tel_off_command), "CMD,%s,CX,OFF", TEAM_ID);
 8001c24:	4b03      	ldr	r3, [pc, #12]	@ (8001c34 <init_commands+0x68>)
 8001c26:	4a12      	ldr	r2, [pc, #72]	@ (8001c70 <init_commands+0xa4>)
 8001c28:	2110      	movs	r1, #16
 8001c2a:	4812      	ldr	r0, [pc, #72]	@ (8001c74 <init_commands+0xa8>)
 8001c2c:	f006 ffae 	bl	8008b8c <sniprintf>
}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	0800bec0 	.word	0x0800bec0
 8001c38:	0800bec8 	.word	0x0800bec8
 8001c3c:	20000ba8 	.word	0x20000ba8
 8001c40:	0800bed4 	.word	0x0800bed4
 8001c44:	20000bb8 	.word	0x20000bb8
 8001c48:	0800bee4 	.word	0x0800bee4
 8001c4c:	20000bc8 	.word	0x20000bc8
 8001c50:	0800bef0 	.word	0x0800bef0
 8001c54:	20000bd8 	.word	0x20000bd8
 8001c58:	0800befc 	.word	0x0800befc
 8001c5c:	20000be8 	.word	0x20000be8
 8001c60:	0800bf0c 	.word	0x0800bf0c
 8001c64:	20000bf8 	.word	0x20000bf8
 8001c68:	0800bf1c 	.word	0x0800bf1c
 8001c6c:	20000c0c 	.word	0x20000c0c
 8001c70:	0800bf2c 	.word	0x0800bf2c
 8001c74:	20000c1c 	.word	0x20000c1c

08001c78 <calculate_checksum>:

uint8_t calculate_checksum(const char *data) {
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
//    }
//
//    // Return the result modulo 256 (0x100)
//    return (uint8_t)(sum % 256);

	uint8_t checksum = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8001c84:	e006      	b.n	8001c94 <calculate_checksum+0x1c>
		checksum += *data++;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	1c5a      	adds	r2, r3, #1
 8001c8a:	607a      	str	r2, [r7, #4]
 8001c8c:	781a      	ldrb	r2, [r3, #0]
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	4413      	add	r3, r2
 8001c92:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1f4      	bne.n	8001c86 <calculate_checksum+0xe>
	}
	return checksum % 256;
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
	...

08001cac <send_packet>:

void send_packet(){
 8001cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cb0:	f2ad 5d2c 	subw	sp, sp, #1324	@ 0x52c
 8001cb4:	af2e      	add	r7, sp, #184	@ 0xb8

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	packet_count += 1;
 8001cb6:	4b92      	ldr	r3, [pc, #584]	@ (8001f00 <send_packet+0x254>)
 8001cb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	b21a      	sxth	r2, r3
 8001cc4:	4b8e      	ldr	r3, [pc, #568]	@ (8001f00 <send_packet+0x254>)
 8001cc6:	801a      	strh	r2, [r3, #0]

	snprintf(data, sizeof(data),
 8001cc8:	4b8e      	ldr	r3, [pc, #568]	@ (8001f04 <send_packet+0x258>)
 8001cca:	f993 3000 	ldrsb.w	r3, [r3]
 8001cce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001cd2:	4b8d      	ldr	r3, [pc, #564]	@ (8001f08 <send_packet+0x25c>)
 8001cd4:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001cdc:	4b8b      	ldr	r3, [pc, #556]	@ (8001f0c <send_packet+0x260>)
 8001cde:	f993 3000 	ldrsb.w	r3, [r3]
 8001ce2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001ce4:	4b86      	ldr	r3, [pc, #536]	@ (8001f00 <send_packet+0x254>)
 8001ce6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cea:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001cec:	4b88      	ldr	r3, [pc, #544]	@ (8001f10 <send_packet+0x264>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	677b      	str	r3, [r7, #116]	@ 0x74
 8001cf2:	4b88      	ldr	r3, [pc, #544]	@ (8001f14 <send_packet+0x268>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7fe fc46 	bl	8000588 <__aeabi_f2d>
 8001cfc:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
 8001d00:	4b85      	ldr	r3, [pc, #532]	@ (8001f18 <send_packet+0x26c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7fe fc3f 	bl	8000588 <__aeabi_f2d>
 8001d0a:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
 8001d0e:	4b83      	ldr	r3, [pc, #524]	@ (8001f1c <send_packet+0x270>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fc38 	bl	8000588 <__aeabi_f2d>
 8001d18:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8001d1c:	4b80      	ldr	r3, [pc, #512]	@ (8001f20 <send_packet+0x274>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7fe fc31 	bl	8000588 <__aeabi_f2d>
 8001d26:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
 8001d2a:	4b7e      	ldr	r3, [pc, #504]	@ (8001f24 <send_packet+0x278>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe fc2a 	bl	8000588 <__aeabi_f2d>
 8001d34:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
 8001d38:	4b7b      	ldr	r3, [pc, #492]	@ (8001f28 <send_packet+0x27c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7fe fc23 	bl	8000588 <__aeabi_f2d>
 8001d42:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 8001d46:	4b79      	ldr	r3, [pc, #484]	@ (8001f2c <send_packet+0x280>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fc1c 	bl	8000588 <__aeabi_f2d>
 8001d50:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 8001d54:	4b76      	ldr	r3, [pc, #472]	@ (8001f30 <send_packet+0x284>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7fe fc15 	bl	8000588 <__aeabi_f2d>
 8001d5e:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 8001d62:	4b74      	ldr	r3, [pc, #464]	@ (8001f34 <send_packet+0x288>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fc0e 	bl	8000588 <__aeabi_f2d>
 8001d6c:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 8001d70:	4b71      	ldr	r3, [pc, #452]	@ (8001f38 <send_packet+0x28c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fc07 	bl	8000588 <__aeabi_f2d>
 8001d7a:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8001d7e:	4b6f      	ldr	r3, [pc, #444]	@ (8001f3c <send_packet+0x290>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7fe fc00 	bl	8000588 <__aeabi_f2d>
 8001d88:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001d8c:	4b6c      	ldr	r3, [pc, #432]	@ (8001f40 <send_packet+0x294>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7fe fbf9 	bl	8000588 <__aeabi_f2d>
 8001d96:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001d9a:	4b6a      	ldr	r3, [pc, #424]	@ (8001f44 <send_packet+0x298>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fbf2 	bl	8000588 <__aeabi_f2d>
 8001da4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001da8:	4b67      	ldr	r3, [pc, #412]	@ (8001f48 <send_packet+0x29c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fbeb 	bl	8000588 <__aeabi_f2d>
 8001db2:	4682      	mov	sl, r0
 8001db4:	468b      	mov	fp, r1
 8001db6:	4b65      	ldr	r3, [pc, #404]	@ (8001f4c <send_packet+0x2a0>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	673b      	str	r3, [r7, #112]	@ 0x70
 8001dbc:	4b64      	ldr	r3, [pc, #400]	@ (8001f50 <send_packet+0x2a4>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	607b      	str	r3, [r7, #4]
 8001dc2:	4b64      	ldr	r3, [pc, #400]	@ (8001f54 <send_packet+0x2a8>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	603b      	str	r3, [r7, #0]
 8001dc8:	4b63      	ldr	r3, [pc, #396]	@ (8001f58 <send_packet+0x2ac>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fbdb 	bl	8000588 <__aeabi_f2d>
 8001dd2:	4680      	mov	r8, r0
 8001dd4:	4689      	mov	r9, r1
 8001dd6:	4b61      	ldr	r3, [pc, #388]	@ (8001f5c <send_packet+0x2b0>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7fe fbd4 	bl	8000588 <__aeabi_f2d>
 8001de0:	4604      	mov	r4, r0
 8001de2:	460d      	mov	r5, r1
 8001de4:	4b5e      	ldr	r3, [pc, #376]	@ (8001f60 <send_packet+0x2b4>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe fbcd 	bl	8000588 <__aeabi_f2d>
 8001dee:	4b5d      	ldr	r3, [pc, #372]	@ (8001f64 <send_packet+0x2b8>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	461a      	mov	r2, r3
 8001df4:	f107 068c 	add.w	r6, r7, #140	@ 0x8c
 8001df8:	4b5b      	ldr	r3, [pc, #364]	@ (8001f68 <send_packet+0x2bc>)
 8001dfa:	932d      	str	r3, [sp, #180]	@ 0xb4
 8001dfc:	922c      	str	r2, [sp, #176]	@ 0xb0
 8001dfe:	e9cd 012a 	strd	r0, r1, [sp, #168]	@ 0xa8
 8001e02:	e9cd 4528 	strd	r4, r5, [sp, #160]	@ 0xa0
 8001e06:	e9cd 8926 	strd	r8, r9, [sp, #152]	@ 0x98
 8001e0a:	683a      	ldr	r2, [r7, #0]
 8001e0c:	9224      	str	r2, [sp, #144]	@ 0x90
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	9223      	str	r2, [sp, #140]	@ 0x8c
 8001e12:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001e14:	9222      	str	r2, [sp, #136]	@ 0x88
 8001e16:	e9cd ab20 	strd	sl, fp, [sp, #128]	@ 0x80
 8001e1a:	ed97 7b02 	vldr	d7, [r7, #8]
 8001e1e:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
 8001e22:	ed97 7b04 	vldr	d7, [r7, #16]
 8001e26:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 8001e2a:	ed97 7b06 	vldr	d7, [r7, #24]
 8001e2e:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 8001e32:	ed97 7b08 	vldr	d7, [r7, #32]
 8001e36:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8001e3a:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8001e3e:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8001e42:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001e46:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8001e4a:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001e4e:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8001e52:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8001e56:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8001e5a:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8001e5e:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8001e62:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8001e66:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8001e6a:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8001e6e:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001e72:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8001e76:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001e7a:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8001e7e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001e82:	4b3a      	ldr	r3, [pc, #232]	@ (8001f6c <send_packet+0x2c0>)
 8001e84:	9305      	str	r3, [sp, #20]
 8001e86:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001e88:	9204      	str	r2, [sp, #16]
 8001e8a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001e8c:	9203      	str	r2, [sp, #12]
 8001e8e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001e90:	9202      	str	r2, [sp, #8]
 8001e92:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001e96:	9201      	str	r2, [sp, #4]
 8001e98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	4b34      	ldr	r3, [pc, #208]	@ (8001f70 <send_packet+0x2c4>)
 8001ea0:	4a34      	ldr	r2, [pc, #208]	@ (8001f74 <send_packet+0x2c8>)
 8001ea2:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8001ea6:	4630      	mov	r0, r6
 8001ea8:	f006 fe70 	bl	8008b8c <sniprintf>
		 mode, state, altitude, temperature, pressure, voltage,
		 gyro_x, gyro_y, gyro_z, accel_x, accel_y, accel_z, mag_x, mag_y, mag_z,
		 auto_gyro_rotation_rate, gps_time_hr, gps_time_min, gps_time_sec,
		 gps_altitude, gps_latitude, gps_longitude, gps_sats, cmd_echo);

	uint8_t checksum = calculate_checksum(data);
 8001eac:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff fee1 	bl	8001c78 <calculate_checksum>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 8001ebc:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 8001ec0:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8001ec4:	f507 701b 	add.w	r0, r7, #620	@ 0x26c
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	4a2a      	ldr	r2, [pc, #168]	@ (8001f78 <send_packet+0x2cc>)
 8001ece:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ed2:	f006 fe5b 	bl	8008b8c <sniprintf>

	// Send the packet using HAL_UART_Transmit
	HAL_UART_Transmit(&huart2, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);
 8001ed6:	f507 731b 	add.w	r3, r7, #620	@ 0x26c
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7fe f9e8 	bl	80002b0 <strlen>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	f507 711b 	add.w	r1, r7, #620	@ 0x26c
 8001ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8001eec:	4823      	ldr	r0, [pc, #140]	@ (8001f7c <send_packet+0x2d0>)
 8001eee:	f003 ff65 	bl	8005dbc <HAL_UART_Transmit>
}
 8001ef2:	bf00      	nop
 8001ef4:	f207 4774 	addw	r7, r7, #1140	@ 0x474
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001efe:	bf00      	nop
 8001f00:	2000093c 	.word	0x2000093c
 8001f04:	20000938 	.word	0x20000938
 8001f08:	20000939 	.word	0x20000939
 8001f0c:	2000093a 	.word	0x2000093a
 8001f10:	20000000 	.word	0x20000000
 8001f14:	20000940 	.word	0x20000940
 8001f18:	20000944 	.word	0x20000944
 8001f1c:	20000948 	.word	0x20000948
 8001f20:	2000094c 	.word	0x2000094c
 8001f24:	20000950 	.word	0x20000950
 8001f28:	20000954 	.word	0x20000954
 8001f2c:	20000958 	.word	0x20000958
 8001f30:	2000095c 	.word	0x2000095c
 8001f34:	20000960 	.word	0x20000960
 8001f38:	20000964 	.word	0x20000964
 8001f3c:	20000968 	.word	0x20000968
 8001f40:	2000096c 	.word	0x2000096c
 8001f44:	20000970 	.word	0x20000970
 8001f48:	20000974 	.word	0x20000974
 8001f4c:	20000978 	.word	0x20000978
 8001f50:	20000979 	.word	0x20000979
 8001f54:	2000097a 	.word	0x2000097a
 8001f58:	2000097c 	.word	0x2000097c
 8001f5c:	20000980 	.word	0x20000980
 8001f60:	20000984 	.word	0x20000984
 8001f64:	20000988 	.word	0x20000988
 8001f68:	20000014 	.word	0x20000014
 8001f6c:	20000004 	.word	0x20000004
 8001f70:	0800bec0 	.word	0x0800bec0
 8001f74:	0800bf3c 	.word	0x0800bf3c
 8001f78:	0800bfc4 	.word	0x0800bfc4
 8001f7c:	200003c4 	.word	0x200003c4

08001f80 <read_transmit_telemetry>:
	T_packet[packet_length-1]= '\n';

	return packet_length;
}

void read_transmit_telemetry (){
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
	read_sensors();
 8001f84:	f7ff fe06 	bl	8001b94 <read_sensors>

	if (prev_alt > altitude) {
 8001f88:	4b32      	ldr	r3, [pc, #200]	@ (8002054 <read_transmit_telemetry+0xd4>)
 8001f8a:	ed93 7a00 	vldr	s14, [r3]
 8001f8e:	4b32      	ldr	r3, [pc, #200]	@ (8002058 <read_transmit_telemetry+0xd8>)
 8001f90:	edd3 7a00 	vldr	s15, [r3]
 8001f94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9c:	dd05      	ble.n	8001faa <read_transmit_telemetry+0x2a>
		descending_count++;
 8001f9e:	4b2f      	ldr	r3, [pc, #188]	@ (800205c <read_transmit_telemetry+0xdc>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	4a2d      	ldr	r2, [pc, #180]	@ (800205c <read_transmit_telemetry+0xdc>)
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	e002      	b.n	8001fb0 <read_transmit_telemetry+0x30>
	}
	else {
		descending_count = 0;
 8001faa:	4b2c      	ldr	r3, [pc, #176]	@ (800205c <read_transmit_telemetry+0xdc>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
	}

	// Handle Mission Time
	mission_time_sec++;
 8001fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8002060 <read_transmit_telemetry+0xe0>)
 8001fb2:	f993 3000 	ldrsb.w	r3, [r3]
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	3301      	adds	r3, #1
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	b25a      	sxtb	r2, r3
 8001fbe:	4b28      	ldr	r3, [pc, #160]	@ (8002060 <read_transmit_telemetry+0xe0>)
 8001fc0:	701a      	strb	r2, [r3, #0]
	if ( mission_time_sec >= 60 ){
 8001fc2:	4b27      	ldr	r3, [pc, #156]	@ (8002060 <read_transmit_telemetry+0xe0>)
 8001fc4:	f993 3000 	ldrsb.w	r3, [r3]
 8001fc8:	2b3b      	cmp	r3, #59	@ 0x3b
 8001fca:	dd11      	ble.n	8001ff0 <read_transmit_telemetry+0x70>
		mission_time_sec -= 60;
 8001fcc:	4b24      	ldr	r3, [pc, #144]	@ (8002060 <read_transmit_telemetry+0xe0>)
 8001fce:	f993 3000 	ldrsb.w	r3, [r3]
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	3b3c      	subs	r3, #60	@ 0x3c
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	b25a      	sxtb	r2, r3
 8001fda:	4b21      	ldr	r3, [pc, #132]	@ (8002060 <read_transmit_telemetry+0xe0>)
 8001fdc:	701a      	strb	r2, [r3, #0]
		mission_time_min += 1;
 8001fde:	4b21      	ldr	r3, [pc, #132]	@ (8002064 <read_transmit_telemetry+0xe4>)
 8001fe0:	f993 3000 	ldrsb.w	r3, [r3]
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	b25a      	sxtb	r2, r3
 8001fec:	4b1d      	ldr	r3, [pc, #116]	@ (8002064 <read_transmit_telemetry+0xe4>)
 8001fee:	701a      	strb	r2, [r3, #0]
	}
	if ( mission_time_min >= 60 ){
 8001ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8002064 <read_transmit_telemetry+0xe4>)
 8001ff2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ff6:	2b3b      	cmp	r3, #59	@ 0x3b
 8001ff8:	dd11      	ble.n	800201e <read_transmit_telemetry+0x9e>
		mission_time_min -= 60;
 8001ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8002064 <read_transmit_telemetry+0xe4>)
 8001ffc:	f993 3000 	ldrsb.w	r3, [r3]
 8002000:	b2db      	uxtb	r3, r3
 8002002:	3b3c      	subs	r3, #60	@ 0x3c
 8002004:	b2db      	uxtb	r3, r3
 8002006:	b25a      	sxtb	r2, r3
 8002008:	4b16      	ldr	r3, [pc, #88]	@ (8002064 <read_transmit_telemetry+0xe4>)
 800200a:	701a      	strb	r2, [r3, #0]
		mission_time_hr += 1;
 800200c:	4b16      	ldr	r3, [pc, #88]	@ (8002068 <read_transmit_telemetry+0xe8>)
 800200e:	f993 3000 	ldrsb.w	r3, [r3]
 8002012:	b2db      	uxtb	r3, r3
 8002014:	3301      	adds	r3, #1
 8002016:	b2db      	uxtb	r3, r3
 8002018:	b25a      	sxtb	r2, r3
 800201a:	4b13      	ldr	r3, [pc, #76]	@ (8002068 <read_transmit_telemetry+0xe8>)
 800201c:	701a      	strb	r2, [r3, #0]
	}
	if ( mission_time_hr >= 24 ){
 800201e:	4b12      	ldr	r3, [pc, #72]	@ (8002068 <read_transmit_telemetry+0xe8>)
 8002020:	f993 3000 	ldrsb.w	r3, [r3]
 8002024:	2b17      	cmp	r3, #23
 8002026:	dd08      	ble.n	800203a <read_transmit_telemetry+0xba>
		mission_time_hr -= 24;
 8002028:	4b0f      	ldr	r3, [pc, #60]	@ (8002068 <read_transmit_telemetry+0xe8>)
 800202a:	f993 3000 	ldrsb.w	r3, [r3]
 800202e:	b2db      	uxtb	r3, r3
 8002030:	3b18      	subs	r3, #24
 8002032:	b2db      	uxtb	r3, r3
 8002034:	b25a      	sxtb	r2, r3
 8002036:	4b0c      	ldr	r3, [pc, #48]	@ (8002068 <read_transmit_telemetry+0xe8>)
 8002038:	701a      	strb	r2, [r3, #0]
	}

	prev_time = gps_time_sec;
 800203a:	4b0c      	ldr	r3, [pc, #48]	@ (800206c <read_transmit_telemetry+0xec>)
 800203c:	781a      	ldrb	r2, [r3, #0]
 800203e:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <read_transmit_telemetry+0xf0>)
 8002040:	701a      	strb	r2, [r3, #0]
	prev_alt = altitude;
 8002042:	4b05      	ldr	r3, [pc, #20]	@ (8002058 <read_transmit_telemetry+0xd8>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a03      	ldr	r2, [pc, #12]	@ (8002054 <read_transmit_telemetry+0xd4>)
 8002048:	6013      	str	r3, [r2, #0]

//	create_telemetry(tx_data, 0);
//	transmit_packet(tx_packet, tx_data, tx_count);
//	HAL_UART_Transmit(&huart2, tx_packet, sizeof(tx_packet), 100);
	send_packet();
 800204a:	f7ff fe2f 	bl	8001cac <send_packet>
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000c2c 	.word	0x20000c2c
 8002058:	20000940 	.word	0x20000940
 800205c:	20000c30 	.word	0x20000c30
 8002060:	2000093a 	.word	0x2000093a
 8002064:	20000939 	.word	0x20000939
 8002068:	20000938 	.word	0x20000938
 800206c:	2000097a 	.word	0x2000097a
 8002070:	20000a91 	.word	0x20000a91

08002074 <HAL_UARTEx_RxEventCallback>:
	}


}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	807b      	strh	r3, [r7, #2]
//	for (; i < 255; i++) {
//		rx_data[i] = 0;
//	}

//	handle_command();
	memcpy(rx_packet, rx_data, RX_BFR_SIZE);
 8002080:	4a0c      	ldr	r2, [pc, #48]	@ (80020b4 <HAL_UARTEx_RxEventCallback+0x40>)
 8002082:	4b0d      	ldr	r3, [pc, #52]	@ (80020b8 <HAL_UARTEx_RxEventCallback+0x44>)
 8002084:	4610      	mov	r0, r2
 8002086:	4619      	mov	r1, r3
 8002088:	23ff      	movs	r3, #255	@ 0xff
 800208a:	461a      	mov	r2, r3
 800208c:	f006 fe87 	bl	8008d9e <memcpy>

	memset(rx_data, 0, sizeof(rx_data));
 8002090:	22ff      	movs	r2, #255	@ 0xff
 8002092:	2100      	movs	r1, #0
 8002094:	4808      	ldr	r0, [pc, #32]	@ (80020b8 <HAL_UARTEx_RxEventCallback+0x44>)
 8002096:	f006 fdf0 	bl	8008c7a <memset>

	// Call function for next packet
	uart_received = HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, RX_BFR_SIZE);
 800209a:	22ff      	movs	r2, #255	@ 0xff
 800209c:	4906      	ldr	r1, [pc, #24]	@ (80020b8 <HAL_UARTEx_RxEventCallback+0x44>)
 800209e:	4807      	ldr	r0, [pc, #28]	@ (80020bc <HAL_UARTEx_RxEventCallback+0x48>)
 80020a0:	f003 ff17 	bl	8005ed2 <HAL_UARTEx_ReceiveToIdle_IT>
 80020a4:	4603      	mov	r3, r0
 80020a6:	461a      	mov	r2, r3
 80020a8:	4b05      	ldr	r3, [pc, #20]	@ (80020c0 <HAL_UARTEx_RxEventCallback+0x4c>)
 80020aa:	701a      	strb	r2, [r3, #0]

}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000270 	.word	0x20000270
 80020b8:	20000c3c 	.word	0x20000c3c
 80020bc:	200003c4 	.word	0x200003c4
 80020c0:	20000d3b 	.word	0x20000d3b

080020c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020c8:	f000 fcc2 	bl	8002a50 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020cc:	f000 f84c 	bl	8002168 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020d0:	f000 f970 	bl	80023b4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80020d4:	f000 f914 	bl	8002300 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80020d8:	f000 f93c 	bl	8002354 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 80020dc:	f000 f8de 	bl	800229c <MX_USART2_UART_Init>
  MX_I2C2_Init();
 80020e0:	f000 f8ae 	bl	8002240 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  result = HAL_I2C_IsDeviceReady(&hi2c2, PA1010D_ADDRESS, 3, 5);
 80020e4:	2305      	movs	r3, #5
 80020e6:	2203      	movs	r2, #3
 80020e8:	2120      	movs	r1, #32
 80020ea:	4817      	ldr	r0, [pc, #92]	@ (8002148 <main+0x84>)
 80020ec:	f002 f838 	bl	8004160 <HAL_I2C_IsDeviceReady>
 80020f0:	4603      	mov	r3, r0
 80020f2:	461a      	mov	r2, r3
 80020f4:	4b15      	ldr	r3, [pc, #84]	@ (800214c <main+0x88>)
 80020f6:	701a      	strb	r2, [r3, #0]

  init_sensors();
 80020f8:	f7ff fd5a 	bl	8001bb0 <init_sensors>
  init_commands();
 80020fc:	f7ff fd66 	bl	8001bcc <init_commands>

  uart_received = HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, RX_BFR_SIZE);
 8002100:	22ff      	movs	r2, #255	@ 0xff
 8002102:	4913      	ldr	r1, [pc, #76]	@ (8002150 <main+0x8c>)
 8002104:	4813      	ldr	r0, [pc, #76]	@ (8002154 <main+0x90>)
 8002106:	f003 fee4 	bl	8005ed2 <HAL_UARTEx_ReceiveToIdle_IT>
 800210a:	4603      	mov	r3, r0
 800210c:	461a      	mov	r2, r3
 800210e:	4b12      	ldr	r3, [pc, #72]	@ (8002158 <main+0x94>)
 8002110:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  read_sensors();
	  // Control Telemetry
	  if (telemetry_status == 1) {
 8002112:	4b12      	ldr	r3, [pc, #72]	@ (800215c <main+0x98>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d101      	bne.n	800211e <main+0x5a>
		  read_transmit_telemetry();
 800211a:	f7ff ff31 	bl	8001f80 <read_transmit_telemetry>
	  }

	  // Control Beacon
	  if (beacon_status == 1) {
 800211e:	4b10      	ldr	r3, [pc, #64]	@ (8002160 <main+0x9c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d105      	bne.n	8002132 <main+0x6e>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8002126:	2201      	movs	r2, #1
 8002128:	2110      	movs	r1, #16
 800212a:	480e      	ldr	r0, [pc, #56]	@ (8002164 <main+0xa0>)
 800212c:	f001 f85e 	bl	80031ec <HAL_GPIO_WritePin>
 8002130:	e004      	b.n	800213c <main+0x78>
	  }

	  else {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002132:	2200      	movs	r2, #0
 8002134:	2110      	movs	r1, #16
 8002136:	480b      	ldr	r0, [pc, #44]	@ (8002164 <main+0xa0>)
 8002138:	f001 f858 	bl	80031ec <HAL_GPIO_WritePin>
	  }

	  HAL_Delay(1000);
 800213c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002140:	f000 fcf8 	bl	8002b34 <HAL_Delay>
	  if (telemetry_status == 1) {
 8002144:	e7e5      	b.n	8002112 <main+0x4e>
 8002146:	bf00      	nop
 8002148:	20000370 	.word	0x20000370
 800214c:	20000d3c 	.word	0x20000d3c
 8002150:	20000c3c 	.word	0x20000c3c
 8002154:	200003c4 	.word	0x200003c4
 8002158:	20000d3b 	.word	0x20000d3b
 800215c:	2000007c 	.word	0x2000007c
 8002160:	20000c38 	.word	0x20000c38
 8002164:	40020400 	.word	0x40020400

08002168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b094      	sub	sp, #80	@ 0x50
 800216c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800216e:	f107 031c 	add.w	r3, r7, #28
 8002172:	2234      	movs	r2, #52	@ 0x34
 8002174:	2100      	movs	r1, #0
 8002176:	4618      	mov	r0, r3
 8002178:	f006 fd7f 	bl	8008c7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800217c:	f107 0308 	add.w	r3, r7, #8
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]
 800218a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800218c:	2300      	movs	r3, #0
 800218e:	607b      	str	r3, [r7, #4]
 8002190:	4b29      	ldr	r3, [pc, #164]	@ (8002238 <SystemClock_Config+0xd0>)
 8002192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002194:	4a28      	ldr	r2, [pc, #160]	@ (8002238 <SystemClock_Config+0xd0>)
 8002196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800219a:	6413      	str	r3, [r2, #64]	@ 0x40
 800219c:	4b26      	ldr	r3, [pc, #152]	@ (8002238 <SystemClock_Config+0xd0>)
 800219e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021a4:	607b      	str	r3, [r7, #4]
 80021a6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021a8:	2300      	movs	r3, #0
 80021aa:	603b      	str	r3, [r7, #0]
 80021ac:	4b23      	ldr	r3, [pc, #140]	@ (800223c <SystemClock_Config+0xd4>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a22      	ldr	r2, [pc, #136]	@ (800223c <SystemClock_Config+0xd4>)
 80021b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021b6:	6013      	str	r3, [r2, #0]
 80021b8:	4b20      	ldr	r3, [pc, #128]	@ (800223c <SystemClock_Config+0xd4>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80021c0:	603b      	str	r3, [r7, #0]
 80021c2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80021c4:	2301      	movs	r3, #1
 80021c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80021c8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80021cc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021ce:	2302      	movs	r3, #2
 80021d0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021d2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80021d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80021d8:	2308      	movs	r3, #8
 80021da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 384;
 80021dc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80021e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80021e2:	2304      	movs	r3, #4
 80021e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80021e6:	2308      	movs	r3, #8
 80021e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80021ea:	2302      	movs	r3, #2
 80021ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021ee:	f107 031c 	add.w	r3, r7, #28
 80021f2:	4618      	mov	r0, r3
 80021f4:	f003 fb0e 	bl	8005814 <HAL_RCC_OscConfig>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80021fe:	f000 f995 	bl	800252c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002202:	230f      	movs	r3, #15
 8002204:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002206:	2302      	movs	r3, #2
 8002208:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800220a:	2300      	movs	r3, #0
 800220c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800220e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002212:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002214:	2300      	movs	r3, #0
 8002216:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002218:	f107 0308 	add.w	r3, r7, #8
 800221c:	2103      	movs	r1, #3
 800221e:	4618      	mov	r0, r3
 8002220:	f002 ff0a 	bl	8005038 <HAL_RCC_ClockConfig>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800222a:	f000 f97f 	bl	800252c <Error_Handler>
  }
}
 800222e:	bf00      	nop
 8002230:	3750      	adds	r7, #80	@ 0x50
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40023800 	.word	0x40023800
 800223c:	40007000 	.word	0x40007000

08002240 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002244:	4b12      	ldr	r3, [pc, #72]	@ (8002290 <MX_I2C2_Init+0x50>)
 8002246:	4a13      	ldr	r2, [pc, #76]	@ (8002294 <MX_I2C2_Init+0x54>)
 8002248:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800224a:	4b11      	ldr	r3, [pc, #68]	@ (8002290 <MX_I2C2_Init+0x50>)
 800224c:	4a12      	ldr	r2, [pc, #72]	@ (8002298 <MX_I2C2_Init+0x58>)
 800224e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002250:	4b0f      	ldr	r3, [pc, #60]	@ (8002290 <MX_I2C2_Init+0x50>)
 8002252:	2200      	movs	r2, #0
 8002254:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002256:	4b0e      	ldr	r3, [pc, #56]	@ (8002290 <MX_I2C2_Init+0x50>)
 8002258:	2200      	movs	r2, #0
 800225a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800225c:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <MX_I2C2_Init+0x50>)
 800225e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002262:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002264:	4b0a      	ldr	r3, [pc, #40]	@ (8002290 <MX_I2C2_Init+0x50>)
 8002266:	2200      	movs	r2, #0
 8002268:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800226a:	4b09      	ldr	r3, [pc, #36]	@ (8002290 <MX_I2C2_Init+0x50>)
 800226c:	2200      	movs	r2, #0
 800226e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002270:	4b07      	ldr	r3, [pc, #28]	@ (8002290 <MX_I2C2_Init+0x50>)
 8002272:	2200      	movs	r2, #0
 8002274:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002276:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <MX_I2C2_Init+0x50>)
 8002278:	2200      	movs	r2, #0
 800227a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800227c:	4804      	ldr	r0, [pc, #16]	@ (8002290 <MX_I2C2_Init+0x50>)
 800227e:	f000 ffcf 	bl	8003220 <HAL_I2C_Init>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002288:	f000 f950 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800228c:	bf00      	nop
 800228e:	bd80      	pop	{r7, pc}
 8002290:	20000370 	.word	0x20000370
 8002294:	40005800 	.word	0x40005800
 8002298:	000186a0 	.word	0x000186a0

0800229c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80022a0:	2200      	movs	r2, #0
 80022a2:	2100      	movs	r1, #0
 80022a4:	2026      	movs	r0, #38	@ 0x26
 80022a6:	f000 fd44 	bl	8002d32 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022aa:	2026      	movs	r0, #38	@ 0x26
 80022ac:	f000 fd5d 	bl	8002d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022b0:	4b11      	ldr	r3, [pc, #68]	@ (80022f8 <MX_USART2_UART_Init+0x5c>)
 80022b2:	4a12      	ldr	r2, [pc, #72]	@ (80022fc <MX_USART2_UART_Init+0x60>)
 80022b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022b6:	4b10      	ldr	r3, [pc, #64]	@ (80022f8 <MX_USART2_UART_Init+0x5c>)
 80022b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022be:	4b0e      	ldr	r3, [pc, #56]	@ (80022f8 <MX_USART2_UART_Init+0x5c>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022c4:	4b0c      	ldr	r3, [pc, #48]	@ (80022f8 <MX_USART2_UART_Init+0x5c>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022ca:	4b0b      	ldr	r3, [pc, #44]	@ (80022f8 <MX_USART2_UART_Init+0x5c>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022d0:	4b09      	ldr	r3, [pc, #36]	@ (80022f8 <MX_USART2_UART_Init+0x5c>)
 80022d2:	220c      	movs	r2, #12
 80022d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022d6:	4b08      	ldr	r3, [pc, #32]	@ (80022f8 <MX_USART2_UART_Init+0x5c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022dc:	4b06      	ldr	r3, [pc, #24]	@ (80022f8 <MX_USART2_UART_Init+0x5c>)
 80022de:	2200      	movs	r2, #0
 80022e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022e2:	4805      	ldr	r0, [pc, #20]	@ (80022f8 <MX_USART2_UART_Init+0x5c>)
 80022e4:	f003 fd1a 	bl	8005d1c <HAL_UART_Init>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 80022ee:	f000 f91d 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200003c4 	.word	0x200003c4
 80022fc:	40004400 	.word	0x40004400

08002300 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002304:	4b11      	ldr	r3, [pc, #68]	@ (800234c <MX_USART3_UART_Init+0x4c>)
 8002306:	4a12      	ldr	r2, [pc, #72]	@ (8002350 <MX_USART3_UART_Init+0x50>)
 8002308:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800230a:	4b10      	ldr	r3, [pc, #64]	@ (800234c <MX_USART3_UART_Init+0x4c>)
 800230c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002310:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002312:	4b0e      	ldr	r3, [pc, #56]	@ (800234c <MX_USART3_UART_Init+0x4c>)
 8002314:	2200      	movs	r2, #0
 8002316:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002318:	4b0c      	ldr	r3, [pc, #48]	@ (800234c <MX_USART3_UART_Init+0x4c>)
 800231a:	2200      	movs	r2, #0
 800231c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800231e:	4b0b      	ldr	r3, [pc, #44]	@ (800234c <MX_USART3_UART_Init+0x4c>)
 8002320:	2200      	movs	r2, #0
 8002322:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002324:	4b09      	ldr	r3, [pc, #36]	@ (800234c <MX_USART3_UART_Init+0x4c>)
 8002326:	220c      	movs	r2, #12
 8002328:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800232a:	4b08      	ldr	r3, [pc, #32]	@ (800234c <MX_USART3_UART_Init+0x4c>)
 800232c:	2200      	movs	r2, #0
 800232e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002330:	4b06      	ldr	r3, [pc, #24]	@ (800234c <MX_USART3_UART_Init+0x4c>)
 8002332:	2200      	movs	r2, #0
 8002334:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002336:	4805      	ldr	r0, [pc, #20]	@ (800234c <MX_USART3_UART_Init+0x4c>)
 8002338:	f003 fcf0 	bl	8005d1c <HAL_UART_Init>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002342:	f000 f8f3 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	2000040c 	.word	0x2000040c
 8002350:	40004800 	.word	0x40004800

08002354 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002358:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800235a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800235e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002360:	4b13      	ldr	r3, [pc, #76]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002362:	2206      	movs	r2, #6
 8002364:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002366:	4b12      	ldr	r3, [pc, #72]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002368:	2202      	movs	r2, #2
 800236a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800236c:	4b10      	ldr	r3, [pc, #64]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800236e:	2200      	movs	r2, #0
 8002370:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002372:	4b0f      	ldr	r3, [pc, #60]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002374:	2202      	movs	r2, #2
 8002376:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002378:	4b0d      	ldr	r3, [pc, #52]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800237a:	2201      	movs	r2, #1
 800237c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800237e:	4b0c      	ldr	r3, [pc, #48]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002380:	2200      	movs	r2, #0
 8002382:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002384:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002386:	2200      	movs	r2, #0
 8002388:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800238a:	4b09      	ldr	r3, [pc, #36]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800238c:	2201      	movs	r2, #1
 800238e:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002390:	4b07      	ldr	r3, [pc, #28]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002392:	2201      	movs	r2, #1
 8002394:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002396:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002398:	2200      	movs	r2, #0
 800239a:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800239c:	4804      	ldr	r0, [pc, #16]	@ (80023b0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800239e:	f002 fd11 	bl	8004dc4 <HAL_PCD_Init>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 80023a8:	f000 f8c0 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80023ac:	bf00      	nop
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	20000454 	.word	0x20000454

080023b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b08c      	sub	sp, #48	@ 0x30
 80023b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ba:	f107 031c 	add.w	r3, r7, #28
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	605a      	str	r2, [r3, #4]
 80023c4:	609a      	str	r2, [r3, #8]
 80023c6:	60da      	str	r2, [r3, #12]
 80023c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ca:	2300      	movs	r3, #0
 80023cc:	61bb      	str	r3, [r7, #24]
 80023ce:	4b53      	ldr	r3, [pc, #332]	@ (800251c <MX_GPIO_Init+0x168>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d2:	4a52      	ldr	r2, [pc, #328]	@ (800251c <MX_GPIO_Init+0x168>)
 80023d4:	f043 0304 	orr.w	r3, r3, #4
 80023d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023da:	4b50      	ldr	r3, [pc, #320]	@ (800251c <MX_GPIO_Init+0x168>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023de:	f003 0304 	and.w	r3, r3, #4
 80023e2:	61bb      	str	r3, [r7, #24]
 80023e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
 80023ea:	4b4c      	ldr	r3, [pc, #304]	@ (800251c <MX_GPIO_Init+0x168>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ee:	4a4b      	ldr	r2, [pc, #300]	@ (800251c <MX_GPIO_Init+0x168>)
 80023f0:	f043 0320 	orr.w	r3, r3, #32
 80023f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023f6:	4b49      	ldr	r3, [pc, #292]	@ (800251c <MX_GPIO_Init+0x168>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fa:	f003 0320 	and.w	r3, r3, #32
 80023fe:	617b      	str	r3, [r7, #20]
 8002400:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002402:	2300      	movs	r3, #0
 8002404:	613b      	str	r3, [r7, #16]
 8002406:	4b45      	ldr	r3, [pc, #276]	@ (800251c <MX_GPIO_Init+0x168>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	4a44      	ldr	r2, [pc, #272]	@ (800251c <MX_GPIO_Init+0x168>)
 800240c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002410:	6313      	str	r3, [r2, #48]	@ 0x30
 8002412:	4b42      	ldr	r3, [pc, #264]	@ (800251c <MX_GPIO_Init+0x168>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800241a:	613b      	str	r3, [r7, #16]
 800241c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	4b3e      	ldr	r3, [pc, #248]	@ (800251c <MX_GPIO_Init+0x168>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002426:	4a3d      	ldr	r2, [pc, #244]	@ (800251c <MX_GPIO_Init+0x168>)
 8002428:	f043 0302 	orr.w	r3, r3, #2
 800242c:	6313      	str	r3, [r2, #48]	@ 0x30
 800242e:	4b3b      	ldr	r3, [pc, #236]	@ (800251c <MX_GPIO_Init+0x168>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	4b37      	ldr	r3, [pc, #220]	@ (800251c <MX_GPIO_Init+0x168>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	4a36      	ldr	r2, [pc, #216]	@ (800251c <MX_GPIO_Init+0x168>)
 8002444:	f043 0308 	orr.w	r3, r3, #8
 8002448:	6313      	str	r3, [r2, #48]	@ 0x30
 800244a:	4b34      	ldr	r3, [pc, #208]	@ (800251c <MX_GPIO_Init+0x168>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	60bb      	str	r3, [r7, #8]
 8002454:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	607b      	str	r3, [r7, #4]
 800245a:	4b30      	ldr	r3, [pc, #192]	@ (800251c <MX_GPIO_Init+0x168>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	4a2f      	ldr	r2, [pc, #188]	@ (800251c <MX_GPIO_Init+0x168>)
 8002460:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002464:	6313      	str	r3, [r2, #48]	@ 0x30
 8002466:	4b2d      	ldr	r3, [pc, #180]	@ (800251c <MX_GPIO_Init+0x168>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800246e:	607b      	str	r3, [r7, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	603b      	str	r3, [r7, #0]
 8002476:	4b29      	ldr	r3, [pc, #164]	@ (800251c <MX_GPIO_Init+0x168>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247a:	4a28      	ldr	r2, [pc, #160]	@ (800251c <MX_GPIO_Init+0x168>)
 800247c:	f043 0301 	orr.w	r3, r3, #1
 8002480:	6313      	str	r3, [r2, #48]	@ 0x30
 8002482:	4b26      	ldr	r3, [pc, #152]	@ (800251c <MX_GPIO_Init+0x168>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	603b      	str	r3, [r7, #0]
 800248c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800248e:	2200      	movs	r2, #0
 8002490:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002494:	4822      	ldr	r0, [pc, #136]	@ (8002520 <MX_GPIO_Init+0x16c>)
 8002496:	f000 fea9 	bl	80031ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800249a:	2200      	movs	r2, #0
 800249c:	2140      	movs	r1, #64	@ 0x40
 800249e:	4821      	ldr	r0, [pc, #132]	@ (8002524 <MX_GPIO_Init+0x170>)
 80024a0:	f000 fea4 	bl	80031ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80024a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80024ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80024b4:	f107 031c 	add.w	r3, r7, #28
 80024b8:	4619      	mov	r1, r3
 80024ba:	481b      	ldr	r0, [pc, #108]	@ (8002528 <MX_GPIO_Init+0x174>)
 80024bc:	f000 fd02 	bl	8002ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80024c0:	f244 0381 	movw	r3, #16513	@ 0x4081
 80024c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024c6:	2301      	movs	r3, #1
 80024c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ce:	2300      	movs	r3, #0
 80024d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d2:	f107 031c 	add.w	r3, r7, #28
 80024d6:	4619      	mov	r1, r3
 80024d8:	4811      	ldr	r0, [pc, #68]	@ (8002520 <MX_GPIO_Init+0x16c>)
 80024da:	f000 fcf3 	bl	8002ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80024de:	2340      	movs	r3, #64	@ 0x40
 80024e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024e2:	2301      	movs	r3, #1
 80024e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ea:	2300      	movs	r3, #0
 80024ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80024ee:	f107 031c 	add.w	r3, r7, #28
 80024f2:	4619      	mov	r1, r3
 80024f4:	480b      	ldr	r0, [pc, #44]	@ (8002524 <MX_GPIO_Init+0x170>)
 80024f6:	f000 fce5 	bl	8002ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80024fa:	2380      	movs	r3, #128	@ 0x80
 80024fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024fe:	2300      	movs	r3, #0
 8002500:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002502:	2300      	movs	r3, #0
 8002504:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002506:	f107 031c 	add.w	r3, r7, #28
 800250a:	4619      	mov	r1, r3
 800250c:	4805      	ldr	r0, [pc, #20]	@ (8002524 <MX_GPIO_Init+0x170>)
 800250e:	f000 fcd9 	bl	8002ec4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002512:	bf00      	nop
 8002514:	3730      	adds	r7, #48	@ 0x30
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40023800 	.word	0x40023800
 8002520:	40020400 	.word	0x40020400
 8002524:	40021800 	.word	0x40021800
 8002528:	40020800 	.word	0x40020800

0800252c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002530:	b672      	cpsid	i
}
 8002532:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002534:	bf00      	nop
 8002536:	e7fd      	b.n	8002534 <Error_Handler+0x8>

08002538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	607b      	str	r3, [r7, #4]
 8002542:	4b10      	ldr	r3, [pc, #64]	@ (8002584 <HAL_MspInit+0x4c>)
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	4a0f      	ldr	r2, [pc, #60]	@ (8002584 <HAL_MspInit+0x4c>)
 8002548:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800254c:	6453      	str	r3, [r2, #68]	@ 0x44
 800254e:	4b0d      	ldr	r3, [pc, #52]	@ (8002584 <HAL_MspInit+0x4c>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002552:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002556:	607b      	str	r3, [r7, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	603b      	str	r3, [r7, #0]
 800255e:	4b09      	ldr	r3, [pc, #36]	@ (8002584 <HAL_MspInit+0x4c>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002562:	4a08      	ldr	r2, [pc, #32]	@ (8002584 <HAL_MspInit+0x4c>)
 8002564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002568:	6413      	str	r3, [r2, #64]	@ 0x40
 800256a:	4b06      	ldr	r3, [pc, #24]	@ (8002584 <HAL_MspInit+0x4c>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002572:	603b      	str	r3, [r7, #0]
 8002574:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40023800 	.word	0x40023800

08002588 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b08a      	sub	sp, #40	@ 0x28
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002590:	f107 0314 	add.w	r3, r7, #20
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	605a      	str	r2, [r3, #4]
 800259a:	609a      	str	r2, [r3, #8]
 800259c:	60da      	str	r2, [r3, #12]
 800259e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a19      	ldr	r2, [pc, #100]	@ (800260c <HAL_I2C_MspInit+0x84>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d12b      	bne.n	8002602 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	4b18      	ldr	r3, [pc, #96]	@ (8002610 <HAL_I2C_MspInit+0x88>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b2:	4a17      	ldr	r2, [pc, #92]	@ (8002610 <HAL_I2C_MspInit+0x88>)
 80025b4:	f043 0320 	orr.w	r3, r3, #32
 80025b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ba:	4b15      	ldr	r3, [pc, #84]	@ (8002610 <HAL_I2C_MspInit+0x88>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025be:	f003 0320 	and.w	r3, r3, #32
 80025c2:	613b      	str	r3, [r7, #16]
 80025c4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025c6:	2303      	movs	r3, #3
 80025c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025ca:	2312      	movs	r3, #18
 80025cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d2:	2303      	movs	r3, #3
 80025d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80025d6:	2304      	movs	r3, #4
 80025d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80025da:	f107 0314 	add.w	r3, r7, #20
 80025de:	4619      	mov	r1, r3
 80025e0:	480c      	ldr	r0, [pc, #48]	@ (8002614 <HAL_I2C_MspInit+0x8c>)
 80025e2:	f000 fc6f 	bl	8002ec4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	60fb      	str	r3, [r7, #12]
 80025ea:	4b09      	ldr	r3, [pc, #36]	@ (8002610 <HAL_I2C_MspInit+0x88>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ee:	4a08      	ldr	r2, [pc, #32]	@ (8002610 <HAL_I2C_MspInit+0x88>)
 80025f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80025f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025f6:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <HAL_I2C_MspInit+0x88>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002602:	bf00      	nop
 8002604:	3728      	adds	r7, #40	@ 0x28
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	40005800 	.word	0x40005800
 8002610:	40023800 	.word	0x40023800
 8002614:	40021400 	.word	0x40021400

08002618 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b08c      	sub	sp, #48	@ 0x30
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002620:	f107 031c 	add.w	r3, r7, #28
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	605a      	str	r2, [r3, #4]
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	60da      	str	r2, [r3, #12]
 800262e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a32      	ldr	r2, [pc, #200]	@ (8002700 <HAL_UART_MspInit+0xe8>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d12c      	bne.n	8002694 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	4b31      	ldr	r3, [pc, #196]	@ (8002704 <HAL_UART_MspInit+0xec>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	4a30      	ldr	r2, [pc, #192]	@ (8002704 <HAL_UART_MspInit+0xec>)
 8002644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002648:	6413      	str	r3, [r2, #64]	@ 0x40
 800264a:	4b2e      	ldr	r3, [pc, #184]	@ (8002704 <HAL_UART_MspInit+0xec>)
 800264c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002652:	61bb      	str	r3, [r7, #24]
 8002654:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	617b      	str	r3, [r7, #20]
 800265a:	4b2a      	ldr	r3, [pc, #168]	@ (8002704 <HAL_UART_MspInit+0xec>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	4a29      	ldr	r2, [pc, #164]	@ (8002704 <HAL_UART_MspInit+0xec>)
 8002660:	f043 0308 	orr.w	r3, r3, #8
 8002664:	6313      	str	r3, [r2, #48]	@ 0x30
 8002666:	4b27      	ldr	r3, [pc, #156]	@ (8002704 <HAL_UART_MspInit+0xec>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002672:	2360      	movs	r3, #96	@ 0x60
 8002674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267e:	2303      	movs	r3, #3
 8002680:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002682:	2307      	movs	r3, #7
 8002684:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002686:	f107 031c 	add.w	r3, r7, #28
 800268a:	4619      	mov	r1, r3
 800268c:	481e      	ldr	r0, [pc, #120]	@ (8002708 <HAL_UART_MspInit+0xf0>)
 800268e:	f000 fc19 	bl	8002ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002692:	e031      	b.n	80026f8 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a1c      	ldr	r2, [pc, #112]	@ (800270c <HAL_UART_MspInit+0xf4>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d12c      	bne.n	80026f8 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	613b      	str	r3, [r7, #16]
 80026a2:	4b18      	ldr	r3, [pc, #96]	@ (8002704 <HAL_UART_MspInit+0xec>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a6:	4a17      	ldr	r2, [pc, #92]	@ (8002704 <HAL_UART_MspInit+0xec>)
 80026a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ae:	4b15      	ldr	r3, [pc, #84]	@ (8002704 <HAL_UART_MspInit+0xec>)
 80026b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026b6:	613b      	str	r3, [r7, #16]
 80026b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <HAL_UART_MspInit+0xec>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	4a10      	ldr	r2, [pc, #64]	@ (8002704 <HAL_UART_MspInit+0xec>)
 80026c4:	f043 0308 	orr.w	r3, r3, #8
 80026c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002704 <HAL_UART_MspInit+0xec>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	f003 0308 	and.w	r3, r3, #8
 80026d2:	60fb      	str	r3, [r7, #12]
 80026d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80026d6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e4:	2303      	movs	r3, #3
 80026e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026e8:	2307      	movs	r3, #7
 80026ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026ec:	f107 031c 	add.w	r3, r7, #28
 80026f0:	4619      	mov	r1, r3
 80026f2:	4805      	ldr	r0, [pc, #20]	@ (8002708 <HAL_UART_MspInit+0xf0>)
 80026f4:	f000 fbe6 	bl	8002ec4 <HAL_GPIO_Init>
}
 80026f8:	bf00      	nop
 80026fa:	3730      	adds	r7, #48	@ 0x30
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40004400 	.word	0x40004400
 8002704:	40023800 	.word	0x40023800
 8002708:	40020c00 	.word	0x40020c00
 800270c:	40004800 	.word	0x40004800

08002710 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b098      	sub	sp, #96	@ 0x60
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002718:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
 8002724:	60da      	str	r2, [r3, #12]
 8002726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002728:	f107 0310 	add.w	r3, r7, #16
 800272c:	223c      	movs	r2, #60	@ 0x3c
 800272e:	2100      	movs	r1, #0
 8002730:	4618      	mov	r0, r3
 8002732:	f006 faa2 	bl	8008c7a <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800273e:	d14d      	bne.n	80027dc <HAL_PCD_MspInit+0xcc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002740:	2320      	movs	r3, #32
 8002742:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8002744:	2300      	movs	r3, #0
 8002746:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002748:	f107 0310 	add.w	r3, r7, #16
 800274c:	4618      	mov	r0, r3
 800274e:	f002 fe93 	bl	8005478 <HAL_RCCEx_PeriphCLKConfig>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <HAL_PCD_MspInit+0x4c>
    {
      Error_Handler();
 8002758:	f7ff fee8 	bl	800252c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275c:	2300      	movs	r3, #0
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <HAL_PCD_MspInit+0xd4>)
 8002762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002764:	4a1f      	ldr	r2, [pc, #124]	@ (80027e4 <HAL_PCD_MspInit+0xd4>)
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	6313      	str	r3, [r2, #48]	@ 0x30
 800276c:	4b1d      	ldr	r3, [pc, #116]	@ (80027e4 <HAL_PCD_MspInit+0xd4>)
 800276e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002778:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800277c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277e:	2302      	movs	r3, #2
 8002780:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002782:	2300      	movs	r3, #0
 8002784:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002786:	2303      	movs	r3, #3
 8002788:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800278a:	230a      	movs	r3, #10
 800278c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800278e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002792:	4619      	mov	r1, r3
 8002794:	4814      	ldr	r0, [pc, #80]	@ (80027e8 <HAL_PCD_MspInit+0xd8>)
 8002796:	f000 fb95 	bl	8002ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800279a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800279e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027a0:	2300      	movs	r3, #0
 80027a2:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a4:	2300      	movs	r3, #0
 80027a6:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80027a8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80027ac:	4619      	mov	r1, r3
 80027ae:	480e      	ldr	r0, [pc, #56]	@ (80027e8 <HAL_PCD_MspInit+0xd8>)
 80027b0:	f000 fb88 	bl	8002ec4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80027b4:	4b0b      	ldr	r3, [pc, #44]	@ (80027e4 <HAL_PCD_MspInit+0xd4>)
 80027b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027b8:	4a0a      	ldr	r2, [pc, #40]	@ (80027e4 <HAL_PCD_MspInit+0xd4>)
 80027ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027be:	6353      	str	r3, [r2, #52]	@ 0x34
 80027c0:	2300      	movs	r3, #0
 80027c2:	60bb      	str	r3, [r7, #8]
 80027c4:	4b07      	ldr	r3, [pc, #28]	@ (80027e4 <HAL_PCD_MspInit+0xd4>)
 80027c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c8:	4a06      	ldr	r2, [pc, #24]	@ (80027e4 <HAL_PCD_MspInit+0xd4>)
 80027ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80027d0:	4b04      	ldr	r3, [pc, #16]	@ (80027e4 <HAL_PCD_MspInit+0xd4>)
 80027d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027d8:	60bb      	str	r3, [r7, #8]
 80027da:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80027dc:	bf00      	nop
 80027de:	3760      	adds	r7, #96	@ 0x60
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40023800 	.word	0x40023800
 80027e8:	40020000 	.word	0x40020000

080027ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027f0:	bf00      	nop
 80027f2:	e7fd      	b.n	80027f0 <NMI_Handler+0x4>

080027f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027f8:	bf00      	nop
 80027fa:	e7fd      	b.n	80027f8 <HardFault_Handler+0x4>

080027fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002800:	bf00      	nop
 8002802:	e7fd      	b.n	8002800 <MemManage_Handler+0x4>

08002804 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002808:	bf00      	nop
 800280a:	e7fd      	b.n	8002808 <BusFault_Handler+0x4>

0800280c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002810:	bf00      	nop
 8002812:	e7fd      	b.n	8002810 <UsageFault_Handler+0x4>

08002814 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002818:	bf00      	nop
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002822:	b480      	push	{r7}
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002842:	f000 f957 	bl	8002af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002846:	bf00      	nop
 8002848:	bd80      	pop	{r7, pc}

0800284a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0
  return 1;
 800284e:	2301      	movs	r3, #1
}
 8002850:	4618      	mov	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <_kill>:

int _kill(int pid, int sig)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b082      	sub	sp, #8
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
 8002862:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002864:	f006 fa6e 	bl	8008d44 <__errno>
 8002868:	4603      	mov	r3, r0
 800286a:	2216      	movs	r2, #22
 800286c:	601a      	str	r2, [r3, #0]
  return -1;
 800286e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002872:	4618      	mov	r0, r3
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <_exit>:

void _exit (int status)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b082      	sub	sp, #8
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002882:	f04f 31ff 	mov.w	r1, #4294967295
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7ff ffe7 	bl	800285a <_kill>
  while (1) {}    /* Make sure we hang here */
 800288c:	bf00      	nop
 800288e:	e7fd      	b.n	800288c <_exit+0x12>

08002890 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	e00a      	b.n	80028b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80028a2:	f3af 8000 	nop.w
 80028a6:	4601      	mov	r1, r0
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	60ba      	str	r2, [r7, #8]
 80028ae:	b2ca      	uxtb	r2, r1
 80028b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	3301      	adds	r3, #1
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	697a      	ldr	r2, [r7, #20]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	429a      	cmp	r2, r3
 80028be:	dbf0      	blt.n	80028a2 <_read+0x12>
  }

  return len;
 80028c0:	687b      	ldr	r3, [r7, #4]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3718      	adds	r7, #24
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b086      	sub	sp, #24
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	60f8      	str	r0, [r7, #12]
 80028d2:	60b9      	str	r1, [r7, #8]
 80028d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d6:	2300      	movs	r3, #0
 80028d8:	617b      	str	r3, [r7, #20]
 80028da:	e009      	b.n	80028f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	1c5a      	adds	r2, r3, #1
 80028e0:	60ba      	str	r2, [r7, #8]
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	3301      	adds	r3, #1
 80028ee:	617b      	str	r3, [r7, #20]
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	dbf1      	blt.n	80028dc <_write+0x12>
  }
  return len;
 80028f8:	687b      	ldr	r3, [r7, #4]
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3718      	adds	r7, #24
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <_close>:

int _close(int file)
{
 8002902:	b480      	push	{r7}
 8002904:	b083      	sub	sp, #12
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800290a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800290e:	4618      	mov	r0, r3
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800291a:	b480      	push	{r7}
 800291c:	b083      	sub	sp, #12
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
 8002922:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800292a:	605a      	str	r2, [r3, #4]
  return 0;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr

0800293a <_isatty>:

int _isatty(int file)
{
 800293a:	b480      	push	{r7}
 800293c:	b083      	sub	sp, #12
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002942:	2301      	movs	r3, #1
}
 8002944:	4618      	mov	r0, r3
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
	...

0800296c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002974:	4a14      	ldr	r2, [pc, #80]	@ (80029c8 <_sbrk+0x5c>)
 8002976:	4b15      	ldr	r3, [pc, #84]	@ (80029cc <_sbrk+0x60>)
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002980:	4b13      	ldr	r3, [pc, #76]	@ (80029d0 <_sbrk+0x64>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d102      	bne.n	800298e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002988:	4b11      	ldr	r3, [pc, #68]	@ (80029d0 <_sbrk+0x64>)
 800298a:	4a12      	ldr	r2, [pc, #72]	@ (80029d4 <_sbrk+0x68>)
 800298c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800298e:	4b10      	ldr	r3, [pc, #64]	@ (80029d0 <_sbrk+0x64>)
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4413      	add	r3, r2
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	429a      	cmp	r2, r3
 800299a:	d207      	bcs.n	80029ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800299c:	f006 f9d2 	bl	8008d44 <__errno>
 80029a0:	4603      	mov	r3, r0
 80029a2:	220c      	movs	r2, #12
 80029a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029a6:	f04f 33ff 	mov.w	r3, #4294967295
 80029aa:	e009      	b.n	80029c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029ac:	4b08      	ldr	r3, [pc, #32]	@ (80029d0 <_sbrk+0x64>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029b2:	4b07      	ldr	r3, [pc, #28]	@ (80029d0 <_sbrk+0x64>)
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4413      	add	r3, r2
 80029ba:	4a05      	ldr	r2, [pc, #20]	@ (80029d0 <_sbrk+0x64>)
 80029bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029be:	68fb      	ldr	r3, [r7, #12]
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3718      	adds	r7, #24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20040000 	.word	0x20040000
 80029cc:	00000400 	.word	0x00000400
 80029d0:	20000d40 	.word	0x20000d40
 80029d4:	20000e98 	.word	0x20000e98

080029d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029dc:	4b06      	ldr	r3, [pc, #24]	@ (80029f8 <SystemInit+0x20>)
 80029de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029e2:	4a05      	ldr	r2, [pc, #20]	@ (80029f8 <SystemInit+0x20>)
 80029e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029ec:	bf00      	nop
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	e000ed00 	.word	0xe000ed00

080029fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80029fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002a00:	f7ff ffea 	bl	80029d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a04:	480c      	ldr	r0, [pc, #48]	@ (8002a38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a06:	490d      	ldr	r1, [pc, #52]	@ (8002a3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a08:	4a0d      	ldr	r2, [pc, #52]	@ (8002a40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a0c:	e002      	b.n	8002a14 <LoopCopyDataInit>

08002a0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a12:	3304      	adds	r3, #4

08002a14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a18:	d3f9      	bcc.n	8002a0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a1c:	4c0a      	ldr	r4, [pc, #40]	@ (8002a48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a20:	e001      	b.n	8002a26 <LoopFillZerobss>

08002a22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a24:	3204      	adds	r2, #4

08002a26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a28:	d3fb      	bcc.n	8002a22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a2a:	f006 f991 	bl	8008d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a2e:	f7ff fb49 	bl	80020c4 <main>
  bx  lr    
 8002a32:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002a34:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002a38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a3c:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8002a40:	0800c550 	.word	0x0800c550
  ldr r2, =_sbss
 8002a44:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8002a48:	20000e94 	.word	0x20000e94

08002a4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a4c:	e7fe      	b.n	8002a4c <ADC_IRQHandler>
	...

08002a50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a54:	4b0e      	ldr	r3, [pc, #56]	@ (8002a90 <HAL_Init+0x40>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a0d      	ldr	r2, [pc, #52]	@ (8002a90 <HAL_Init+0x40>)
 8002a5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a60:	4b0b      	ldr	r3, [pc, #44]	@ (8002a90 <HAL_Init+0x40>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a0a      	ldr	r2, [pc, #40]	@ (8002a90 <HAL_Init+0x40>)
 8002a66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a6c:	4b08      	ldr	r3, [pc, #32]	@ (8002a90 <HAL_Init+0x40>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a07      	ldr	r2, [pc, #28]	@ (8002a90 <HAL_Init+0x40>)
 8002a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a78:	2003      	movs	r0, #3
 8002a7a:	f000 f94f 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a7e:	2000      	movs	r0, #0
 8002a80:	f000 f808 	bl	8002a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a84:	f7ff fd58 	bl	8002538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40023c00 	.word	0x40023c00

08002a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <HAL_InitTick+0x54>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	4b12      	ldr	r3, [pc, #72]	@ (8002aec <HAL_InitTick+0x58>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 f967 	bl	8002d86 <HAL_SYSTICK_Config>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e00e      	b.n	8002ae0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b0f      	cmp	r3, #15
 8002ac6:	d80a      	bhi.n	8002ade <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ac8:	2200      	movs	r2, #0
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad0:	f000 f92f 	bl	8002d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ad4:	4a06      	ldr	r2, [pc, #24]	@ (8002af0 <HAL_InitTick+0x5c>)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
 8002adc:	e000      	b.n	8002ae0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3708      	adds	r7, #8
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	20000080 	.word	0x20000080
 8002aec:	20000088 	.word	0x20000088
 8002af0:	20000084 	.word	0x20000084

08002af4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002af8:	4b06      	ldr	r3, [pc, #24]	@ (8002b14 <HAL_IncTick+0x20>)
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	461a      	mov	r2, r3
 8002afe:	4b06      	ldr	r3, [pc, #24]	@ (8002b18 <HAL_IncTick+0x24>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4413      	add	r3, r2
 8002b04:	4a04      	ldr	r2, [pc, #16]	@ (8002b18 <HAL_IncTick+0x24>)
 8002b06:	6013      	str	r3, [r2, #0]
}
 8002b08:	bf00      	nop
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	20000088 	.word	0x20000088
 8002b18:	20000d44 	.word	0x20000d44

08002b1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b20:	4b03      	ldr	r3, [pc, #12]	@ (8002b30 <HAL_GetTick+0x14>)
 8002b22:	681b      	ldr	r3, [r3, #0]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20000d44 	.word	0x20000d44

08002b34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b3c:	f7ff ffee 	bl	8002b1c <HAL_GetTick>
 8002b40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b4c:	d005      	beq.n	8002b5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b78 <HAL_Delay+0x44>)
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	461a      	mov	r2, r3
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	4413      	add	r3, r2
 8002b58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b5a:	bf00      	nop
 8002b5c:	f7ff ffde 	bl	8002b1c <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d8f7      	bhi.n	8002b5c <HAL_Delay+0x28>
  {
  }
}
 8002b6c:	bf00      	nop
 8002b6e:	bf00      	nop
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20000088 	.word	0x20000088

08002b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b98:	4013      	ands	r3, r2
 8002b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ba4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ba8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bae:	4a04      	ldr	r2, [pc, #16]	@ (8002bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	60d3      	str	r3, [r2, #12]
}
 8002bb4:	bf00      	nop
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	e000ed00 	.word	0xe000ed00

08002bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bc8:	4b04      	ldr	r3, [pc, #16]	@ (8002bdc <__NVIC_GetPriorityGrouping+0x18>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	0a1b      	lsrs	r3, r3, #8
 8002bce:	f003 0307 	and.w	r3, r3, #7
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e000ed00 	.word	0xe000ed00

08002be0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	db0b      	blt.n	8002c0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	f003 021f 	and.w	r2, r3, #31
 8002bf8:	4907      	ldr	r1, [pc, #28]	@ (8002c18 <__NVIC_EnableIRQ+0x38>)
 8002bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfe:	095b      	lsrs	r3, r3, #5
 8002c00:	2001      	movs	r0, #1
 8002c02:	fa00 f202 	lsl.w	r2, r0, r2
 8002c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	e000e100 	.word	0xe000e100

08002c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	6039      	str	r1, [r7, #0]
 8002c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	db0a      	blt.n	8002c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	490c      	ldr	r1, [pc, #48]	@ (8002c68 <__NVIC_SetPriority+0x4c>)
 8002c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3a:	0112      	lsls	r2, r2, #4
 8002c3c:	b2d2      	uxtb	r2, r2
 8002c3e:	440b      	add	r3, r1
 8002c40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c44:	e00a      	b.n	8002c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	4908      	ldr	r1, [pc, #32]	@ (8002c6c <__NVIC_SetPriority+0x50>)
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	3b04      	subs	r3, #4
 8002c54:	0112      	lsls	r2, r2, #4
 8002c56:	b2d2      	uxtb	r2, r2
 8002c58:	440b      	add	r3, r1
 8002c5a:	761a      	strb	r2, [r3, #24]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000e100 	.word	0xe000e100
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b089      	sub	sp, #36	@ 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f1c3 0307 	rsb	r3, r3, #7
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	bf28      	it	cs
 8002c8e:	2304      	movcs	r3, #4
 8002c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3304      	adds	r3, #4
 8002c96:	2b06      	cmp	r3, #6
 8002c98:	d902      	bls.n	8002ca0 <NVIC_EncodePriority+0x30>
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3b03      	subs	r3, #3
 8002c9e:	e000      	b.n	8002ca2 <NVIC_EncodePriority+0x32>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc2:	43d9      	mvns	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	4313      	orrs	r3, r2
         );
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3724      	adds	r7, #36	@ 0x24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ce8:	d301      	bcc.n	8002cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00f      	b.n	8002d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cee:	4a0a      	ldr	r2, [pc, #40]	@ (8002d18 <SysTick_Config+0x40>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cf6:	210f      	movs	r1, #15
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	f7ff ff8e 	bl	8002c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d00:	4b05      	ldr	r3, [pc, #20]	@ (8002d18 <SysTick_Config+0x40>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d06:	4b04      	ldr	r3, [pc, #16]	@ (8002d18 <SysTick_Config+0x40>)
 8002d08:	2207      	movs	r2, #7
 8002d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	e000e010 	.word	0xe000e010

08002d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff29 	bl	8002b7c <__NVIC_SetPriorityGrouping>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b086      	sub	sp, #24
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d44:	f7ff ff3e 	bl	8002bc4 <__NVIC_GetPriorityGrouping>
 8002d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	68b9      	ldr	r1, [r7, #8]
 8002d4e:	6978      	ldr	r0, [r7, #20]
 8002d50:	f7ff ff8e 	bl	8002c70 <NVIC_EncodePriority>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff5d 	bl	8002c1c <__NVIC_SetPriority>
}
 8002d62:	bf00      	nop
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff ff31 	bl	8002be0 <__NVIC_EnableIRQ>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b082      	sub	sp, #8
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7ff ffa2 	bl	8002cd8 <SysTick_Config>
 8002d94:	4603      	mov	r3, r0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	b084      	sub	sp, #16
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002daa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002dac:	f7ff feb6 	bl	8002b1c <HAL_GetTick>
 8002db0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d008      	beq.n	8002dd0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2280      	movs	r2, #128	@ 0x80
 8002dc2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e052      	b.n	8002e76 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0216 	bic.w	r2, r2, #22
 8002dde:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	695a      	ldr	r2, [r3, #20]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002dee:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d103      	bne.n	8002e00 <HAL_DMA_Abort+0x62>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d007      	beq.n	8002e10 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0208 	bic.w	r2, r2, #8
 8002e0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 0201 	bic.w	r2, r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e20:	e013      	b.n	8002e4a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e22:	f7ff fe7b 	bl	8002b1c <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b05      	cmp	r3, #5
 8002e2e:	d90c      	bls.n	8002e4a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2220      	movs	r2, #32
 8002e34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2203      	movs	r2, #3
 8002e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e015      	b.n	8002e76 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1e4      	bne.n	8002e22 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5c:	223f      	movs	r2, #63	@ 0x3f
 8002e5e:	409a      	lsls	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e7e:	b480      	push	{r7}
 8002e80:	b083      	sub	sp, #12
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d004      	beq.n	8002e9c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2280      	movs	r2, #128	@ 0x80
 8002e96:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e00c      	b.n	8002eb6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2205      	movs	r2, #5
 8002ea0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 0201 	bic.w	r2, r2, #1
 8002eb2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
	...

08002ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b089      	sub	sp, #36	@ 0x24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eda:	2300      	movs	r3, #0
 8002edc:	61fb      	str	r3, [r7, #28]
 8002ede:	e165      	b.n	80031ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	f040 8154 	bne.w	80031a6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f003 0303 	and.w	r3, r3, #3
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d005      	beq.n	8002f16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d130      	bne.n	8002f78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	2203      	movs	r2, #3
 8002f22:	fa02 f303 	lsl.w	r3, r2, r3
 8002f26:	43db      	mvns	r3, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	68da      	ldr	r2, [r3, #12]
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	43db      	mvns	r3, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	091b      	lsrs	r3, r3, #4
 8002f62:	f003 0201 	and.w	r2, r3, #1
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f003 0303 	and.w	r3, r3, #3
 8002f80:	2b03      	cmp	r3, #3
 8002f82:	d017      	beq.n	8002fb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	2203      	movs	r2, #3
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f003 0303 	and.w	r3, r3, #3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d123      	bne.n	8003008 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	08da      	lsrs	r2, r3, #3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3208      	adds	r2, #8
 8002fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	220f      	movs	r2, #15
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	691a      	ldr	r2, [r3, #16]
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	08da      	lsrs	r2, r3, #3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	3208      	adds	r2, #8
 8003002:	69b9      	ldr	r1, [r7, #24]
 8003004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	2203      	movs	r2, #3
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	43db      	mvns	r3, r3
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	4013      	ands	r3, r2
 800301e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 0203 	and.w	r2, r3, #3
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	4313      	orrs	r3, r2
 8003034:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003044:	2b00      	cmp	r3, #0
 8003046:	f000 80ae 	beq.w	80031a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800304a:	2300      	movs	r3, #0
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	4b5d      	ldr	r3, [pc, #372]	@ (80031c4 <HAL_GPIO_Init+0x300>)
 8003050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003052:	4a5c      	ldr	r2, [pc, #368]	@ (80031c4 <HAL_GPIO_Init+0x300>)
 8003054:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003058:	6453      	str	r3, [r2, #68]	@ 0x44
 800305a:	4b5a      	ldr	r3, [pc, #360]	@ (80031c4 <HAL_GPIO_Init+0x300>)
 800305c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003066:	4a58      	ldr	r2, [pc, #352]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	089b      	lsrs	r3, r3, #2
 800306c:	3302      	adds	r3, #2
 800306e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f003 0303 	and.w	r3, r3, #3
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	220f      	movs	r2, #15
 800307e:	fa02 f303 	lsl.w	r3, r2, r3
 8003082:	43db      	mvns	r3, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4013      	ands	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a4f      	ldr	r2, [pc, #316]	@ (80031cc <HAL_GPIO_Init+0x308>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d025      	beq.n	80030de <HAL_GPIO_Init+0x21a>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a4e      	ldr	r2, [pc, #312]	@ (80031d0 <HAL_GPIO_Init+0x30c>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d01f      	beq.n	80030da <HAL_GPIO_Init+0x216>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a4d      	ldr	r2, [pc, #308]	@ (80031d4 <HAL_GPIO_Init+0x310>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d019      	beq.n	80030d6 <HAL_GPIO_Init+0x212>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a4c      	ldr	r2, [pc, #304]	@ (80031d8 <HAL_GPIO_Init+0x314>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d013      	beq.n	80030d2 <HAL_GPIO_Init+0x20e>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a4b      	ldr	r2, [pc, #300]	@ (80031dc <HAL_GPIO_Init+0x318>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d00d      	beq.n	80030ce <HAL_GPIO_Init+0x20a>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a4a      	ldr	r2, [pc, #296]	@ (80031e0 <HAL_GPIO_Init+0x31c>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d007      	beq.n	80030ca <HAL_GPIO_Init+0x206>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a49      	ldr	r2, [pc, #292]	@ (80031e4 <HAL_GPIO_Init+0x320>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d101      	bne.n	80030c6 <HAL_GPIO_Init+0x202>
 80030c2:	2306      	movs	r3, #6
 80030c4:	e00c      	b.n	80030e0 <HAL_GPIO_Init+0x21c>
 80030c6:	2307      	movs	r3, #7
 80030c8:	e00a      	b.n	80030e0 <HAL_GPIO_Init+0x21c>
 80030ca:	2305      	movs	r3, #5
 80030cc:	e008      	b.n	80030e0 <HAL_GPIO_Init+0x21c>
 80030ce:	2304      	movs	r3, #4
 80030d0:	e006      	b.n	80030e0 <HAL_GPIO_Init+0x21c>
 80030d2:	2303      	movs	r3, #3
 80030d4:	e004      	b.n	80030e0 <HAL_GPIO_Init+0x21c>
 80030d6:	2302      	movs	r3, #2
 80030d8:	e002      	b.n	80030e0 <HAL_GPIO_Init+0x21c>
 80030da:	2301      	movs	r3, #1
 80030dc:	e000      	b.n	80030e0 <HAL_GPIO_Init+0x21c>
 80030de:	2300      	movs	r3, #0
 80030e0:	69fa      	ldr	r2, [r7, #28]
 80030e2:	f002 0203 	and.w	r2, r2, #3
 80030e6:	0092      	lsls	r2, r2, #2
 80030e8:	4093      	lsls	r3, r2
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030f0:	4935      	ldr	r1, [pc, #212]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	089b      	lsrs	r3, r3, #2
 80030f6:	3302      	adds	r3, #2
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030fe:	4b3a      	ldr	r3, [pc, #232]	@ (80031e8 <HAL_GPIO_Init+0x324>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	43db      	mvns	r3, r3
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	4013      	ands	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d003      	beq.n	8003122 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800311a:	69ba      	ldr	r2, [r7, #24]
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	4313      	orrs	r3, r2
 8003120:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003122:	4a31      	ldr	r2, [pc, #196]	@ (80031e8 <HAL_GPIO_Init+0x324>)
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003128:	4b2f      	ldr	r3, [pc, #188]	@ (80031e8 <HAL_GPIO_Init+0x324>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	43db      	mvns	r3, r3
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	4013      	ands	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	4313      	orrs	r3, r2
 800314a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800314c:	4a26      	ldr	r2, [pc, #152]	@ (80031e8 <HAL_GPIO_Init+0x324>)
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003152:	4b25      	ldr	r3, [pc, #148]	@ (80031e8 <HAL_GPIO_Init+0x324>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	43db      	mvns	r3, r3
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	4013      	ands	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	4313      	orrs	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003176:	4a1c      	ldr	r2, [pc, #112]	@ (80031e8 <HAL_GPIO_Init+0x324>)
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800317c:	4b1a      	ldr	r3, [pc, #104]	@ (80031e8 <HAL_GPIO_Init+0x324>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	43db      	mvns	r3, r3
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	4013      	ands	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	4313      	orrs	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031a0:	4a11      	ldr	r2, [pc, #68]	@ (80031e8 <HAL_GPIO_Init+0x324>)
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	3301      	adds	r3, #1
 80031aa:	61fb      	str	r3, [r7, #28]
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	2b0f      	cmp	r3, #15
 80031b0:	f67f ae96 	bls.w	8002ee0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031b4:	bf00      	nop
 80031b6:	bf00      	nop
 80031b8:	3724      	adds	r7, #36	@ 0x24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	40023800 	.word	0x40023800
 80031c8:	40013800 	.word	0x40013800
 80031cc:	40020000 	.word	0x40020000
 80031d0:	40020400 	.word	0x40020400
 80031d4:	40020800 	.word	0x40020800
 80031d8:	40020c00 	.word	0x40020c00
 80031dc:	40021000 	.word	0x40021000
 80031e0:	40021400 	.word	0x40021400
 80031e4:	40021800 	.word	0x40021800
 80031e8:	40013c00 	.word	0x40013c00

080031ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	460b      	mov	r3, r1
 80031f6:	807b      	strh	r3, [r7, #2]
 80031f8:	4613      	mov	r3, r2
 80031fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031fc:	787b      	ldrb	r3, [r7, #1]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d003      	beq.n	800320a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003202:	887a      	ldrh	r2, [r7, #2]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003208:	e003      	b.n	8003212 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800320a:	887b      	ldrh	r3, [r7, #2]
 800320c:	041a      	lsls	r2, r3, #16
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	619a      	str	r2, [r3, #24]
}
 8003212:	bf00      	nop
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
	...

08003220 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e12b      	b.n	800348a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d106      	bne.n	800324c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7ff f99e 	bl	8002588 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2224      	movs	r2, #36	@ 0x24
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0201 	bic.w	r2, r2, #1
 8003262:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003272:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003282:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003284:	f002 f8d0 	bl	8005428 <HAL_RCC_GetPCLK1Freq>
 8003288:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	4a81      	ldr	r2, [pc, #516]	@ (8003494 <HAL_I2C_Init+0x274>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d807      	bhi.n	80032a4 <HAL_I2C_Init+0x84>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4a80      	ldr	r2, [pc, #512]	@ (8003498 <HAL_I2C_Init+0x278>)
 8003298:	4293      	cmp	r3, r2
 800329a:	bf94      	ite	ls
 800329c:	2301      	movls	r3, #1
 800329e:	2300      	movhi	r3, #0
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	e006      	b.n	80032b2 <HAL_I2C_Init+0x92>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4a7d      	ldr	r2, [pc, #500]	@ (800349c <HAL_I2C_Init+0x27c>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	bf94      	ite	ls
 80032ac:	2301      	movls	r3, #1
 80032ae:	2300      	movhi	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e0e7      	b.n	800348a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4a78      	ldr	r2, [pc, #480]	@ (80034a0 <HAL_I2C_Init+0x280>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	0c9b      	lsrs	r3, r3, #18
 80032c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68ba      	ldr	r2, [r7, #8]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4a6a      	ldr	r2, [pc, #424]	@ (8003494 <HAL_I2C_Init+0x274>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d802      	bhi.n	80032f4 <HAL_I2C_Init+0xd4>
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	3301      	adds	r3, #1
 80032f2:	e009      	b.n	8003308 <HAL_I2C_Init+0xe8>
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80032fa:	fb02 f303 	mul.w	r3, r2, r3
 80032fe:	4a69      	ldr	r2, [pc, #420]	@ (80034a4 <HAL_I2C_Init+0x284>)
 8003300:	fba2 2303 	umull	r2, r3, r2, r3
 8003304:	099b      	lsrs	r3, r3, #6
 8003306:	3301      	adds	r3, #1
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	430b      	orrs	r3, r1
 800330e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800331a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	495c      	ldr	r1, [pc, #368]	@ (8003494 <HAL_I2C_Init+0x274>)
 8003324:	428b      	cmp	r3, r1
 8003326:	d819      	bhi.n	800335c <HAL_I2C_Init+0x13c>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	1e59      	subs	r1, r3, #1
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	fbb1 f3f3 	udiv	r3, r1, r3
 8003336:	1c59      	adds	r1, r3, #1
 8003338:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800333c:	400b      	ands	r3, r1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00a      	beq.n	8003358 <HAL_I2C_Init+0x138>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	1e59      	subs	r1, r3, #1
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003350:	3301      	adds	r3, #1
 8003352:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003356:	e051      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 8003358:	2304      	movs	r3, #4
 800335a:	e04f      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d111      	bne.n	8003388 <HAL_I2C_Init+0x168>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	1e58      	subs	r0, r3, #1
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	460b      	mov	r3, r1
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	440b      	add	r3, r1
 8003372:	fbb0 f3f3 	udiv	r3, r0, r3
 8003376:	3301      	adds	r3, #1
 8003378:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800337c:	2b00      	cmp	r3, #0
 800337e:	bf0c      	ite	eq
 8003380:	2301      	moveq	r3, #1
 8003382:	2300      	movne	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	e012      	b.n	80033ae <HAL_I2C_Init+0x18e>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	1e58      	subs	r0, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	0099      	lsls	r1, r3, #2
 8003398:	440b      	add	r3, r1
 800339a:	fbb0 f3f3 	udiv	r3, r0, r3
 800339e:	3301      	adds	r3, #1
 80033a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_I2C_Init+0x196>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e022      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10e      	bne.n	80033dc <HAL_I2C_Init+0x1bc>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	1e58      	subs	r0, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6859      	ldr	r1, [r3, #4]
 80033c6:	460b      	mov	r3, r1
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	440b      	add	r3, r1
 80033cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80033d0:	3301      	adds	r3, #1
 80033d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033da:	e00f      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	1e58      	subs	r0, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6859      	ldr	r1, [r3, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	440b      	add	r3, r1
 80033ea:	0099      	lsls	r1, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80033f2:	3301      	adds	r3, #1
 80033f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	6809      	ldr	r1, [r1, #0]
 8003400:	4313      	orrs	r3, r2
 8003402:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69da      	ldr	r2, [r3, #28]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800342a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	6911      	ldr	r1, [r2, #16]
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	68d2      	ldr	r2, [r2, #12]
 8003436:	4311      	orrs	r1, r2
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	430b      	orrs	r3, r1
 800343e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	695a      	ldr	r2, [r3, #20]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0201 	orr.w	r2, r2, #1
 800346a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2220      	movs	r2, #32
 8003476:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	000186a0 	.word	0x000186a0
 8003498:	001e847f 	.word	0x001e847f
 800349c:	003d08ff 	.word	0x003d08ff
 80034a0:	431bde83 	.word	0x431bde83
 80034a4:	10624dd3 	.word	0x10624dd3

080034a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b088      	sub	sp, #32
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	461a      	mov	r2, r3
 80034b4:	460b      	mov	r3, r1
 80034b6:	817b      	strh	r3, [r7, #10]
 80034b8:	4613      	mov	r3, r2
 80034ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034bc:	f7ff fb2e 	bl	8002b1c <HAL_GetTick>
 80034c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b20      	cmp	r3, #32
 80034cc:	f040 80e0 	bne.w	8003690 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	2319      	movs	r3, #25
 80034d6:	2201      	movs	r2, #1
 80034d8:	4970      	ldr	r1, [pc, #448]	@ (800369c <HAL_I2C_Master_Transmit+0x1f4>)
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	f001 fa3c 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80034e6:	2302      	movs	r3, #2
 80034e8:	e0d3      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d101      	bne.n	80034f8 <HAL_I2C_Master_Transmit+0x50>
 80034f4:	2302      	movs	r3, #2
 80034f6:	e0cc      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b01      	cmp	r3, #1
 800350c:	d007      	beq.n	800351e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f042 0201 	orr.w	r2, r2, #1
 800351c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800352c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2221      	movs	r2, #33	@ 0x21
 8003532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2210      	movs	r2, #16
 800353a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	893a      	ldrh	r2, [r7, #8]
 800354e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003554:	b29a      	uxth	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	4a50      	ldr	r2, [pc, #320]	@ (80036a0 <HAL_I2C_Master_Transmit+0x1f8>)
 800355e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003560:	8979      	ldrh	r1, [r7, #10]
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	6a3a      	ldr	r2, [r7, #32]
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 ff28 	bl	80043bc <I2C_MasterRequestWrite>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e08d      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003576:	2300      	movs	r3, #0
 8003578:	613b      	str	r3, [r7, #16]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	613b      	str	r3, [r7, #16]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	613b      	str	r3, [r7, #16]
 800358a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800358c:	e066      	b.n	800365c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	6a39      	ldr	r1, [r7, #32]
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f001 fafa 	bl	8004b8c <I2C_WaitOnTXEFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00d      	beq.n	80035ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a2:	2b04      	cmp	r3, #4
 80035a4:	d107      	bne.n	80035b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e06b      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035be:	781a      	ldrb	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ca:	1c5a      	adds	r2, r3, #1
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	3b01      	subs	r3, #1
 80035d8:	b29a      	uxth	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e2:	3b01      	subs	r3, #1
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d11b      	bne.n	8003630 <HAL_I2C_Master_Transmit+0x188>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d017      	beq.n	8003630 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003604:	781a      	ldrb	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	1c5a      	adds	r2, r3, #1
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361a:	b29b      	uxth	r3, r3
 800361c:	3b01      	subs	r3, #1
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003628:	3b01      	subs	r3, #1
 800362a:	b29a      	uxth	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	6a39      	ldr	r1, [r7, #32]
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f001 faf1 	bl	8004c1c <I2C_WaitOnBTFFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00d      	beq.n	800365c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003644:	2b04      	cmp	r3, #4
 8003646:	d107      	bne.n	8003658 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003656:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e01a      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003660:	2b00      	cmp	r3, #0
 8003662:	d194      	bne.n	800358e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003672:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2220      	movs	r2, #32
 8003678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800368c:	2300      	movs	r3, #0
 800368e:	e000      	b.n	8003692 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003690:	2302      	movs	r3, #2
  }
}
 8003692:	4618      	mov	r0, r3
 8003694:	3718      	adds	r7, #24
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	00100002 	.word	0x00100002
 80036a0:	ffff0000 	.word	0xffff0000

080036a4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b08c      	sub	sp, #48	@ 0x30
 80036a8:	af02      	add	r7, sp, #8
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	607a      	str	r2, [r7, #4]
 80036ae:	461a      	mov	r2, r3
 80036b0:	460b      	mov	r3, r1
 80036b2:	817b      	strh	r3, [r7, #10]
 80036b4:	4613      	mov	r3, r2
 80036b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036b8:	f7ff fa30 	bl	8002b1c <HAL_GetTick>
 80036bc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b20      	cmp	r3, #32
 80036c8:	f040 8217 	bne.w	8003afa <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	2319      	movs	r3, #25
 80036d2:	2201      	movs	r2, #1
 80036d4:	497c      	ldr	r1, [pc, #496]	@ (80038c8 <HAL_I2C_Master_Receive+0x224>)
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f001 f93e 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80036e2:	2302      	movs	r3, #2
 80036e4:	e20a      	b.n	8003afc <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d101      	bne.n	80036f4 <HAL_I2C_Master_Receive+0x50>
 80036f0:	2302      	movs	r3, #2
 80036f2:	e203      	b.n	8003afc <HAL_I2C_Master_Receive+0x458>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b01      	cmp	r3, #1
 8003708:	d007      	beq.n	800371a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f042 0201 	orr.w	r2, r2, #1
 8003718:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003728:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2222      	movs	r2, #34	@ 0x22
 800372e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2210      	movs	r2, #16
 8003736:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2200      	movs	r2, #0
 800373e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	893a      	ldrh	r2, [r7, #8]
 800374a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003750:	b29a      	uxth	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	4a5c      	ldr	r2, [pc, #368]	@ (80038cc <HAL_I2C_Master_Receive+0x228>)
 800375a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800375c:	8979      	ldrh	r1, [r7, #10]
 800375e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003760:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003762:	68f8      	ldr	r0, [r7, #12]
 8003764:	f000 feac 	bl	80044c0 <I2C_MasterRequestRead>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e1c4      	b.n	8003afc <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003776:	2b00      	cmp	r3, #0
 8003778:	d113      	bne.n	80037a2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800377a:	2300      	movs	r3, #0
 800377c:	623b      	str	r3, [r7, #32]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	623b      	str	r3, [r7, #32]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	623b      	str	r3, [r7, #32]
 800378e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	e198      	b.n	8003ad4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d11b      	bne.n	80037e2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ba:	2300      	movs	r3, #0
 80037bc:	61fb      	str	r3, [r7, #28]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	61fb      	str	r3, [r7, #28]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	61fb      	str	r3, [r7, #28]
 80037ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	e178      	b.n	8003ad4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d11b      	bne.n	8003822 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003808:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800380a:	2300      	movs	r3, #0
 800380c:	61bb      	str	r3, [r7, #24]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	61bb      	str	r3, [r7, #24]
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	e158      	b.n	8003ad4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003830:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003832:	2300      	movs	r3, #0
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	617b      	str	r3, [r7, #20]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	617b      	str	r3, [r7, #20]
 8003846:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003848:	e144      	b.n	8003ad4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800384e:	2b03      	cmp	r3, #3
 8003850:	f200 80f1 	bhi.w	8003a36 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003858:	2b01      	cmp	r3, #1
 800385a:	d123      	bne.n	80038a4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800385c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800385e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f001 fa23 	bl	8004cac <I2C_WaitOnRXNEFlagUntilTimeout>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e145      	b.n	8003afc <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	691a      	ldr	r2, [r3, #16]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003882:	1c5a      	adds	r2, r3, #1
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800388c:	3b01      	subs	r3, #1
 800388e:	b29a      	uxth	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003898:	b29b      	uxth	r3, r3
 800389a:	3b01      	subs	r3, #1
 800389c:	b29a      	uxth	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038a2:	e117      	b.n	8003ad4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d14e      	bne.n	800394a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b2:	2200      	movs	r2, #0
 80038b4:	4906      	ldr	r1, [pc, #24]	@ (80038d0 <HAL_I2C_Master_Receive+0x22c>)
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f001 f84e 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d008      	beq.n	80038d4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e11a      	b.n	8003afc <HAL_I2C_Master_Receive+0x458>
 80038c6:	bf00      	nop
 80038c8:	00100002 	.word	0x00100002
 80038cc:	ffff0000 	.word	0xffff0000
 80038d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	691a      	ldr	r2, [r3, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f6:	1c5a      	adds	r2, r3, #1
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003900:	3b01      	subs	r3, #1
 8003902:	b29a      	uxth	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800390c:	b29b      	uxth	r3, r3
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	691a      	ldr	r2, [r3, #16]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003928:	1c5a      	adds	r2, r3, #1
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003932:	3b01      	subs	r3, #1
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393e:	b29b      	uxth	r3, r3
 8003940:	3b01      	subs	r3, #1
 8003942:	b29a      	uxth	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003948:	e0c4      	b.n	8003ad4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003950:	2200      	movs	r2, #0
 8003952:	496c      	ldr	r1, [pc, #432]	@ (8003b04 <HAL_I2C_Master_Receive+0x460>)
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 ffff 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e0cb      	b.n	8003afc <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003972:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	691a      	ldr	r2, [r3, #16]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397e:	b2d2      	uxtb	r2, r2
 8003980:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	1c5a      	adds	r2, r3, #1
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003990:	3b01      	subs	r3, #1
 8003992:	b29a      	uxth	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800399c:	b29b      	uxth	r3, r3
 800399e:	3b01      	subs	r3, #1
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ac:	2200      	movs	r2, #0
 80039ae:	4955      	ldr	r1, [pc, #340]	@ (8003b04 <HAL_I2C_Master_Receive+0x460>)
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f000 ffd1 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e09d      	b.n	8003afc <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	691a      	ldr	r2, [r3, #16]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e2:	1c5a      	adds	r2, r3, #1
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ec:	3b01      	subs	r3, #1
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	3b01      	subs	r3, #1
 80039fc:	b29a      	uxth	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	691a      	ldr	r2, [r3, #16]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0c:	b2d2      	uxtb	r2, r2
 8003a0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b29a      	uxth	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a34:	e04e      	b.n	8003ad4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a38:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f001 f936 	bl	8004cac <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e058      	b.n	8003afc <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	691a      	ldr	r2, [r3, #16]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a54:	b2d2      	uxtb	r2, r2
 8003a56:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5c:	1c5a      	adds	r2, r3, #1
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a66:	3b01      	subs	r3, #1
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	3b01      	subs	r3, #1
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	f003 0304 	and.w	r3, r3, #4
 8003a86:	2b04      	cmp	r3, #4
 8003a88:	d124      	bne.n	8003ad4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a8e:	2b03      	cmp	r3, #3
 8003a90:	d107      	bne.n	8003aa2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aa0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab4:	1c5a      	adds	r2, r3, #1
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f47f aeb6 	bne.w	800384a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003af6:	2300      	movs	r3, #0
 8003af8:	e000      	b.n	8003afc <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003afa:	2302      	movs	r3, #2
  }
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3728      	adds	r7, #40	@ 0x28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	00010004 	.word	0x00010004

08003b08 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b088      	sub	sp, #32
 8003b0c:	af02      	add	r7, sp, #8
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	4608      	mov	r0, r1
 8003b12:	4611      	mov	r1, r2
 8003b14:	461a      	mov	r2, r3
 8003b16:	4603      	mov	r3, r0
 8003b18:	817b      	strh	r3, [r7, #10]
 8003b1a:	460b      	mov	r3, r1
 8003b1c:	813b      	strh	r3, [r7, #8]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b22:	f7fe fffb 	bl	8002b1c <HAL_GetTick>
 8003b26:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b20      	cmp	r3, #32
 8003b32:	f040 80d9 	bne.w	8003ce8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	2319      	movs	r3, #25
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	496d      	ldr	r1, [pc, #436]	@ (8003cf4 <HAL_I2C_Mem_Write+0x1ec>)
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	f000 ff09 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e0cc      	b.n	8003cea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d101      	bne.n	8003b5e <HAL_I2C_Mem_Write+0x56>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e0c5      	b.n	8003cea <HAL_I2C_Mem_Write+0x1e2>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d007      	beq.n	8003b84 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b92:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2221      	movs	r2, #33	@ 0x21
 8003b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2240      	movs	r2, #64	@ 0x40
 8003ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6a3a      	ldr	r2, [r7, #32]
 8003bae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003bb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4a4d      	ldr	r2, [pc, #308]	@ (8003cf8 <HAL_I2C_Mem_Write+0x1f0>)
 8003bc4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003bc6:	88f8      	ldrh	r0, [r7, #6]
 8003bc8:	893a      	ldrh	r2, [r7, #8]
 8003bca:	8979      	ldrh	r1, [r7, #10]
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	9301      	str	r3, [sp, #4]
 8003bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fd40 	bl	800465c <I2C_RequestMemoryWrite>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d052      	beq.n	8003c88 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e081      	b.n	8003cea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f000 ffce 	bl	8004b8c <I2C_WaitOnTXEFlagUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00d      	beq.n	8003c12 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d107      	bne.n	8003c0e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c0c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e06b      	b.n	8003cea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	781a      	ldrb	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	f003 0304 	and.w	r3, r3, #4
 8003c4c:	2b04      	cmp	r3, #4
 8003c4e:	d11b      	bne.n	8003c88 <HAL_I2C_Mem_Write+0x180>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d017      	beq.n	8003c88 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5c:	781a      	ldrb	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c68:	1c5a      	adds	r2, r3, #1
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c72:	3b01      	subs	r3, #1
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	3b01      	subs	r3, #1
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1aa      	bne.n	8003be6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 ffc1 	bl	8004c1c <I2C_WaitOnBTFFlagUntilTimeout>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00d      	beq.n	8003cbc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca4:	2b04      	cmp	r3, #4
 8003ca6:	d107      	bne.n	8003cb8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cb6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e016      	b.n	8003cea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2220      	movs	r2, #32
 8003cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	e000      	b.n	8003cea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003ce8:	2302      	movs	r3, #2
  }
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	00100002 	.word	0x00100002
 8003cf8:	ffff0000 	.word	0xffff0000

08003cfc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b08c      	sub	sp, #48	@ 0x30
 8003d00:	af02      	add	r7, sp, #8
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	4608      	mov	r0, r1
 8003d06:	4611      	mov	r1, r2
 8003d08:	461a      	mov	r2, r3
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	817b      	strh	r3, [r7, #10]
 8003d0e:	460b      	mov	r3, r1
 8003d10:	813b      	strh	r3, [r7, #8]
 8003d12:	4613      	mov	r3, r2
 8003d14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d16:	f7fe ff01 	bl	8002b1c <HAL_GetTick>
 8003d1a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b20      	cmp	r3, #32
 8003d26:	f040 8214 	bne.w	8004152 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2c:	9300      	str	r3, [sp, #0]
 8003d2e:	2319      	movs	r3, #25
 8003d30:	2201      	movs	r2, #1
 8003d32:	497b      	ldr	r1, [pc, #492]	@ (8003f20 <HAL_I2C_Mem_Read+0x224>)
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 fe0f 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003d40:	2302      	movs	r3, #2
 8003d42:	e207      	b.n	8004154 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d101      	bne.n	8003d52 <HAL_I2C_Mem_Read+0x56>
 8003d4e:	2302      	movs	r3, #2
 8003d50:	e200      	b.n	8004154 <HAL_I2C_Mem_Read+0x458>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d007      	beq.n	8003d78 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f042 0201 	orr.w	r2, r2, #1
 8003d76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2222      	movs	r2, #34	@ 0x22
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2240      	movs	r2, #64	@ 0x40
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003da2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003da8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	4a5b      	ldr	r2, [pc, #364]	@ (8003f24 <HAL_I2C_Mem_Read+0x228>)
 8003db8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dba:	88f8      	ldrh	r0, [r7, #6]
 8003dbc:	893a      	ldrh	r2, [r7, #8]
 8003dbe:	8979      	ldrh	r1, [r7, #10]
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc2:	9301      	str	r3, [sp, #4]
 8003dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	4603      	mov	r3, r0
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 fcdc 	bl	8004788 <I2C_RequestMemoryRead>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e1bc      	b.n	8004154 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d113      	bne.n	8003e0a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003de2:	2300      	movs	r3, #0
 8003de4:	623b      	str	r3, [r7, #32]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	695b      	ldr	r3, [r3, #20]
 8003dec:	623b      	str	r3, [r7, #32]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	623b      	str	r3, [r7, #32]
 8003df6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e06:	601a      	str	r2, [r3, #0]
 8003e08:	e190      	b.n	800412c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d11b      	bne.n	8003e4a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e22:	2300      	movs	r3, #0
 8003e24:	61fb      	str	r3, [r7, #28]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	61fb      	str	r3, [r7, #28]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	61fb      	str	r3, [r7, #28]
 8003e36:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	e170      	b.n	800412c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d11b      	bne.n	8003e8a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e60:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e70:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e72:	2300      	movs	r3, #0
 8003e74:	61bb      	str	r3, [r7, #24]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	61bb      	str	r3, [r7, #24]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	61bb      	str	r3, [r7, #24]
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	e150      	b.n	800412c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	617b      	str	r3, [r7, #20]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	617b      	str	r3, [r7, #20]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	617b      	str	r3, [r7, #20]
 8003e9e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003ea0:	e144      	b.n	800412c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea6:	2b03      	cmp	r3, #3
 8003ea8:	f200 80f1 	bhi.w	800408e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d123      	bne.n	8003efc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eb6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f000 fef7 	bl	8004cac <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d001      	beq.n	8003ec8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e145      	b.n	8004154 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	691a      	ldr	r2, [r3, #16]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed2:	b2d2      	uxtb	r2, r2
 8003ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eda:	1c5a      	adds	r2, r3, #1
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003efa:	e117      	b.n	800412c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d14e      	bne.n	8003fa2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	4906      	ldr	r1, [pc, #24]	@ (8003f28 <HAL_I2C_Mem_Read+0x22c>)
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 fd22 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d008      	beq.n	8003f2c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e11a      	b.n	8004154 <HAL_I2C_Mem_Read+0x458>
 8003f1e:	bf00      	nop
 8003f20:	00100002 	.word	0x00100002
 8003f24:	ffff0000 	.word	0xffff0000
 8003f28:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	691a      	ldr	r2, [r3, #16]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4e:	1c5a      	adds	r2, r3, #1
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	3b01      	subs	r3, #1
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	691a      	ldr	r2, [r3, #16]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f78:	b2d2      	uxtb	r2, r2
 8003f7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f80:	1c5a      	adds	r2, r3, #1
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	3b01      	subs	r3, #1
 8003f9a:	b29a      	uxth	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003fa0:	e0c4      	b.n	800412c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fa8:	2200      	movs	r2, #0
 8003faa:	496c      	ldr	r1, [pc, #432]	@ (800415c <HAL_I2C_Mem_Read+0x460>)
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f000 fcd3 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e0cb      	b.n	8004154 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	691a      	ldr	r2, [r3, #16]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd6:	b2d2      	uxtb	r2, r2
 8003fd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fde:	1c5a      	adds	r2, r3, #1
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004004:	2200      	movs	r2, #0
 8004006:	4955      	ldr	r1, [pc, #340]	@ (800415c <HAL_I2C_Mem_Read+0x460>)
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f000 fca5 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e09d      	b.n	8004154 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004026:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	691a      	ldr	r2, [r3, #16]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004032:	b2d2      	uxtb	r2, r2
 8004034:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004044:	3b01      	subs	r3, #1
 8004046:	b29a      	uxth	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004050:	b29b      	uxth	r3, r3
 8004052:	3b01      	subs	r3, #1
 8004054:	b29a      	uxth	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	691a      	ldr	r2, [r3, #16]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004064:	b2d2      	uxtb	r2, r2
 8004066:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004076:	3b01      	subs	r3, #1
 8004078:	b29a      	uxth	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004082:	b29b      	uxth	r3, r3
 8004084:	3b01      	subs	r3, #1
 8004086:	b29a      	uxth	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800408c:	e04e      	b.n	800412c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800408e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004090:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	f000 fe0a 	bl	8004cac <I2C_WaitOnRXNEFlagUntilTimeout>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e058      	b.n	8004154 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	691a      	ldr	r2, [r3, #16]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ac:	b2d2      	uxtb	r2, r2
 80040ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b4:	1c5a      	adds	r2, r3, #1
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040be:	3b01      	subs	r3, #1
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	3b01      	subs	r3, #1
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	f003 0304 	and.w	r3, r3, #4
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d124      	bne.n	800412c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	d107      	bne.n	80040fa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040f8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	691a      	ldr	r2, [r3, #16]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004104:	b2d2      	uxtb	r2, r2
 8004106:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410c:	1c5a      	adds	r2, r3, #1
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004116:	3b01      	subs	r3, #1
 8004118:	b29a      	uxth	r2, r3
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004122:	b29b      	uxth	r3, r3
 8004124:	3b01      	subs	r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004130:	2b00      	cmp	r3, #0
 8004132:	f47f aeb6 	bne.w	8003ea2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2220      	movs	r2, #32
 800413a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800414e:	2300      	movs	r3, #0
 8004150:	e000      	b.n	8004154 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004152:	2302      	movs	r3, #2
  }
}
 8004154:	4618      	mov	r0, r3
 8004156:	3728      	adds	r7, #40	@ 0x28
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	00010004 	.word	0x00010004

08004160 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b08a      	sub	sp, #40	@ 0x28
 8004164:	af02      	add	r7, sp, #8
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	607a      	str	r2, [r7, #4]
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	460b      	mov	r3, r1
 800416e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004170:	f7fe fcd4 	bl	8002b1c <HAL_GetTick>
 8004174:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004176:	2300      	movs	r3, #0
 8004178:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b20      	cmp	r3, #32
 8004184:	f040 8111 	bne.w	80043aa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	9300      	str	r3, [sp, #0]
 800418c:	2319      	movs	r3, #25
 800418e:	2201      	movs	r2, #1
 8004190:	4988      	ldr	r1, [pc, #544]	@ (80043b4 <HAL_I2C_IsDeviceReady+0x254>)
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 fbe0 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800419e:	2302      	movs	r3, #2
 80041a0:	e104      	b.n	80043ac <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d101      	bne.n	80041b0 <HAL_I2C_IsDeviceReady+0x50>
 80041ac:	2302      	movs	r3, #2
 80041ae:	e0fd      	b.n	80043ac <HAL_I2C_IsDeviceReady+0x24c>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d007      	beq.n	80041d6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f042 0201 	orr.w	r2, r2, #1
 80041d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2224      	movs	r2, #36	@ 0x24
 80041ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4a70      	ldr	r2, [pc, #448]	@ (80043b8 <HAL_I2C_IsDeviceReady+0x258>)
 80041f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004208:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2200      	movs	r2, #0
 8004212:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 fb9e 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00d      	beq.n	800423e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004230:	d103      	bne.n	800423a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004238:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e0b6      	b.n	80043ac <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800423e:	897b      	ldrh	r3, [r7, #10]
 8004240:	b2db      	uxtb	r3, r3
 8004242:	461a      	mov	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800424c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800424e:	f7fe fc65 	bl	8002b1c <HAL_GetTick>
 8004252:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b02      	cmp	r3, #2
 8004260:	bf0c      	ite	eq
 8004262:	2301      	moveq	r3, #1
 8004264:	2300      	movne	r3, #0
 8004266:	b2db      	uxtb	r3, r3
 8004268:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	695b      	ldr	r3, [r3, #20]
 8004270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004278:	bf0c      	ite	eq
 800427a:	2301      	moveq	r3, #1
 800427c:	2300      	movne	r3, #0
 800427e:	b2db      	uxtb	r3, r3
 8004280:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004282:	e025      	b.n	80042d0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004284:	f7fe fc4a 	bl	8002b1c <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	429a      	cmp	r2, r3
 8004292:	d302      	bcc.n	800429a <HAL_I2C_IsDeviceReady+0x13a>
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d103      	bne.n	80042a2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	22a0      	movs	r2, #160	@ 0xa0
 800429e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	bf0c      	ite	eq
 80042b0:	2301      	moveq	r3, #1
 80042b2:	2300      	movne	r3, #0
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042c6:	bf0c      	ite	eq
 80042c8:	2301      	moveq	r3, #1
 80042ca:	2300      	movne	r3, #0
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	2ba0      	cmp	r3, #160	@ 0xa0
 80042da:	d005      	beq.n	80042e8 <HAL_I2C_IsDeviceReady+0x188>
 80042dc:	7dfb      	ldrb	r3, [r7, #23]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d102      	bne.n	80042e8 <HAL_I2C_IsDeviceReady+0x188>
 80042e2:	7dbb      	ldrb	r3, [r7, #22]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0cd      	beq.n	8004284 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2220      	movs	r2, #32
 80042ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d129      	bne.n	8004352 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800430c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800430e:	2300      	movs	r3, #0
 8004310:	613b      	str	r3, [r7, #16]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	613b      	str	r3, [r7, #16]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	699b      	ldr	r3, [r3, #24]
 8004320:	613b      	str	r3, [r7, #16]
 8004322:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	2319      	movs	r3, #25
 800432a:	2201      	movs	r2, #1
 800432c:	4921      	ldr	r1, [pc, #132]	@ (80043b4 <HAL_I2C_IsDeviceReady+0x254>)
 800432e:	68f8      	ldr	r0, [r7, #12]
 8004330:	f000 fb12 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d001      	beq.n	800433e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e036      	b.n	80043ac <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2220      	movs	r2, #32
 8004342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800434e:	2300      	movs	r3, #0
 8004350:	e02c      	b.n	80043ac <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004360:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800436a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	2319      	movs	r3, #25
 8004372:	2201      	movs	r2, #1
 8004374:	490f      	ldr	r1, [pc, #60]	@ (80043b4 <HAL_I2C_IsDeviceReady+0x254>)
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	f000 faee 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e012      	b.n	80043ac <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	3301      	adds	r3, #1
 800438a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	429a      	cmp	r2, r3
 8004392:	f4ff af32 	bcc.w	80041fa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2220      	movs	r2, #32
 800439a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e000      	b.n	80043ac <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80043aa:	2302      	movs	r3, #2
  }
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3720      	adds	r7, #32
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	00100002 	.word	0x00100002
 80043b8:	ffff0000 	.word	0xffff0000

080043bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b088      	sub	sp, #32
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	607a      	str	r2, [r7, #4]
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	460b      	mov	r3, r1
 80043ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	2b08      	cmp	r3, #8
 80043d6:	d006      	beq.n	80043e6 <I2C_MasterRequestWrite+0x2a>
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d003      	beq.n	80043e6 <I2C_MasterRequestWrite+0x2a>
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043e4:	d108      	bne.n	80043f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043f4:	601a      	str	r2, [r3, #0]
 80043f6:	e00b      	b.n	8004410 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fc:	2b12      	cmp	r3, #18
 80043fe:	d107      	bne.n	8004410 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800440e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	9300      	str	r3, [sp, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 fa9b 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00d      	beq.n	8004444 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004436:	d103      	bne.n	8004440 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800443e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e035      	b.n	80044b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800444c:	d108      	bne.n	8004460 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800444e:	897b      	ldrh	r3, [r7, #10]
 8004450:	b2db      	uxtb	r3, r3
 8004452:	461a      	mov	r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800445c:	611a      	str	r2, [r3, #16]
 800445e:	e01b      	b.n	8004498 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004460:	897b      	ldrh	r3, [r7, #10]
 8004462:	11db      	asrs	r3, r3, #7
 8004464:	b2db      	uxtb	r3, r3
 8004466:	f003 0306 	and.w	r3, r3, #6
 800446a:	b2db      	uxtb	r3, r3
 800446c:	f063 030f 	orn	r3, r3, #15
 8004470:	b2da      	uxtb	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	490e      	ldr	r1, [pc, #56]	@ (80044b8 <I2C_MasterRequestWrite+0xfc>)
 800447e:	68f8      	ldr	r0, [r7, #12]
 8004480:	f000 fae4 	bl	8004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d001      	beq.n	800448e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e010      	b.n	80044b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800448e:	897b      	ldrh	r3, [r7, #10]
 8004490:	b2da      	uxtb	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	4907      	ldr	r1, [pc, #28]	@ (80044bc <I2C_MasterRequestWrite+0x100>)
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 fad4 	bl	8004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d001      	beq.n	80044ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e000      	b.n	80044b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3718      	adds	r7, #24
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	00010008 	.word	0x00010008
 80044bc:	00010002 	.word	0x00010002

080044c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b088      	sub	sp, #32
 80044c4:	af02      	add	r7, sp, #8
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	607a      	str	r2, [r7, #4]
 80044ca:	603b      	str	r3, [r7, #0]
 80044cc:	460b      	mov	r3, r1
 80044ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	2b08      	cmp	r3, #8
 80044ea:	d006      	beq.n	80044fa <I2C_MasterRequestRead+0x3a>
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d003      	beq.n	80044fa <I2C_MasterRequestRead+0x3a>
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044f8:	d108      	bne.n	800450c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004508:	601a      	str	r2, [r3, #0]
 800450a:	e00b      	b.n	8004524 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004510:	2b11      	cmp	r3, #17
 8004512:	d107      	bne.n	8004524 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004522:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	9300      	str	r3, [sp, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f000 fa11 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00d      	beq.n	8004558 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004546:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800454a:	d103      	bne.n	8004554 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004552:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e079      	b.n	800464c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004560:	d108      	bne.n	8004574 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004562:	897b      	ldrh	r3, [r7, #10]
 8004564:	b2db      	uxtb	r3, r3
 8004566:	f043 0301 	orr.w	r3, r3, #1
 800456a:	b2da      	uxtb	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	611a      	str	r2, [r3, #16]
 8004572:	e05f      	b.n	8004634 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004574:	897b      	ldrh	r3, [r7, #10]
 8004576:	11db      	asrs	r3, r3, #7
 8004578:	b2db      	uxtb	r3, r3
 800457a:	f003 0306 	and.w	r3, r3, #6
 800457e:	b2db      	uxtb	r3, r3
 8004580:	f063 030f 	orn	r3, r3, #15
 8004584:	b2da      	uxtb	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	4930      	ldr	r1, [pc, #192]	@ (8004654 <I2C_MasterRequestRead+0x194>)
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 fa5a 	bl	8004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e054      	b.n	800464c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80045a2:	897b      	ldrh	r3, [r7, #10]
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	4929      	ldr	r1, [pc, #164]	@ (8004658 <I2C_MasterRequestRead+0x198>)
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 fa4a 	bl	8004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e044      	b.n	800464c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045c2:	2300      	movs	r3, #0
 80045c4:	613b      	str	r3, [r7, #16]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	613b      	str	r3, [r7, #16]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	613b      	str	r3, [r7, #16]
 80045d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045f4:	68f8      	ldr	r0, [r7, #12]
 80045f6:	f000 f9af 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00d      	beq.n	800461c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800460a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800460e:	d103      	bne.n	8004618 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004616:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e017      	b.n	800464c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800461c:	897b      	ldrh	r3, [r7, #10]
 800461e:	11db      	asrs	r3, r3, #7
 8004620:	b2db      	uxtb	r3, r3
 8004622:	f003 0306 	and.w	r3, r3, #6
 8004626:	b2db      	uxtb	r3, r3
 8004628:	f063 030e 	orn	r3, r3, #14
 800462c:	b2da      	uxtb	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	4907      	ldr	r1, [pc, #28]	@ (8004658 <I2C_MasterRequestRead+0x198>)
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 fa06 	bl	8004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e000      	b.n	800464c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3718      	adds	r7, #24
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	00010008 	.word	0x00010008
 8004658:	00010002 	.word	0x00010002

0800465c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b088      	sub	sp, #32
 8004660:	af02      	add	r7, sp, #8
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	4608      	mov	r0, r1
 8004666:	4611      	mov	r1, r2
 8004668:	461a      	mov	r2, r3
 800466a:	4603      	mov	r3, r0
 800466c:	817b      	strh	r3, [r7, #10]
 800466e:	460b      	mov	r3, r1
 8004670:	813b      	strh	r3, [r7, #8]
 8004672:	4613      	mov	r3, r2
 8004674:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004684:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	6a3b      	ldr	r3, [r7, #32]
 800468c:	2200      	movs	r2, #0
 800468e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f000 f960 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00d      	beq.n	80046ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ac:	d103      	bne.n	80046b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e05f      	b.n	800477a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046ba:	897b      	ldrh	r3, [r7, #10]
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	461a      	mov	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046cc:	6a3a      	ldr	r2, [r7, #32]
 80046ce:	492d      	ldr	r1, [pc, #180]	@ (8004784 <I2C_RequestMemoryWrite+0x128>)
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f000 f9bb 	bl	8004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d001      	beq.n	80046e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e04c      	b.n	800477a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046e0:	2300      	movs	r3, #0
 80046e2:	617b      	str	r3, [r7, #20]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	617b      	str	r3, [r7, #20]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	617b      	str	r3, [r7, #20]
 80046f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046f8:	6a39      	ldr	r1, [r7, #32]
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 fa46 	bl	8004b8c <I2C_WaitOnTXEFlagUntilTimeout>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00d      	beq.n	8004722 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470a:	2b04      	cmp	r3, #4
 800470c:	d107      	bne.n	800471e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800471c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e02b      	b.n	800477a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004722:	88fb      	ldrh	r3, [r7, #6]
 8004724:	2b01      	cmp	r3, #1
 8004726:	d105      	bne.n	8004734 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004728:	893b      	ldrh	r3, [r7, #8]
 800472a:	b2da      	uxtb	r2, r3
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	611a      	str	r2, [r3, #16]
 8004732:	e021      	b.n	8004778 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004734:	893b      	ldrh	r3, [r7, #8]
 8004736:	0a1b      	lsrs	r3, r3, #8
 8004738:	b29b      	uxth	r3, r3
 800473a:	b2da      	uxtb	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004744:	6a39      	ldr	r1, [r7, #32]
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 fa20 	bl	8004b8c <I2C_WaitOnTXEFlagUntilTimeout>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00d      	beq.n	800476e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004756:	2b04      	cmp	r3, #4
 8004758:	d107      	bne.n	800476a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004768:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e005      	b.n	800477a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800476e:	893b      	ldrh	r3, [r7, #8]
 8004770:	b2da      	uxtb	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3718      	adds	r7, #24
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	00010002 	.word	0x00010002

08004788 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b088      	sub	sp, #32
 800478c:	af02      	add	r7, sp, #8
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	4608      	mov	r0, r1
 8004792:	4611      	mov	r1, r2
 8004794:	461a      	mov	r2, r3
 8004796:	4603      	mov	r3, r0
 8004798:	817b      	strh	r3, [r7, #10]
 800479a:	460b      	mov	r3, r1
 800479c:	813b      	strh	r3, [r7, #8]
 800479e:	4613      	mov	r3, r2
 80047a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c4:	9300      	str	r3, [sp, #0]
 80047c6:	6a3b      	ldr	r3, [r7, #32]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 f8c2 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00d      	beq.n	80047f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047e8:	d103      	bne.n	80047f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e0aa      	b.n	800494c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047f6:	897b      	ldrh	r3, [r7, #10]
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	461a      	mov	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004804:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	6a3a      	ldr	r2, [r7, #32]
 800480a:	4952      	ldr	r1, [pc, #328]	@ (8004954 <I2C_RequestMemoryRead+0x1cc>)
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f000 f91d 	bl	8004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d001      	beq.n	800481c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e097      	b.n	800494c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800481c:	2300      	movs	r3, #0
 800481e:	617b      	str	r3, [r7, #20]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	617b      	str	r3, [r7, #20]
 8004830:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004834:	6a39      	ldr	r1, [r7, #32]
 8004836:	68f8      	ldr	r0, [r7, #12]
 8004838:	f000 f9a8 	bl	8004b8c <I2C_WaitOnTXEFlagUntilTimeout>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00d      	beq.n	800485e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004846:	2b04      	cmp	r3, #4
 8004848:	d107      	bne.n	800485a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004858:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e076      	b.n	800494c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800485e:	88fb      	ldrh	r3, [r7, #6]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d105      	bne.n	8004870 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004864:	893b      	ldrh	r3, [r7, #8]
 8004866:	b2da      	uxtb	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	611a      	str	r2, [r3, #16]
 800486e:	e021      	b.n	80048b4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004870:	893b      	ldrh	r3, [r7, #8]
 8004872:	0a1b      	lsrs	r3, r3, #8
 8004874:	b29b      	uxth	r3, r3
 8004876:	b2da      	uxtb	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800487e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004880:	6a39      	ldr	r1, [r7, #32]
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f000 f982 	bl	8004b8c <I2C_WaitOnTXEFlagUntilTimeout>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00d      	beq.n	80048aa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004892:	2b04      	cmp	r3, #4
 8004894:	d107      	bne.n	80048a6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e050      	b.n	800494c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048aa:	893b      	ldrh	r3, [r7, #8]
 80048ac:	b2da      	uxtb	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048b6:	6a39      	ldr	r1, [r7, #32]
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f000 f967 	bl	8004b8c <I2C_WaitOnTXEFlagUntilTimeout>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00d      	beq.n	80048e0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c8:	2b04      	cmp	r3, #4
 80048ca:	d107      	bne.n	80048dc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e035      	b.n	800494c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048ee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	6a3b      	ldr	r3, [r7, #32]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 f82b 	bl	8004958 <I2C_WaitOnFlagUntilTimeout>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00d      	beq.n	8004924 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004912:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004916:	d103      	bne.n	8004920 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800491e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e013      	b.n	800494c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004924:	897b      	ldrh	r3, [r7, #10]
 8004926:	b2db      	uxtb	r3, r3
 8004928:	f043 0301 	orr.w	r3, r3, #1
 800492c:	b2da      	uxtb	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004936:	6a3a      	ldr	r2, [r7, #32]
 8004938:	4906      	ldr	r1, [pc, #24]	@ (8004954 <I2C_RequestMemoryRead+0x1cc>)
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 f886 	bl	8004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d001      	beq.n	800494a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e000      	b.n	800494c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	3718      	adds	r7, #24
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	00010002 	.word	0x00010002

08004958 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	4613      	mov	r3, r2
 8004966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004968:	e048      	b.n	80049fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004970:	d044      	beq.n	80049fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004972:	f7fe f8d3 	bl	8002b1c <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	429a      	cmp	r2, r3
 8004980:	d302      	bcc.n	8004988 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d139      	bne.n	80049fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	0c1b      	lsrs	r3, r3, #16
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b01      	cmp	r3, #1
 8004990:	d10d      	bne.n	80049ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	43da      	mvns	r2, r3
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	4013      	ands	r3, r2
 800499e:	b29b      	uxth	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	bf0c      	ite	eq
 80049a4:	2301      	moveq	r3, #1
 80049a6:	2300      	movne	r3, #0
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	461a      	mov	r2, r3
 80049ac:	e00c      	b.n	80049c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	43da      	mvns	r2, r3
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	4013      	ands	r3, r2
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	2b00      	cmp	r3, #0
 80049be:	bf0c      	ite	eq
 80049c0:	2301      	moveq	r3, #1
 80049c2:	2300      	movne	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	461a      	mov	r2, r3
 80049c8:	79fb      	ldrb	r3, [r7, #7]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d116      	bne.n	80049fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2220      	movs	r2, #32
 80049d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e8:	f043 0220 	orr.w	r2, r3, #32
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e023      	b.n	8004a44 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	0c1b      	lsrs	r3, r3, #16
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d10d      	bne.n	8004a22 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	43da      	mvns	r2, r3
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	4013      	ands	r3, r2
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	bf0c      	ite	eq
 8004a18:	2301      	moveq	r3, #1
 8004a1a:	2300      	movne	r3, #0
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	461a      	mov	r2, r3
 8004a20:	e00c      	b.n	8004a3c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	43da      	mvns	r2, r3
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	bf0c      	ite	eq
 8004a34:	2301      	moveq	r3, #1
 8004a36:	2300      	movne	r3, #0
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	79fb      	ldrb	r3, [r7, #7]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d093      	beq.n	800496a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
 8004a58:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a5a:	e071      	b.n	8004b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a6a:	d123      	bne.n	8004ab4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a7a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2220      	movs	r2, #32
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa0:	f043 0204 	orr.w	r2, r3, #4
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e067      	b.n	8004b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aba:	d041      	beq.n	8004b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004abc:	f7fe f82e 	bl	8002b1c <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d302      	bcc.n	8004ad2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d136      	bne.n	8004b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	0c1b      	lsrs	r3, r3, #16
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d10c      	bne.n	8004af6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	43da      	mvns	r2, r3
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	bf14      	ite	ne
 8004aee:	2301      	movne	r3, #1
 8004af0:	2300      	moveq	r3, #0
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	e00b      	b.n	8004b0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	43da      	mvns	r2, r3
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	4013      	ands	r3, r2
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	bf14      	ite	ne
 8004b08:	2301      	movne	r3, #1
 8004b0a:	2300      	moveq	r3, #0
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d016      	beq.n	8004b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2c:	f043 0220 	orr.w	r2, r3, #32
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e021      	b.n	8004b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	0c1b      	lsrs	r3, r3, #16
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d10c      	bne.n	8004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	695b      	ldr	r3, [r3, #20]
 8004b50:	43da      	mvns	r2, r3
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	4013      	ands	r3, r2
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	bf14      	ite	ne
 8004b5c:	2301      	movne	r3, #1
 8004b5e:	2300      	moveq	r3, #0
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	e00b      	b.n	8004b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	43da      	mvns	r2, r3
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	4013      	ands	r3, r2
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	bf14      	ite	ne
 8004b76:	2301      	movne	r3, #1
 8004b78:	2300      	moveq	r3, #0
 8004b7a:	b2db      	uxtb	r3, r3
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f47f af6d 	bne.w	8004a5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3710      	adds	r7, #16
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b98:	e034      	b.n	8004c04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f000 f8e3 	bl	8004d66 <I2C_IsAcknowledgeFailed>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e034      	b.n	8004c14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb0:	d028      	beq.n	8004c04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bb2:	f7fd ffb3 	bl	8002b1c <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	68ba      	ldr	r2, [r7, #8]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d302      	bcc.n	8004bc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d11d      	bne.n	8004c04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd2:	2b80      	cmp	r3, #128	@ 0x80
 8004bd4:	d016      	beq.n	8004c04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2220      	movs	r2, #32
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf0:	f043 0220 	orr.w	r2, r3, #32
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e007      	b.n	8004c14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c0e:	2b80      	cmp	r3, #128	@ 0x80
 8004c10:	d1c3      	bne.n	8004b9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c28:	e034      	b.n	8004c94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 f89b 	bl	8004d66 <I2C_IsAcknowledgeFailed>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e034      	b.n	8004ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c40:	d028      	beq.n	8004c94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c42:	f7fd ff6b 	bl	8002b1c <HAL_GetTick>
 8004c46:	4602      	mov	r2, r0
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	68ba      	ldr	r2, [r7, #8]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d302      	bcc.n	8004c58 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d11d      	bne.n	8004c94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	f003 0304 	and.w	r3, r3, #4
 8004c62:	2b04      	cmp	r3, #4
 8004c64:	d016      	beq.n	8004c94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2220      	movs	r2, #32
 8004c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c80:	f043 0220 	orr.w	r2, r3, #32
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e007      	b.n	8004ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	f003 0304 	and.w	r3, r3, #4
 8004c9e:	2b04      	cmp	r3, #4
 8004ca0:	d1c3      	bne.n	8004c2a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004cb8:	e049      	b.n	8004d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	f003 0310 	and.w	r3, r3, #16
 8004cc4:	2b10      	cmp	r3, #16
 8004cc6:	d119      	bne.n	8004cfc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f06f 0210 	mvn.w	r2, #16
 8004cd0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2220      	movs	r2, #32
 8004cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e030      	b.n	8004d5e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cfc:	f7fd ff0e 	bl	8002b1c <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d302      	bcc.n	8004d12 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d11d      	bne.n	8004d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d1c:	2b40      	cmp	r3, #64	@ 0x40
 8004d1e:	d016      	beq.n	8004d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3a:	f043 0220 	orr.w	r2, r3, #32
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e007      	b.n	8004d5e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	695b      	ldr	r3, [r3, #20]
 8004d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d58:	2b40      	cmp	r3, #64	@ 0x40
 8004d5a:	d1ae      	bne.n	8004cba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d66:	b480      	push	{r7}
 8004d68:	b083      	sub	sp, #12
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d7c:	d11b      	bne.n	8004db6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d86:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2220      	movs	r2, #32
 8004d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da2:	f043 0204 	orr.w	r2, r3, #4
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e000      	b.n	8004db8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b086      	sub	sp, #24
 8004dc8:	af02      	add	r7, sp, #8
 8004dca:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e108      	b.n	8004fe8 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d106      	bne.n	8004df6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7fd fc8d 	bl	8002710 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2203      	movs	r2, #3
 8004dfa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e04:	d102      	bne.n	8004e0c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4618      	mov	r0, r3
 8004e12:	f002 f873 	bl	8006efc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6818      	ldr	r0, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	7c1a      	ldrb	r2, [r3, #16]
 8004e1e:	f88d 2000 	strb.w	r2, [sp]
 8004e22:	3304      	adds	r3, #4
 8004e24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e26:	f002 f805 	bl	8006e34 <USB_CoreInit>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d005      	beq.n	8004e3c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2202      	movs	r2, #2
 8004e34:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e0d5      	b.n	8004fe8 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2100      	movs	r1, #0
 8004e42:	4618      	mov	r0, r3
 8004e44:	f002 f86b 	bl	8006f1e <USB_SetCurrentMode>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d005      	beq.n	8004e5a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2202      	movs	r2, #2
 8004e52:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e0c6      	b.n	8004fe8 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	73fb      	strb	r3, [r7, #15]
 8004e5e:	e04a      	b.n	8004ef6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004e60:	7bfa      	ldrb	r2, [r7, #15]
 8004e62:	6879      	ldr	r1, [r7, #4]
 8004e64:	4613      	mov	r3, r2
 8004e66:	00db      	lsls	r3, r3, #3
 8004e68:	4413      	add	r3, r2
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	440b      	add	r3, r1
 8004e6e:	3315      	adds	r3, #21
 8004e70:	2201      	movs	r2, #1
 8004e72:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004e74:	7bfa      	ldrb	r2, [r7, #15]
 8004e76:	6879      	ldr	r1, [r7, #4]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	00db      	lsls	r3, r3, #3
 8004e7c:	4413      	add	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	440b      	add	r3, r1
 8004e82:	3314      	adds	r3, #20
 8004e84:	7bfa      	ldrb	r2, [r7, #15]
 8004e86:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004e88:	7bfa      	ldrb	r2, [r7, #15]
 8004e8a:	7bfb      	ldrb	r3, [r7, #15]
 8004e8c:	b298      	uxth	r0, r3
 8004e8e:	6879      	ldr	r1, [r7, #4]
 8004e90:	4613      	mov	r3, r2
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4413      	add	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	440b      	add	r3, r1
 8004e9a:	332e      	adds	r3, #46	@ 0x2e
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004ea0:	7bfa      	ldrb	r2, [r7, #15]
 8004ea2:	6879      	ldr	r1, [r7, #4]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	00db      	lsls	r3, r3, #3
 8004ea8:	4413      	add	r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	440b      	add	r3, r1
 8004eae:	3318      	adds	r3, #24
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004eb4:	7bfa      	ldrb	r2, [r7, #15]
 8004eb6:	6879      	ldr	r1, [r7, #4]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	4413      	add	r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	331c      	adds	r3, #28
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ec8:	7bfa      	ldrb	r2, [r7, #15]
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	4413      	add	r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	3320      	adds	r3, #32
 8004ed8:	2200      	movs	r2, #0
 8004eda:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004edc:	7bfa      	ldrb	r2, [r7, #15]
 8004ede:	6879      	ldr	r1, [r7, #4]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	4413      	add	r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	440b      	add	r3, r1
 8004eea:	3324      	adds	r3, #36	@ 0x24
 8004eec:	2200      	movs	r2, #0
 8004eee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ef0:	7bfb      	ldrb	r3, [r7, #15]
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	73fb      	strb	r3, [r7, #15]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	791b      	ldrb	r3, [r3, #4]
 8004efa:	7bfa      	ldrb	r2, [r7, #15]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d3af      	bcc.n	8004e60 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f00:	2300      	movs	r3, #0
 8004f02:	73fb      	strb	r3, [r7, #15]
 8004f04:	e044      	b.n	8004f90 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004f06:	7bfa      	ldrb	r2, [r7, #15]
 8004f08:	6879      	ldr	r1, [r7, #4]
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	00db      	lsls	r3, r3, #3
 8004f0e:	4413      	add	r3, r2
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	440b      	add	r3, r1
 8004f14:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004f18:	2200      	movs	r2, #0
 8004f1a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004f1c:	7bfa      	ldrb	r2, [r7, #15]
 8004f1e:	6879      	ldr	r1, [r7, #4]
 8004f20:	4613      	mov	r3, r2
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	4413      	add	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	440b      	add	r3, r1
 8004f2a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004f2e:	7bfa      	ldrb	r2, [r7, #15]
 8004f30:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004f32:	7bfa      	ldrb	r2, [r7, #15]
 8004f34:	6879      	ldr	r1, [r7, #4]
 8004f36:	4613      	mov	r3, r2
 8004f38:	00db      	lsls	r3, r3, #3
 8004f3a:	4413      	add	r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	440b      	add	r3, r1
 8004f40:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004f44:	2200      	movs	r2, #0
 8004f46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004f48:	7bfa      	ldrb	r2, [r7, #15]
 8004f4a:	6879      	ldr	r1, [r7, #4]
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	00db      	lsls	r3, r3, #3
 8004f50:	4413      	add	r3, r2
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	440b      	add	r3, r1
 8004f56:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004f5e:	7bfa      	ldrb	r2, [r7, #15]
 8004f60:	6879      	ldr	r1, [r7, #4]
 8004f62:	4613      	mov	r3, r2
 8004f64:	00db      	lsls	r3, r3, #3
 8004f66:	4413      	add	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	440b      	add	r3, r1
 8004f6c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004f70:	2200      	movs	r2, #0
 8004f72:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004f74:	7bfa      	ldrb	r2, [r7, #15]
 8004f76:	6879      	ldr	r1, [r7, #4]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	00db      	lsls	r3, r3, #3
 8004f7c:	4413      	add	r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	440b      	add	r3, r1
 8004f82:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004f86:	2200      	movs	r2, #0
 8004f88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f8a:	7bfb      	ldrb	r3, [r7, #15]
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	73fb      	strb	r3, [r7, #15]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	791b      	ldrb	r3, [r3, #4]
 8004f94:	7bfa      	ldrb	r2, [r7, #15]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d3b5      	bcc.n	8004f06 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6818      	ldr	r0, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	7c1a      	ldrb	r2, [r3, #16]
 8004fa2:	f88d 2000 	strb.w	r2, [sp]
 8004fa6:	3304      	adds	r3, #4
 8004fa8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004faa:	f002 f805 	bl	8006fb8 <USB_DevInit>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2202      	movs	r2, #2
 8004fb8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e013      	b.n	8004fe8 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	7b1b      	ldrb	r3, [r3, #12]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d102      	bne.n	8004fdc <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f80a 	bl	8004ff0 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f002 f9c0 	bl	8007366 <USB_DevDisconnect>

  return HAL_OK;
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3710      	adds	r7, #16
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2201      	movs	r2, #1
 8005002:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005022:	f043 0303 	orr.w	r3, r3, #3
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	3714      	adds	r7, #20
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d101      	bne.n	800504c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e0cc      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800504c:	4b68      	ldr	r3, [pc, #416]	@ (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0307 	and.w	r3, r3, #7
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	429a      	cmp	r2, r3
 8005058:	d90c      	bls.n	8005074 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800505a:	4b65      	ldr	r3, [pc, #404]	@ (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 800505c:	683a      	ldr	r2, [r7, #0]
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005062:	4b63      	ldr	r3, [pc, #396]	@ (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0307 	and.w	r3, r3, #7
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	429a      	cmp	r2, r3
 800506e:	d001      	beq.n	8005074 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e0b8      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0302 	and.w	r3, r3, #2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d020      	beq.n	80050c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0304 	and.w	r3, r3, #4
 8005088:	2b00      	cmp	r3, #0
 800508a:	d005      	beq.n	8005098 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800508c:	4b59      	ldr	r3, [pc, #356]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	4a58      	ldr	r2, [pc, #352]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005092:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005096:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0308 	and.w	r3, r3, #8
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d005      	beq.n	80050b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050a4:	4b53      	ldr	r3, [pc, #332]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	4a52      	ldr	r2, [pc, #328]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80050ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050b0:	4b50      	ldr	r3, [pc, #320]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	494d      	ldr	r1, [pc, #308]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050be:	4313      	orrs	r3, r2
 80050c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d044      	beq.n	8005158 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d107      	bne.n	80050e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050d6:	4b47      	ldr	r3, [pc, #284]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d119      	bne.n	8005116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e07f      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d003      	beq.n	80050f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050f2:	2b03      	cmp	r3, #3
 80050f4:	d107      	bne.n	8005106 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050f6:	4b3f      	ldr	r3, [pc, #252]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d109      	bne.n	8005116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e06f      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005106:	4b3b      	ldr	r3, [pc, #236]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e067      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005116:	4b37      	ldr	r3, [pc, #220]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f023 0203 	bic.w	r2, r3, #3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	4934      	ldr	r1, [pc, #208]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005124:	4313      	orrs	r3, r2
 8005126:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005128:	f7fd fcf8 	bl	8002b1c <HAL_GetTick>
 800512c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800512e:	e00a      	b.n	8005146 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005130:	f7fd fcf4 	bl	8002b1c <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800513e:	4293      	cmp	r3, r2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e04f      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005146:	4b2b      	ldr	r3, [pc, #172]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 020c 	and.w	r2, r3, #12
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	429a      	cmp	r2, r3
 8005156:	d1eb      	bne.n	8005130 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005158:	4b25      	ldr	r3, [pc, #148]	@ (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0307 	and.w	r3, r3, #7
 8005160:	683a      	ldr	r2, [r7, #0]
 8005162:	429a      	cmp	r2, r3
 8005164:	d20c      	bcs.n	8005180 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005166:	4b22      	ldr	r3, [pc, #136]	@ (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 8005168:	683a      	ldr	r2, [r7, #0]
 800516a:	b2d2      	uxtb	r2, r2
 800516c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800516e:	4b20      	ldr	r3, [pc, #128]	@ (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 0307 	and.w	r3, r3, #7
 8005176:	683a      	ldr	r2, [r7, #0]
 8005178:	429a      	cmp	r2, r3
 800517a:	d001      	beq.n	8005180 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e032      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	2b00      	cmp	r3, #0
 800518a:	d008      	beq.n	800519e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800518c:	4b19      	ldr	r3, [pc, #100]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	4916      	ldr	r1, [pc, #88]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 800519a:	4313      	orrs	r3, r2
 800519c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0308 	and.w	r3, r3, #8
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d009      	beq.n	80051be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051aa:	4b12      	ldr	r3, [pc, #72]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	691b      	ldr	r3, [r3, #16]
 80051b6:	00db      	lsls	r3, r3, #3
 80051b8:	490e      	ldr	r1, [pc, #56]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80051ba:	4313      	orrs	r3, r2
 80051bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051be:	f000 f821 	bl	8005204 <HAL_RCC_GetSysClockFreq>
 80051c2:	4602      	mov	r2, r0
 80051c4:	4b0b      	ldr	r3, [pc, #44]	@ (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	091b      	lsrs	r3, r3, #4
 80051ca:	f003 030f 	and.w	r3, r3, #15
 80051ce:	490a      	ldr	r1, [pc, #40]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c0>)
 80051d0:	5ccb      	ldrb	r3, [r1, r3]
 80051d2:	fa22 f303 	lsr.w	r3, r2, r3
 80051d6:	4a09      	ldr	r2, [pc, #36]	@ (80051fc <HAL_RCC_ClockConfig+0x1c4>)
 80051d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80051da:	4b09      	ldr	r3, [pc, #36]	@ (8005200 <HAL_RCC_ClockConfig+0x1c8>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fd fc58 	bl	8002a94 <HAL_InitTick>

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40023c00 	.word	0x40023c00
 80051f4:	40023800 	.word	0x40023800
 80051f8:	0800c0ec 	.word	0x0800c0ec
 80051fc:	20000080 	.word	0x20000080
 8005200:	20000084 	.word	0x20000084

08005204 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005204:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005208:	b094      	sub	sp, #80	@ 0x50
 800520a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800520c:	2300      	movs	r3, #0
 800520e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005214:	2300      	movs	r3, #0
 8005216:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005218:	2300      	movs	r3, #0
 800521a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800521c:	4b79      	ldr	r3, [pc, #484]	@ (8005404 <HAL_RCC_GetSysClockFreq+0x200>)
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f003 030c 	and.w	r3, r3, #12
 8005224:	2b08      	cmp	r3, #8
 8005226:	d00d      	beq.n	8005244 <HAL_RCC_GetSysClockFreq+0x40>
 8005228:	2b08      	cmp	r3, #8
 800522a:	f200 80e1 	bhi.w	80053f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <HAL_RCC_GetSysClockFreq+0x34>
 8005232:	2b04      	cmp	r3, #4
 8005234:	d003      	beq.n	800523e <HAL_RCC_GetSysClockFreq+0x3a>
 8005236:	e0db      	b.n	80053f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005238:	4b73      	ldr	r3, [pc, #460]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x204>)
 800523a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800523c:	e0db      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800523e:	4b73      	ldr	r3, [pc, #460]	@ (800540c <HAL_RCC_GetSysClockFreq+0x208>)
 8005240:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005242:	e0d8      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005244:	4b6f      	ldr	r3, [pc, #444]	@ (8005404 <HAL_RCC_GetSysClockFreq+0x200>)
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800524c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800524e:	4b6d      	ldr	r3, [pc, #436]	@ (8005404 <HAL_RCC_GetSysClockFreq+0x200>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d063      	beq.n	8005322 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800525a:	4b6a      	ldr	r3, [pc, #424]	@ (8005404 <HAL_RCC_GetSysClockFreq+0x200>)
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	099b      	lsrs	r3, r3, #6
 8005260:	2200      	movs	r2, #0
 8005262:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005264:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800526c:	633b      	str	r3, [r7, #48]	@ 0x30
 800526e:	2300      	movs	r3, #0
 8005270:	637b      	str	r3, [r7, #52]	@ 0x34
 8005272:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005276:	4622      	mov	r2, r4
 8005278:	462b      	mov	r3, r5
 800527a:	f04f 0000 	mov.w	r0, #0
 800527e:	f04f 0100 	mov.w	r1, #0
 8005282:	0159      	lsls	r1, r3, #5
 8005284:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005288:	0150      	lsls	r0, r2, #5
 800528a:	4602      	mov	r2, r0
 800528c:	460b      	mov	r3, r1
 800528e:	4621      	mov	r1, r4
 8005290:	1a51      	subs	r1, r2, r1
 8005292:	6139      	str	r1, [r7, #16]
 8005294:	4629      	mov	r1, r5
 8005296:	eb63 0301 	sbc.w	r3, r3, r1
 800529a:	617b      	str	r3, [r7, #20]
 800529c:	f04f 0200 	mov.w	r2, #0
 80052a0:	f04f 0300 	mov.w	r3, #0
 80052a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052a8:	4659      	mov	r1, fp
 80052aa:	018b      	lsls	r3, r1, #6
 80052ac:	4651      	mov	r1, sl
 80052ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052b2:	4651      	mov	r1, sl
 80052b4:	018a      	lsls	r2, r1, #6
 80052b6:	4651      	mov	r1, sl
 80052b8:	ebb2 0801 	subs.w	r8, r2, r1
 80052bc:	4659      	mov	r1, fp
 80052be:	eb63 0901 	sbc.w	r9, r3, r1
 80052c2:	f04f 0200 	mov.w	r2, #0
 80052c6:	f04f 0300 	mov.w	r3, #0
 80052ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052d6:	4690      	mov	r8, r2
 80052d8:	4699      	mov	r9, r3
 80052da:	4623      	mov	r3, r4
 80052dc:	eb18 0303 	adds.w	r3, r8, r3
 80052e0:	60bb      	str	r3, [r7, #8]
 80052e2:	462b      	mov	r3, r5
 80052e4:	eb49 0303 	adc.w	r3, r9, r3
 80052e8:	60fb      	str	r3, [r7, #12]
 80052ea:	f04f 0200 	mov.w	r2, #0
 80052ee:	f04f 0300 	mov.w	r3, #0
 80052f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80052f6:	4629      	mov	r1, r5
 80052f8:	024b      	lsls	r3, r1, #9
 80052fa:	4621      	mov	r1, r4
 80052fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005300:	4621      	mov	r1, r4
 8005302:	024a      	lsls	r2, r1, #9
 8005304:	4610      	mov	r0, r2
 8005306:	4619      	mov	r1, r3
 8005308:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800530a:	2200      	movs	r2, #0
 800530c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800530e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005310:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005314:	f7fb fcd8 	bl	8000cc8 <__aeabi_uldivmod>
 8005318:	4602      	mov	r2, r0
 800531a:	460b      	mov	r3, r1
 800531c:	4613      	mov	r3, r2
 800531e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005320:	e058      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005322:	4b38      	ldr	r3, [pc, #224]	@ (8005404 <HAL_RCC_GetSysClockFreq+0x200>)
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	099b      	lsrs	r3, r3, #6
 8005328:	2200      	movs	r2, #0
 800532a:	4618      	mov	r0, r3
 800532c:	4611      	mov	r1, r2
 800532e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005332:	623b      	str	r3, [r7, #32]
 8005334:	2300      	movs	r3, #0
 8005336:	627b      	str	r3, [r7, #36]	@ 0x24
 8005338:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800533c:	4642      	mov	r2, r8
 800533e:	464b      	mov	r3, r9
 8005340:	f04f 0000 	mov.w	r0, #0
 8005344:	f04f 0100 	mov.w	r1, #0
 8005348:	0159      	lsls	r1, r3, #5
 800534a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800534e:	0150      	lsls	r0, r2, #5
 8005350:	4602      	mov	r2, r0
 8005352:	460b      	mov	r3, r1
 8005354:	4641      	mov	r1, r8
 8005356:	ebb2 0a01 	subs.w	sl, r2, r1
 800535a:	4649      	mov	r1, r9
 800535c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005360:	f04f 0200 	mov.w	r2, #0
 8005364:	f04f 0300 	mov.w	r3, #0
 8005368:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800536c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005370:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005374:	ebb2 040a 	subs.w	r4, r2, sl
 8005378:	eb63 050b 	sbc.w	r5, r3, fp
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	f04f 0300 	mov.w	r3, #0
 8005384:	00eb      	lsls	r3, r5, #3
 8005386:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800538a:	00e2      	lsls	r2, r4, #3
 800538c:	4614      	mov	r4, r2
 800538e:	461d      	mov	r5, r3
 8005390:	4643      	mov	r3, r8
 8005392:	18e3      	adds	r3, r4, r3
 8005394:	603b      	str	r3, [r7, #0]
 8005396:	464b      	mov	r3, r9
 8005398:	eb45 0303 	adc.w	r3, r5, r3
 800539c:	607b      	str	r3, [r7, #4]
 800539e:	f04f 0200 	mov.w	r2, #0
 80053a2:	f04f 0300 	mov.w	r3, #0
 80053a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053aa:	4629      	mov	r1, r5
 80053ac:	028b      	lsls	r3, r1, #10
 80053ae:	4621      	mov	r1, r4
 80053b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053b4:	4621      	mov	r1, r4
 80053b6:	028a      	lsls	r2, r1, #10
 80053b8:	4610      	mov	r0, r2
 80053ba:	4619      	mov	r1, r3
 80053bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053be:	2200      	movs	r2, #0
 80053c0:	61bb      	str	r3, [r7, #24]
 80053c2:	61fa      	str	r2, [r7, #28]
 80053c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053c8:	f7fb fc7e 	bl	8000cc8 <__aeabi_uldivmod>
 80053cc:	4602      	mov	r2, r0
 80053ce:	460b      	mov	r3, r1
 80053d0:	4613      	mov	r3, r2
 80053d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80053d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005404 <HAL_RCC_GetSysClockFreq+0x200>)
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	0c1b      	lsrs	r3, r3, #16
 80053da:	f003 0303 	and.w	r3, r3, #3
 80053de:	3301      	adds	r3, #1
 80053e0:	005b      	lsls	r3, r3, #1
 80053e2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80053e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053ee:	e002      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053f0:	4b05      	ldr	r3, [pc, #20]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x204>)
 80053f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3750      	adds	r7, #80	@ 0x50
 80053fc:	46bd      	mov	sp, r7
 80053fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005402:	bf00      	nop
 8005404:	40023800 	.word	0x40023800
 8005408:	00f42400 	.word	0x00f42400
 800540c:	007a1200 	.word	0x007a1200

08005410 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005410:	b480      	push	{r7}
 8005412:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005414:	4b03      	ldr	r3, [pc, #12]	@ (8005424 <HAL_RCC_GetHCLKFreq+0x14>)
 8005416:	681b      	ldr	r3, [r3, #0]
}
 8005418:	4618      	mov	r0, r3
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr
 8005422:	bf00      	nop
 8005424:	20000080 	.word	0x20000080

08005428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800542c:	f7ff fff0 	bl	8005410 <HAL_RCC_GetHCLKFreq>
 8005430:	4602      	mov	r2, r0
 8005432:	4b05      	ldr	r3, [pc, #20]	@ (8005448 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	0a9b      	lsrs	r3, r3, #10
 8005438:	f003 0307 	and.w	r3, r3, #7
 800543c:	4903      	ldr	r1, [pc, #12]	@ (800544c <HAL_RCC_GetPCLK1Freq+0x24>)
 800543e:	5ccb      	ldrb	r3, [r1, r3]
 8005440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005444:	4618      	mov	r0, r3
 8005446:	bd80      	pop	{r7, pc}
 8005448:	40023800 	.word	0x40023800
 800544c:	0800c0fc 	.word	0x0800c0fc

08005450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005454:	f7ff ffdc 	bl	8005410 <HAL_RCC_GetHCLKFreq>
 8005458:	4602      	mov	r2, r0
 800545a:	4b05      	ldr	r3, [pc, #20]	@ (8005470 <HAL_RCC_GetPCLK2Freq+0x20>)
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	0b5b      	lsrs	r3, r3, #13
 8005460:	f003 0307 	and.w	r3, r3, #7
 8005464:	4903      	ldr	r1, [pc, #12]	@ (8005474 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005466:	5ccb      	ldrb	r3, [r1, r3]
 8005468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800546c:	4618      	mov	r0, r3
 800546e:	bd80      	pop	{r7, pc}
 8005470:	40023800 	.word	0x40023800
 8005474:	0800c0fc 	.word	0x0800c0fc

08005478 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b086      	sub	sp, #24
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8005484:	2300      	movs	r3, #0
 8005486:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8005488:	2300      	movs	r3, #0
 800548a:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0301 	and.w	r3, r3, #1
 8005494:	2b00      	cmp	r3, #0
 8005496:	d010      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8005498:	4b87      	ldr	r3, [pc, #540]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800549a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800549e:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	4984      	ldr	r1, [pc, #528]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80054a8:	4313      	orrs	r3, r2
 80054aa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d101      	bne.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 80054b6:	2301      	movs	r3, #1
 80054b8:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d010      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80054c6:	4b7c      	ldr	r3, [pc, #496]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80054c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054cc:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	4978      	ldr	r1, [pc, #480]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d101      	bne.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 80054e4:	2301      	movs	r3, #1
 80054e6:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0308 	and.w	r3, r3, #8
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 8083 	beq.w	80055fc <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80054f6:	2300      	movs	r3, #0
 80054f8:	60bb      	str	r3, [r7, #8]
 80054fa:	4b6f      	ldr	r3, [pc, #444]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	4a6e      	ldr	r2, [pc, #440]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005504:	6413      	str	r3, [r2, #64]	@ 0x40
 8005506:	4b6c      	ldr	r3, [pc, #432]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800550e:	60bb      	str	r3, [r7, #8]
 8005510:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005512:	4b6a      	ldr	r3, [pc, #424]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a69      	ldr	r2, [pc, #420]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800551c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800551e:	f7fd fafd 	bl	8002b1c <HAL_GetTick>
 8005522:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005524:	e008      	b.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005526:	f7fd faf9 	bl	8002b1c <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	2b02      	cmp	r3, #2
 8005532:	d901      	bls.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e162      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005538:	4b60      	ldr	r3, [pc, #384]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005540:	2b00      	cmp	r3, #0
 8005542:	d0f0      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005544:	4b5c      	ldr	r3, [pc, #368]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005548:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800554c:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d02f      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	69db      	ldr	r3, [r3, #28]
 8005558:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	429a      	cmp	r2, r3
 8005560:	d028      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005562:	4b55      	ldr	r3, [pc, #340]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005566:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800556a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800556c:	4b54      	ldr	r3, [pc, #336]	@ (80056c0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800556e:	2201      	movs	r2, #1
 8005570:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005572:	4b53      	ldr	r3, [pc, #332]	@ (80056c0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005574:	2200      	movs	r2, #0
 8005576:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005578:	4a4f      	ldr	r2, [pc, #316]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800557e:	4b4e      	ldr	r3, [pc, #312]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b01      	cmp	r3, #1
 8005588:	d114      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800558a:	f7fd fac7 	bl	8002b1c <HAL_GetTick>
 800558e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005590:	e00a      	b.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005592:	f7fd fac3 	bl	8002b1c <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d901      	bls.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e12a      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055a8:	4b43      	ldr	r3, [pc, #268]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80055aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d0ee      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	69db      	ldr	r3, [r3, #28]
 80055b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055c0:	d10d      	bne.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x166>
 80055c2:	4b3d      	ldr	r3, [pc, #244]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	69db      	ldr	r3, [r3, #28]
 80055ce:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80055d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055d6:	4938      	ldr	r1, [pc, #224]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80055d8:	4313      	orrs	r3, r2
 80055da:	608b      	str	r3, [r1, #8]
 80055dc:	e005      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x172>
 80055de:	4b36      	ldr	r3, [pc, #216]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	4a35      	ldr	r2, [pc, #212]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80055e4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80055e8:	6093      	str	r3, [r2, #8]
 80055ea:	4b33      	ldr	r3, [pc, #204]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80055ec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055f6:	4930      	ldr	r1, [pc, #192]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0304 	and.w	r3, r3, #4
 8005604:	2b00      	cmp	r3, #0
 8005606:	d004      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 800560e:	4b2d      	ldr	r3, [pc, #180]	@ (80056c4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005610:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0310 	and.w	r3, r3, #16
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00a      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800561e:	4b26      	ldr	r3, [pc, #152]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005620:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005624:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562c:	4922      	ldr	r1, [pc, #136]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800562e:	4313      	orrs	r3, r2
 8005630:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0320 	and.w	r3, r3, #32
 800563c:	2b00      	cmp	r3, #0
 800563e:	d011      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005640:	4b1d      	ldr	r3, [pc, #116]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005642:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005646:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564e:	491a      	ldr	r1, [pc, #104]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005650:	4313      	orrs	r3, r2
 8005652:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800565a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800565e:	d101      	bne.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8005660:	2301      	movs	r3, #1
 8005662:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00a      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005670:	4b11      	ldr	r3, [pc, #68]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005672:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005676:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	490e      	ldr	r1, [pc, #56]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005680:	4313      	orrs	r3, r2
 8005682:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d004      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2b80      	cmp	r3, #128	@ 0x80
 8005692:	f040 8091 	bne.w	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005696:	4b0c      	ldr	r3, [pc, #48]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005698:	2200      	movs	r2, #0
 800569a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800569c:	f7fd fa3e 	bl	8002b1c <HAL_GetTick>
 80056a0:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056a2:	e013      	b.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80056a4:	f7fd fa3a 	bl	8002b1c <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d90c      	bls.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	e0a3      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x386>
 80056b6:	bf00      	nop
 80056b8:	40023800 	.word	0x40023800
 80056bc:	40007000 	.word	0x40007000
 80056c0:	42470e40 	.word	0x42470e40
 80056c4:	424711e0 	.word	0x424711e0
 80056c8:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056cc:	4b4e      	ldr	r3, [pc, #312]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d1e5      	bne.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 80056d8:	4a4c      	ldr	r2, [pc, #304]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x394>)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056de:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d003      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	695b      	ldr	r3, [r3, #20]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d023      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	699b      	ldr	r3, [r3, #24]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d019      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8005710:	2b00      	cmp	r3, #0
 8005712:	d004      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005718:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800571c:	d00e      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005726:	2b00      	cmp	r3, #0
 8005728:	d019      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a1b      	ldr	r3, [r3, #32]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d115      	bne.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005736:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800573a:	d110      	bne.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685a      	ldr	r2, [r3, #4]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	019b      	lsls	r3, r3, #6
 8005746:	431a      	orrs	r2, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	061b      	lsls	r3, r3, #24
 800574e:	431a      	orrs	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	071b      	lsls	r3, r3, #28
 8005756:	492c      	ldr	r1, [pc, #176]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005758:	4313      	orrs	r3, r2
 800575a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005766:	2b00      	cmp	r3, #0
 8005768:	d010      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685a      	ldr	r2, [r3, #4]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	019b      	lsls	r3, r3, #6
 8005774:	431a      	orrs	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	061b      	lsls	r3, r3, #24
 800577c:	431a      	orrs	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	071b      	lsls	r3, r3, #28
 8005784:	4920      	ldr	r1, [pc, #128]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005786:	4313      	orrs	r3, r2
 8005788:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800578c:	4b20      	ldr	r3, [pc, #128]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800578e:	2201      	movs	r2, #1
 8005790:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005792:	f7fd f9c3 	bl	8002b1c <HAL_GetTick>
 8005796:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005798:	e008      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800579a:	f7fd f9bf 	bl	8002b1c <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d901      	bls.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e028      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057ac:	4b16      	ldr	r3, [pc, #88]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d0f0      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00a      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80057c4:	4b10      	ldr	r3, [pc, #64]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80057c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057ca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d2:	490d      	ldr	r1, [pc, #52]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00a      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80057e6:	4b08      	ldr	r3, [pc, #32]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80057e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057ec:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f4:	4904      	ldr	r1, [pc, #16]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3718      	adds	r7, #24
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	40023800 	.word	0x40023800
 800580c:	424710d8 	.word	0x424710d8
 8005810:	42470068 	.word	0x42470068

08005814 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e273      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	d075      	beq.n	800591e <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005832:	4b88      	ldr	r3, [pc, #544]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f003 030c 	and.w	r3, r3, #12
 800583a:	2b04      	cmp	r3, #4
 800583c:	d00c      	beq.n	8005858 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800583e:	4b85      	ldr	r3, [pc, #532]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f003 030c 	and.w	r3, r3, #12
        || \
 8005846:	2b08      	cmp	r3, #8
 8005848:	d112      	bne.n	8005870 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800584a:	4b82      	ldr	r3, [pc, #520]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005852:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005856:	d10b      	bne.n	8005870 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005858:	4b7e      	ldr	r3, [pc, #504]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005860:	2b00      	cmp	r3, #0
 8005862:	d05b      	beq.n	800591c <HAL_RCC_OscConfig+0x108>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d157      	bne.n	800591c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e24e      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005878:	d106      	bne.n	8005888 <HAL_RCC_OscConfig+0x74>
 800587a:	4b76      	ldr	r3, [pc, #472]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a75      	ldr	r2, [pc, #468]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005884:	6013      	str	r3, [r2, #0]
 8005886:	e01d      	b.n	80058c4 <HAL_RCC_OscConfig+0xb0>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005890:	d10c      	bne.n	80058ac <HAL_RCC_OscConfig+0x98>
 8005892:	4b70      	ldr	r3, [pc, #448]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a6f      	ldr	r2, [pc, #444]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800589c:	6013      	str	r3, [r2, #0]
 800589e:	4b6d      	ldr	r3, [pc, #436]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a6c      	ldr	r2, [pc, #432]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80058a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058a8:	6013      	str	r3, [r2, #0]
 80058aa:	e00b      	b.n	80058c4 <HAL_RCC_OscConfig+0xb0>
 80058ac:	4b69      	ldr	r3, [pc, #420]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a68      	ldr	r2, [pc, #416]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80058b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058b6:	6013      	str	r3, [r2, #0]
 80058b8:	4b66      	ldr	r3, [pc, #408]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a65      	ldr	r2, [pc, #404]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80058be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d013      	beq.n	80058f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058cc:	f7fd f926 	bl	8002b1c <HAL_GetTick>
 80058d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058d2:	e008      	b.n	80058e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058d4:	f7fd f922 	bl	8002b1c <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	2b64      	cmp	r3, #100	@ 0x64
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e213      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058e6:	4b5b      	ldr	r3, [pc, #364]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d0f0      	beq.n	80058d4 <HAL_RCC_OscConfig+0xc0>
 80058f2:	e014      	b.n	800591e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058f4:	f7fd f912 	bl	8002b1c <HAL_GetTick>
 80058f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058fa:	e008      	b.n	800590e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058fc:	f7fd f90e 	bl	8002b1c <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	2b64      	cmp	r3, #100	@ 0x64
 8005908:	d901      	bls.n	800590e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800590a:	2303      	movs	r3, #3
 800590c:	e1ff      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800590e:	4b51      	ldr	r3, [pc, #324]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1f0      	bne.n	80058fc <HAL_RCC_OscConfig+0xe8>
 800591a:	e000      	b.n	800591e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800591c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d063      	beq.n	80059f2 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800592a:	4b4a      	ldr	r3, [pc, #296]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f003 030c 	and.w	r3, r3, #12
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00b      	beq.n	800594e <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005936:	4b47      	ldr	r3, [pc, #284]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 030c 	and.w	r3, r3, #12
        || \
 800593e:	2b08      	cmp	r3, #8
 8005940:	d11c      	bne.n	800597c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005942:	4b44      	ldr	r3, [pc, #272]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d116      	bne.n	800597c <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800594e:	4b41      	ldr	r3, [pc, #260]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0302 	and.w	r3, r3, #2
 8005956:	2b00      	cmp	r3, #0
 8005958:	d005      	beq.n	8005966 <HAL_RCC_OscConfig+0x152>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d001      	beq.n	8005966 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e1d3      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005966:	4b3b      	ldr	r3, [pc, #236]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	00db      	lsls	r3, r3, #3
 8005974:	4937      	ldr	r1, [pc, #220]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005976:	4313      	orrs	r3, r2
 8005978:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800597a:	e03a      	b.n	80059f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d020      	beq.n	80059c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005984:	4b34      	ldr	r3, [pc, #208]	@ (8005a58 <HAL_RCC_OscConfig+0x244>)
 8005986:	2201      	movs	r2, #1
 8005988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800598a:	f7fd f8c7 	bl	8002b1c <HAL_GetTick>
 800598e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005990:	e008      	b.n	80059a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005992:	f7fd f8c3 	bl	8002b1c <HAL_GetTick>
 8005996:	4602      	mov	r2, r0
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	2b02      	cmp	r3, #2
 800599e:	d901      	bls.n	80059a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e1b4      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059a4:	4b2b      	ldr	r3, [pc, #172]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0302 	and.w	r3, r3, #2
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d0f0      	beq.n	8005992 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b0:	4b28      	ldr	r3, [pc, #160]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	00db      	lsls	r3, r3, #3
 80059be:	4925      	ldr	r1, [pc, #148]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	600b      	str	r3, [r1, #0]
 80059c4:	e015      	b.n	80059f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059c6:	4b24      	ldr	r3, [pc, #144]	@ (8005a58 <HAL_RCC_OscConfig+0x244>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059cc:	f7fd f8a6 	bl	8002b1c <HAL_GetTick>
 80059d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059d2:	e008      	b.n	80059e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059d4:	f7fd f8a2 	bl	8002b1c <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	2b02      	cmp	r3, #2
 80059e0:	d901      	bls.n	80059e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e193      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059e6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1f0      	bne.n	80059d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0308 	and.w	r3, r3, #8
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d036      	beq.n	8005a6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	695b      	ldr	r3, [r3, #20]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d016      	beq.n	8005a34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a06:	4b15      	ldr	r3, [pc, #84]	@ (8005a5c <HAL_RCC_OscConfig+0x248>)
 8005a08:	2201      	movs	r2, #1
 8005a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a0c:	f7fd f886 	bl	8002b1c <HAL_GetTick>
 8005a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a12:	e008      	b.n	8005a26 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a14:	f7fd f882 	bl	8002b1c <HAL_GetTick>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d901      	bls.n	8005a26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e173      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a26:	4b0b      	ldr	r3, [pc, #44]	@ (8005a54 <HAL_RCC_OscConfig+0x240>)
 8005a28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a2a:	f003 0302 	and.w	r3, r3, #2
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d0f0      	beq.n	8005a14 <HAL_RCC_OscConfig+0x200>
 8005a32:	e01b      	b.n	8005a6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a34:	4b09      	ldr	r3, [pc, #36]	@ (8005a5c <HAL_RCC_OscConfig+0x248>)
 8005a36:	2200      	movs	r2, #0
 8005a38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a3a:	f7fd f86f 	bl	8002b1c <HAL_GetTick>
 8005a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a40:	e00e      	b.n	8005a60 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a42:	f7fd f86b 	bl	8002b1c <HAL_GetTick>
 8005a46:	4602      	mov	r2, r0
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d907      	bls.n	8005a60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e15c      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
 8005a54:	40023800 	.word	0x40023800
 8005a58:	42470000 	.word	0x42470000
 8005a5c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a60:	4b8a      	ldr	r3, [pc, #552]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005a62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1ea      	bne.n	8005a42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 8097 	beq.w	8005ba8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a7e:	4b83      	ldr	r3, [pc, #524]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10f      	bne.n	8005aaa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	60bb      	str	r3, [r7, #8]
 8005a8e:	4b7f      	ldr	r3, [pc, #508]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a92:	4a7e      	ldr	r2, [pc, #504]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a9a:	4b7c      	ldr	r3, [pc, #496]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aa2:	60bb      	str	r3, [r7, #8]
 8005aa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aaa:	4b79      	ldr	r3, [pc, #484]	@ (8005c90 <HAL_RCC_OscConfig+0x47c>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d118      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ab6:	4b76      	ldr	r3, [pc, #472]	@ (8005c90 <HAL_RCC_OscConfig+0x47c>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a75      	ldr	r2, [pc, #468]	@ (8005c90 <HAL_RCC_OscConfig+0x47c>)
 8005abc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ac0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ac2:	f7fd f82b 	bl	8002b1c <HAL_GetTick>
 8005ac6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ac8:	e008      	b.n	8005adc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aca:	f7fd f827 	bl	8002b1c <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d901      	bls.n	8005adc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e118      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005adc:	4b6c      	ldr	r3, [pc, #432]	@ (8005c90 <HAL_RCC_OscConfig+0x47c>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d0f0      	beq.n	8005aca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d106      	bne.n	8005afe <HAL_RCC_OscConfig+0x2ea>
 8005af0:	4b66      	ldr	r3, [pc, #408]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af4:	4a65      	ldr	r2, [pc, #404]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005af6:	f043 0301 	orr.w	r3, r3, #1
 8005afa:	6713      	str	r3, [r2, #112]	@ 0x70
 8005afc:	e01c      	b.n	8005b38 <HAL_RCC_OscConfig+0x324>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	2b05      	cmp	r3, #5
 8005b04:	d10c      	bne.n	8005b20 <HAL_RCC_OscConfig+0x30c>
 8005b06:	4b61      	ldr	r3, [pc, #388]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b0a:	4a60      	ldr	r2, [pc, #384]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b0c:	f043 0304 	orr.w	r3, r3, #4
 8005b10:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b12:	4b5e      	ldr	r3, [pc, #376]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b16:	4a5d      	ldr	r2, [pc, #372]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b18:	f043 0301 	orr.w	r3, r3, #1
 8005b1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b1e:	e00b      	b.n	8005b38 <HAL_RCC_OscConfig+0x324>
 8005b20:	4b5a      	ldr	r3, [pc, #360]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b24:	4a59      	ldr	r2, [pc, #356]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b26:	f023 0301 	bic.w	r3, r3, #1
 8005b2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b2c:	4b57      	ldr	r3, [pc, #348]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b30:	4a56      	ldr	r2, [pc, #344]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b32:	f023 0304 	bic.w	r3, r3, #4
 8005b36:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d015      	beq.n	8005b6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b40:	f7fc ffec 	bl	8002b1c <HAL_GetTick>
 8005b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b46:	e00a      	b.n	8005b5e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b48:	f7fc ffe8 	bl	8002b1c <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d901      	bls.n	8005b5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e0d7      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b5e:	4b4b      	ldr	r3, [pc, #300]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d0ee      	beq.n	8005b48 <HAL_RCC_OscConfig+0x334>
 8005b6a:	e014      	b.n	8005b96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b6c:	f7fc ffd6 	bl	8002b1c <HAL_GetTick>
 8005b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b72:	e00a      	b.n	8005b8a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b74:	f7fc ffd2 	bl	8002b1c <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e0c1      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b8a:	4b40      	ldr	r3, [pc, #256]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b8e:	f003 0302 	and.w	r3, r3, #2
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1ee      	bne.n	8005b74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b96:	7dfb      	ldrb	r3, [r7, #23]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d105      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b9c:	4b3b      	ldr	r3, [pc, #236]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba0:	4a3a      	ldr	r2, [pc, #232]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005ba2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ba6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f000 80ad 	beq.w	8005d0c <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005bb2:	4b36      	ldr	r3, [pc, #216]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f003 030c 	and.w	r3, r3, #12
 8005bba:	2b08      	cmp	r3, #8
 8005bbc:	d060      	beq.n	8005c80 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	699b      	ldr	r3, [r3, #24]
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d145      	bne.n	8005c52 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bc6:	4b33      	ldr	r3, [pc, #204]	@ (8005c94 <HAL_RCC_OscConfig+0x480>)
 8005bc8:	2200      	movs	r2, #0
 8005bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bcc:	f7fc ffa6 	bl	8002b1c <HAL_GetTick>
 8005bd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bd2:	e008      	b.n	8005be6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bd4:	f7fc ffa2 	bl	8002b1c <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d901      	bls.n	8005be6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e093      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005be6:	4b29      	ldr	r3, [pc, #164]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1f0      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	69da      	ldr	r2, [r3, #28]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	431a      	orrs	r2, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c00:	019b      	lsls	r3, r3, #6
 8005c02:	431a      	orrs	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c08:	085b      	lsrs	r3, r3, #1
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	041b      	lsls	r3, r3, #16
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c14:	061b      	lsls	r3, r3, #24
 8005c16:	431a      	orrs	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c1c:	071b      	lsls	r3, r3, #28
 8005c1e:	491b      	ldr	r1, [pc, #108]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c24:	4b1b      	ldr	r3, [pc, #108]	@ (8005c94 <HAL_RCC_OscConfig+0x480>)
 8005c26:	2201      	movs	r2, #1
 8005c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c2a:	f7fc ff77 	bl	8002b1c <HAL_GetTick>
 8005c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c30:	e008      	b.n	8005c44 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c32:	f7fc ff73 	bl	8002b1c <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d901      	bls.n	8005c44 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e064      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c44:	4b11      	ldr	r3, [pc, #68]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d0f0      	beq.n	8005c32 <HAL_RCC_OscConfig+0x41e>
 8005c50:	e05c      	b.n	8005d0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c52:	4b10      	ldr	r3, [pc, #64]	@ (8005c94 <HAL_RCC_OscConfig+0x480>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c58:	f7fc ff60 	bl	8002b1c <HAL_GetTick>
 8005c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c5e:	e008      	b.n	8005c72 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c60:	f7fc ff5c 	bl	8002b1c <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	2b02      	cmp	r3, #2
 8005c6c:	d901      	bls.n	8005c72 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	e04d      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c72:	4b06      	ldr	r3, [pc, #24]	@ (8005c8c <HAL_RCC_OscConfig+0x478>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1f0      	bne.n	8005c60 <HAL_RCC_OscConfig+0x44c>
 8005c7e:	e045      	b.n	8005d0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	699b      	ldr	r3, [r3, #24]
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d107      	bne.n	8005c98 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e040      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
 8005c8c:	40023800 	.word	0x40023800
 8005c90:	40007000 	.word	0x40007000
 8005c94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c98:	4b1f      	ldr	r3, [pc, #124]	@ (8005d18 <HAL_RCC_OscConfig+0x504>)
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d030      	beq.n	8005d08 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d129      	bne.n	8005d08 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d122      	bne.n	8005d08 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cc2:	68fa      	ldr	r2, [r7, #12]
 8005cc4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005cc8:	4013      	ands	r3, r2
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005cce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d119      	bne.n	8005d08 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cde:	085b      	lsrs	r3, r3, #1
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d10f      	bne.n	8005d08 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d107      	bne.n	8005d08 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d02:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d001      	beq.n	8005d0c <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e000      	b.n	8005d0e <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3718      	adds	r7, #24
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	40023800 	.word	0x40023800

08005d1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e042      	b.n	8005db4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d106      	bne.n	8005d48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f7fc fc68 	bl	8002618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2224      	movs	r2, #36	@ 0x24
 8005d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	68da      	ldr	r2, [r3, #12]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f000 fdf3 	bl	800694c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	691a      	ldr	r2, [r3, #16]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	695a      	ldr	r2, [r3, #20]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68da      	ldr	r2, [r3, #12]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2220      	movs	r2, #32
 8005da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2220      	movs	r2, #32
 8005da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b08a      	sub	sp, #40	@ 0x28
 8005dc0:	af02      	add	r7, sp, #8
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	603b      	str	r3, [r7, #0]
 8005dc8:	4613      	mov	r3, r2
 8005dca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b20      	cmp	r3, #32
 8005dda:	d175      	bne.n	8005ec8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d002      	beq.n	8005de8 <HAL_UART_Transmit+0x2c>
 8005de2:	88fb      	ldrh	r3, [r7, #6]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d101      	bne.n	8005dec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e06e      	b.n	8005eca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2221      	movs	r2, #33	@ 0x21
 8005df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005dfa:	f7fc fe8f 	bl	8002b1c <HAL_GetTick>
 8005dfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	88fa      	ldrh	r2, [r7, #6]
 8005e04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	88fa      	ldrh	r2, [r7, #6]
 8005e0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e14:	d108      	bne.n	8005e28 <HAL_UART_Transmit+0x6c>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d104      	bne.n	8005e28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	61bb      	str	r3, [r7, #24]
 8005e26:	e003      	b.n	8005e30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e30:	e02e      	b.n	8005e90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	2180      	movs	r1, #128	@ 0x80
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f000 fb55 	bl	80064ec <UART_WaitOnFlagUntilTimeout>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d005      	beq.n	8005e54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e03a      	b.n	8005eca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10b      	bne.n	8005e72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	881b      	ldrh	r3, [r3, #0]
 8005e5e:	461a      	mov	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	3302      	adds	r3, #2
 8005e6e:	61bb      	str	r3, [r7, #24]
 8005e70:	e007      	b.n	8005e82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	781a      	ldrb	r2, [r3, #0]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	b29a      	uxth	r2, r3
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d1cb      	bne.n	8005e32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	9300      	str	r3, [sp, #0]
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	2140      	movs	r1, #64	@ 0x40
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 fb21 	bl	80064ec <UART_WaitOnFlagUntilTimeout>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d005      	beq.n	8005ebc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	e006      	b.n	8005eca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	e000      	b.n	8005eca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005ec8:	2302      	movs	r3, #2
  }
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3720      	adds	r7, #32
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	b08c      	sub	sp, #48	@ 0x30
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	60f8      	str	r0, [r7, #12]
 8005eda:	60b9      	str	r1, [r7, #8]
 8005edc:	4613      	mov	r3, r2
 8005ede:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	d14a      	bne.n	8005f82 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8005ef2:	88fb      	ldrh	r3, [r7, #6]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e043      	b.n	8005f84 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2201      	movs	r2, #1
 8005f00:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8005f08:	88fb      	ldrh	r3, [r7, #6]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	68b9      	ldr	r1, [r7, #8]
 8005f0e:	68f8      	ldr	r0, [r7, #12]
 8005f10:	f000 fb45 	bl	800659e <UART_Start_Receive_IT>
 8005f14:	4603      	mov	r3, r0
 8005f16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005f1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d12c      	bne.n	8005f7c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d125      	bne.n	8005f76 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	613b      	str	r3, [r7, #16]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	613b      	str	r3, [r7, #16]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	613b      	str	r3, [r7, #16]
 8005f3e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	330c      	adds	r3, #12
 8005f46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	e853 3f00 	ldrex	r3, [r3]
 8005f4e:	617b      	str	r3, [r7, #20]
   return(result);
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	f043 0310 	orr.w	r3, r3, #16
 8005f56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	330c      	adds	r3, #12
 8005f5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f60:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	6a39      	ldr	r1, [r7, #32]
 8005f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e5      	bne.n	8005f40 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8005f74:	e002      	b.n	8005f7c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005f7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f80:	e000      	b.n	8005f84 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005f82:	2302      	movs	r3, #2
  }
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3730      	adds	r7, #48	@ 0x30
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b0ba      	sub	sp, #232	@ 0xe8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fc2:	f003 030f 	and.w	r3, r3, #15
 8005fc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005fca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10f      	bne.n	8005ff2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fd6:	f003 0320 	and.w	r3, r3, #32
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d009      	beq.n	8005ff2 <HAL_UART_IRQHandler+0x66>
 8005fde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fe2:	f003 0320 	and.w	r3, r3, #32
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 fbf0 	bl	80067d0 <UART_Receive_IT>
      return;
 8005ff0:	e25b      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ff2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	f000 80de 	beq.w	80061b8 <HAL_UART_IRQHandler+0x22c>
 8005ffc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	d106      	bne.n	8006016 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800600c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 80d1 	beq.w	80061b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800601a:	f003 0301 	and.w	r3, r3, #1
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00b      	beq.n	800603a <HAL_UART_IRQHandler+0xae>
 8006022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800602a:	2b00      	cmp	r3, #0
 800602c:	d005      	beq.n	800603a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006032:	f043 0201 	orr.w	r2, r3, #1
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800603a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800603e:	f003 0304 	and.w	r3, r3, #4
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00b      	beq.n	800605e <HAL_UART_IRQHandler+0xd2>
 8006046:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d005      	beq.n	800605e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006056:	f043 0202 	orr.w	r2, r3, #2
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800605e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006062:	f003 0302 	and.w	r3, r3, #2
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00b      	beq.n	8006082 <HAL_UART_IRQHandler+0xf6>
 800606a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800606e:	f003 0301 	and.w	r3, r3, #1
 8006072:	2b00      	cmp	r3, #0
 8006074:	d005      	beq.n	8006082 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800607a:	f043 0204 	orr.w	r2, r3, #4
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006086:	f003 0308 	and.w	r3, r3, #8
 800608a:	2b00      	cmp	r3, #0
 800608c:	d011      	beq.n	80060b2 <HAL_UART_IRQHandler+0x126>
 800608e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006092:	f003 0320 	and.w	r3, r3, #32
 8006096:	2b00      	cmp	r3, #0
 8006098:	d105      	bne.n	80060a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800609a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d005      	beq.n	80060b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060aa:	f043 0208 	orr.w	r2, r3, #8
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f000 81f2 	beq.w	80064a0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060c0:	f003 0320 	and.w	r3, r3, #32
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d008      	beq.n	80060da <HAL_UART_IRQHandler+0x14e>
 80060c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060cc:	f003 0320 	and.w	r3, r3, #32
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d002      	beq.n	80060da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 fb7b 	bl	80067d0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060e4:	2b40      	cmp	r3, #64	@ 0x40
 80060e6:	bf0c      	ite	eq
 80060e8:	2301      	moveq	r3, #1
 80060ea:	2300      	movne	r3, #0
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f6:	f003 0308 	and.w	r3, r3, #8
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d103      	bne.n	8006106 <HAL_UART_IRQHandler+0x17a>
 80060fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006102:	2b00      	cmp	r3, #0
 8006104:	d04f      	beq.n	80061a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 fa83 	bl	8006612 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006116:	2b40      	cmp	r3, #64	@ 0x40
 8006118:	d141      	bne.n	800619e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3314      	adds	r3, #20
 8006120:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006124:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006130:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006134:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006138:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	3314      	adds	r3, #20
 8006142:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006146:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800614a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006152:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800615e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1d9      	bne.n	800611a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800616a:	2b00      	cmp	r3, #0
 800616c:	d013      	beq.n	8006196 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006172:	4a7e      	ldr	r2, [pc, #504]	@ (800636c <HAL_UART_IRQHandler+0x3e0>)
 8006174:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800617a:	4618      	mov	r0, r3
 800617c:	f7fc fe7f 	bl	8002e7e <HAL_DMA_Abort_IT>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d016      	beq.n	80061b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800618a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006190:	4610      	mov	r0, r2
 8006192:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006194:	e00e      	b.n	80061b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 f99e 	bl	80064d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800619c:	e00a      	b.n	80061b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f99a 	bl	80064d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a4:	e006      	b.n	80061b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f996 	bl	80064d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80061b2:	e175      	b.n	80064a0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061b4:	bf00      	nop
    return;
 80061b6:	e173      	b.n	80064a0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061bc:	2b01      	cmp	r3, #1
 80061be:	f040 814f 	bne.w	8006460 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80061c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061c6:	f003 0310 	and.w	r3, r3, #16
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 8148 	beq.w	8006460 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80061d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061d4:	f003 0310 	and.w	r3, r3, #16
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f000 8141 	beq.w	8006460 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061de:	2300      	movs	r3, #0
 80061e0:	60bb      	str	r3, [r7, #8]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	60bb      	str	r3, [r7, #8]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	60bb      	str	r3, [r7, #8]
 80061f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061fe:	2b40      	cmp	r3, #64	@ 0x40
 8006200:	f040 80b6 	bne.w	8006370 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006210:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006214:	2b00      	cmp	r3, #0
 8006216:	f000 8145 	beq.w	80064a4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800621e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006222:	429a      	cmp	r2, r3
 8006224:	f080 813e 	bcs.w	80064a4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800622e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800623a:	f000 8088 	beq.w	800634e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	330c      	adds	r3, #12
 8006244:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006248:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800624c:	e853 3f00 	ldrex	r3, [r3]
 8006250:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006254:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006258:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800625c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	330c      	adds	r3, #12
 8006266:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800626a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800626e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006272:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006276:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800627a:	e841 2300 	strex	r3, r2, [r1]
 800627e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006282:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1d9      	bne.n	800623e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	3314      	adds	r3, #20
 8006290:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006292:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006294:	e853 3f00 	ldrex	r3, [r3]
 8006298:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800629a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800629c:	f023 0301 	bic.w	r3, r3, #1
 80062a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	3314      	adds	r3, #20
 80062aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80062ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80062b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80062b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80062ba:	e841 2300 	strex	r3, r2, [r1]
 80062be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80062c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1e1      	bne.n	800628a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	3314      	adds	r3, #20
 80062cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80062d0:	e853 3f00 	ldrex	r3, [r3]
 80062d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80062d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	3314      	adds	r3, #20
 80062e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80062ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80062ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80062f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80062f2:	e841 2300 	strex	r3, r2, [r1]
 80062f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80062f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1e3      	bne.n	80062c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2220      	movs	r2, #32
 8006302:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	330c      	adds	r3, #12
 8006312:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006314:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006316:	e853 3f00 	ldrex	r3, [r3]
 800631a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800631c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800631e:	f023 0310 	bic.w	r3, r3, #16
 8006322:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	330c      	adds	r3, #12
 800632c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006330:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006332:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006334:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006336:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006338:	e841 2300 	strex	r3, r2, [r1]
 800633c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800633e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1e3      	bne.n	800630c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006348:	4618      	mov	r0, r3
 800634a:	f7fc fd28 	bl	8002d9e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2202      	movs	r2, #2
 8006352:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800635c:	b29b      	uxth	r3, r3
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	b29b      	uxth	r3, r3
 8006362:	4619      	mov	r1, r3
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f7fb fe85 	bl	8002074 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800636a:	e09b      	b.n	80064a4 <HAL_UART_IRQHandler+0x518>
 800636c:	080066d9 	.word	0x080066d9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006378:	b29b      	uxth	r3, r3
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006384:	b29b      	uxth	r3, r3
 8006386:	2b00      	cmp	r3, #0
 8006388:	f000 808e 	beq.w	80064a8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800638c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006390:	2b00      	cmp	r3, #0
 8006392:	f000 8089 	beq.w	80064a8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	330c      	adds	r3, #12
 800639c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a0:	e853 3f00 	ldrex	r3, [r3]
 80063a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	330c      	adds	r3, #12
 80063b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80063ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80063bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063c2:	e841 2300 	strex	r3, r2, [r1]
 80063c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d1e3      	bne.n	8006396 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	3314      	adds	r3, #20
 80063d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d8:	e853 3f00 	ldrex	r3, [r3]
 80063dc:	623b      	str	r3, [r7, #32]
   return(result);
 80063de:	6a3b      	ldr	r3, [r7, #32]
 80063e0:	f023 0301 	bic.w	r3, r3, #1
 80063e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	3314      	adds	r3, #20
 80063ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80063f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80063f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063fa:	e841 2300 	strex	r3, r2, [r1]
 80063fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1e3      	bne.n	80063ce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2220      	movs	r2, #32
 800640a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	e853 3f00 	ldrex	r3, [r3]
 8006422:	60fb      	str	r3, [r7, #12]
   return(result);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f023 0310 	bic.w	r3, r3, #16
 800642a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	330c      	adds	r3, #12
 8006434:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006438:	61fa      	str	r2, [r7, #28]
 800643a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643c:	69b9      	ldr	r1, [r7, #24]
 800643e:	69fa      	ldr	r2, [r7, #28]
 8006440:	e841 2300 	strex	r3, r2, [r1]
 8006444:	617b      	str	r3, [r7, #20]
   return(result);
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d1e3      	bne.n	8006414 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006452:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006456:	4619      	mov	r1, r3
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f7fb fe0b 	bl	8002074 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800645e:	e023      	b.n	80064a8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006468:	2b00      	cmp	r3, #0
 800646a:	d009      	beq.n	8006480 <HAL_UART_IRQHandler+0x4f4>
 800646c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 f941 	bl	8006700 <UART_Transmit_IT>
    return;
 800647e:	e014      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00e      	beq.n	80064aa <HAL_UART_IRQHandler+0x51e>
 800648c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006494:	2b00      	cmp	r3, #0
 8006496:	d008      	beq.n	80064aa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f981 	bl	80067a0 <UART_EndTransmit_IT>
    return;
 800649e:	e004      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
    return;
 80064a0:	bf00      	nop
 80064a2:	e002      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
      return;
 80064a4:	bf00      	nop
 80064a6:	e000      	b.n	80064aa <HAL_UART_IRQHandler+0x51e>
      return;
 80064a8:	bf00      	nop
  }
}
 80064aa:	37e8      	adds	r7, #232	@ 0xe8
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80064e0:	bf00      	nop
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	603b      	str	r3, [r7, #0]
 80064f8:	4613      	mov	r3, r2
 80064fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064fc:	e03b      	b.n	8006576 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064fe:	6a3b      	ldr	r3, [r7, #32]
 8006500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006504:	d037      	beq.n	8006576 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006506:	f7fc fb09 	bl	8002b1c <HAL_GetTick>
 800650a:	4602      	mov	r2, r0
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	1ad3      	subs	r3, r2, r3
 8006510:	6a3a      	ldr	r2, [r7, #32]
 8006512:	429a      	cmp	r2, r3
 8006514:	d302      	bcc.n	800651c <UART_WaitOnFlagUntilTimeout+0x30>
 8006516:	6a3b      	ldr	r3, [r7, #32]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d101      	bne.n	8006520 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	e03a      	b.n	8006596 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	f003 0304 	and.w	r3, r3, #4
 800652a:	2b00      	cmp	r3, #0
 800652c:	d023      	beq.n	8006576 <UART_WaitOnFlagUntilTimeout+0x8a>
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	2b80      	cmp	r3, #128	@ 0x80
 8006532:	d020      	beq.n	8006576 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2b40      	cmp	r3, #64	@ 0x40
 8006538:	d01d      	beq.n	8006576 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 0308 	and.w	r3, r3, #8
 8006544:	2b08      	cmp	r3, #8
 8006546:	d116      	bne.n	8006576 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006548:	2300      	movs	r3, #0
 800654a:	617b      	str	r3, [r7, #20]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	617b      	str	r3, [r7, #20]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	617b      	str	r3, [r7, #20]
 800655c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 f857 	bl	8006612 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2208      	movs	r2, #8
 8006568:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e00f      	b.n	8006596 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	4013      	ands	r3, r2
 8006580:	68ba      	ldr	r2, [r7, #8]
 8006582:	429a      	cmp	r2, r3
 8006584:	bf0c      	ite	eq
 8006586:	2301      	moveq	r3, #1
 8006588:	2300      	movne	r3, #0
 800658a:	b2db      	uxtb	r3, r3
 800658c:	461a      	mov	r2, r3
 800658e:	79fb      	ldrb	r3, [r7, #7]
 8006590:	429a      	cmp	r2, r3
 8006592:	d0b4      	beq.n	80064fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3718      	adds	r7, #24
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800659e:	b480      	push	{r7}
 80065a0:	b085      	sub	sp, #20
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	60f8      	str	r0, [r7, #12]
 80065a6:	60b9      	str	r1, [r7, #8]
 80065a8:	4613      	mov	r3, r2
 80065aa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	68ba      	ldr	r2, [r7, #8]
 80065b0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	88fa      	ldrh	r2, [r7, #6]
 80065b6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	88fa      	ldrh	r2, [r7, #6]
 80065bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2222      	movs	r2, #34	@ 0x22
 80065c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d007      	beq.n	80065e4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68da      	ldr	r2, [r3, #12]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065e2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	695a      	ldr	r2, [r3, #20]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f042 0201 	orr.w	r2, r2, #1
 80065f2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f042 0220 	orr.w	r2, r2, #32
 8006602:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006612:	b480      	push	{r7}
 8006614:	b095      	sub	sp, #84	@ 0x54
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	330c      	adds	r3, #12
 8006620:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006624:	e853 3f00 	ldrex	r3, [r3]
 8006628:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800662a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	330c      	adds	r3, #12
 8006638:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800663a:	643a      	str	r2, [r7, #64]	@ 0x40
 800663c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006640:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006642:	e841 2300 	strex	r3, r2, [r1]
 8006646:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1e5      	bne.n	800661a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	3314      	adds	r3, #20
 8006654:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006656:	6a3b      	ldr	r3, [r7, #32]
 8006658:	e853 3f00 	ldrex	r3, [r3]
 800665c:	61fb      	str	r3, [r7, #28]
   return(result);
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	f023 0301 	bic.w	r3, r3, #1
 8006664:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3314      	adds	r3, #20
 800666c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800666e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006670:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006672:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006674:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006676:	e841 2300 	strex	r3, r2, [r1]
 800667a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800667c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1e5      	bne.n	800664e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006686:	2b01      	cmp	r3, #1
 8006688:	d119      	bne.n	80066be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	330c      	adds	r3, #12
 8006690:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	e853 3f00 	ldrex	r3, [r3]
 8006698:	60bb      	str	r3, [r7, #8]
   return(result);
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f023 0310 	bic.w	r3, r3, #16
 80066a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	330c      	adds	r3, #12
 80066a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066aa:	61ba      	str	r2, [r7, #24]
 80066ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ae:	6979      	ldr	r1, [r7, #20]
 80066b0:	69ba      	ldr	r2, [r7, #24]
 80066b2:	e841 2300 	strex	r3, r2, [r1]
 80066b6:	613b      	str	r3, [r7, #16]
   return(result);
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1e5      	bne.n	800668a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80066cc:	bf00      	nop
 80066ce:	3754      	adds	r7, #84	@ 0x54
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr

080066d8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f7ff fef0 	bl	80064d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066f8:	bf00      	nop
 80066fa:	3710      	adds	r7, #16
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800670e:	b2db      	uxtb	r3, r3
 8006710:	2b21      	cmp	r3, #33	@ 0x21
 8006712:	d13e      	bne.n	8006792 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800671c:	d114      	bne.n	8006748 <UART_Transmit_IT+0x48>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	691b      	ldr	r3, [r3, #16]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d110      	bne.n	8006748 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a1b      	ldr	r3, [r3, #32]
 800672a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	881b      	ldrh	r3, [r3, #0]
 8006730:	461a      	mov	r2, r3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800673a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a1b      	ldr	r3, [r3, #32]
 8006740:	1c9a      	adds	r2, r3, #2
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	621a      	str	r2, [r3, #32]
 8006746:	e008      	b.n	800675a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6a1b      	ldr	r3, [r3, #32]
 800674c:	1c59      	adds	r1, r3, #1
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	6211      	str	r1, [r2, #32]
 8006752:	781a      	ldrb	r2, [r3, #0]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800675e:	b29b      	uxth	r3, r3
 8006760:	3b01      	subs	r3, #1
 8006762:	b29b      	uxth	r3, r3
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	4619      	mov	r1, r3
 8006768:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10f      	bne.n	800678e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68da      	ldr	r2, [r3, #12]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800677c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	68da      	ldr	r2, [r3, #12]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800678c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800678e:	2300      	movs	r3, #0
 8006790:	e000      	b.n	8006794 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006792:	2302      	movs	r3, #2
  }
}
 8006794:	4618      	mov	r0, r3
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68da      	ldr	r2, [r3, #12]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067b6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2220      	movs	r2, #32
 80067bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f7ff fe75 	bl	80064b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3708      	adds	r7, #8
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08c      	sub	sp, #48	@ 0x30
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2b22      	cmp	r3, #34	@ 0x22
 80067e2:	f040 80ae 	bne.w	8006942 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067ee:	d117      	bne.n	8006820 <UART_Receive_IT+0x50>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d113      	bne.n	8006820 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80067f8:	2300      	movs	r3, #0
 80067fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006800:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	b29b      	uxth	r3, r3
 800680a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800680e:	b29a      	uxth	r2, r3
 8006810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006812:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006818:	1c9a      	adds	r2, r3, #2
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	629a      	str	r2, [r3, #40]	@ 0x28
 800681e:	e026      	b.n	800686e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006824:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006826:	2300      	movs	r3, #0
 8006828:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006832:	d007      	beq.n	8006844 <UART_Receive_IT+0x74>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d10a      	bne.n	8006852 <UART_Receive_IT+0x82>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d106      	bne.n	8006852 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	b2da      	uxtb	r2, r3
 800684c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800684e:	701a      	strb	r2, [r3, #0]
 8006850:	e008      	b.n	8006864 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	b2db      	uxtb	r3, r3
 800685a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800685e:	b2da      	uxtb	r2, r3
 8006860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006862:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006868:	1c5a      	adds	r2, r3, #1
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006872:	b29b      	uxth	r3, r3
 8006874:	3b01      	subs	r3, #1
 8006876:	b29b      	uxth	r3, r3
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	4619      	mov	r1, r3
 800687c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800687e:	2b00      	cmp	r3, #0
 8006880:	d15d      	bne.n	800693e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68da      	ldr	r2, [r3, #12]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f022 0220 	bic.w	r2, r2, #32
 8006890:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	68da      	ldr	r2, [r3, #12]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	695a      	ldr	r2, [r3, #20]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f022 0201 	bic.w	r2, r2, #1
 80068b0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2220      	movs	r2, #32
 80068b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d135      	bne.n	8006934 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2200      	movs	r2, #0
 80068cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	330c      	adds	r3, #12
 80068d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	e853 3f00 	ldrex	r3, [r3]
 80068dc:	613b      	str	r3, [r7, #16]
   return(result);
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f023 0310 	bic.w	r3, r3, #16
 80068e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	330c      	adds	r3, #12
 80068ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068ee:	623a      	str	r2, [r7, #32]
 80068f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f2:	69f9      	ldr	r1, [r7, #28]
 80068f4:	6a3a      	ldr	r2, [r7, #32]
 80068f6:	e841 2300 	strex	r3, r2, [r1]
 80068fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1e5      	bne.n	80068ce <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0310 	and.w	r3, r3, #16
 800690c:	2b10      	cmp	r3, #16
 800690e:	d10a      	bne.n	8006926 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006910:	2300      	movs	r3, #0
 8006912:	60fb      	str	r3, [r7, #12]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	60fb      	str	r3, [r7, #12]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	60fb      	str	r3, [r7, #12]
 8006924:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800692a:	4619      	mov	r1, r3
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f7fb fba1 	bl	8002074 <HAL_UARTEx_RxEventCallback>
 8006932:	e002      	b.n	800693a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f7ff fdc5 	bl	80064c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800693a:	2300      	movs	r3, #0
 800693c:	e002      	b.n	8006944 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800693e:	2300      	movs	r3, #0
 8006940:	e000      	b.n	8006944 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006942:	2302      	movs	r3, #2
  }
}
 8006944:	4618      	mov	r0, r3
 8006946:	3730      	adds	r7, #48	@ 0x30
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800694c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006950:	b0c0      	sub	sp, #256	@ 0x100
 8006952:	af00      	add	r7, sp, #0
 8006954:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006968:	68d9      	ldr	r1, [r3, #12]
 800696a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	ea40 0301 	orr.w	r3, r0, r1
 8006974:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800697a:	689a      	ldr	r2, [r3, #8]
 800697c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	431a      	orrs	r2, r3
 8006984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006988:	695b      	ldr	r3, [r3, #20]
 800698a:	431a      	orrs	r2, r3
 800698c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	4313      	orrs	r3, r2
 8006994:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80069a4:	f021 010c 	bic.w	r1, r1, #12
 80069a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80069b2:	430b      	orrs	r3, r1
 80069b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80069b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	695b      	ldr	r3, [r3, #20]
 80069be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80069c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069c6:	6999      	ldr	r1, [r3, #24]
 80069c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	ea40 0301 	orr.w	r3, r0, r1
 80069d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	4b8f      	ldr	r3, [pc, #572]	@ (8006c18 <UART_SetConfig+0x2cc>)
 80069dc:	429a      	cmp	r2, r3
 80069de:	d005      	beq.n	80069ec <UART_SetConfig+0xa0>
 80069e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	4b8d      	ldr	r3, [pc, #564]	@ (8006c1c <UART_SetConfig+0x2d0>)
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d104      	bne.n	80069f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80069ec:	f7fe fd30 	bl	8005450 <HAL_RCC_GetPCLK2Freq>
 80069f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80069f4:	e003      	b.n	80069fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069f6:	f7fe fd17 	bl	8005428 <HAL_RCC_GetPCLK1Freq>
 80069fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a02:	69db      	ldr	r3, [r3, #28]
 8006a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a08:	f040 810c 	bne.w	8006c24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a10:	2200      	movs	r2, #0
 8006a12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006a16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006a1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006a1e:	4622      	mov	r2, r4
 8006a20:	462b      	mov	r3, r5
 8006a22:	1891      	adds	r1, r2, r2
 8006a24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006a26:	415b      	adcs	r3, r3
 8006a28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006a2e:	4621      	mov	r1, r4
 8006a30:	eb12 0801 	adds.w	r8, r2, r1
 8006a34:	4629      	mov	r1, r5
 8006a36:	eb43 0901 	adc.w	r9, r3, r1
 8006a3a:	f04f 0200 	mov.w	r2, #0
 8006a3e:	f04f 0300 	mov.w	r3, #0
 8006a42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a4e:	4690      	mov	r8, r2
 8006a50:	4699      	mov	r9, r3
 8006a52:	4623      	mov	r3, r4
 8006a54:	eb18 0303 	adds.w	r3, r8, r3
 8006a58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a5c:	462b      	mov	r3, r5
 8006a5e:	eb49 0303 	adc.w	r3, r9, r3
 8006a62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006a76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	18db      	adds	r3, r3, r3
 8006a7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a80:	4613      	mov	r3, r2
 8006a82:	eb42 0303 	adc.w	r3, r2, r3
 8006a86:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006a8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006a90:	f7fa f91a 	bl	8000cc8 <__aeabi_uldivmod>
 8006a94:	4602      	mov	r2, r0
 8006a96:	460b      	mov	r3, r1
 8006a98:	4b61      	ldr	r3, [pc, #388]	@ (8006c20 <UART_SetConfig+0x2d4>)
 8006a9a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a9e:	095b      	lsrs	r3, r3, #5
 8006aa0:	011c      	lsls	r4, r3, #4
 8006aa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006aac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006ab0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006ab4:	4642      	mov	r2, r8
 8006ab6:	464b      	mov	r3, r9
 8006ab8:	1891      	adds	r1, r2, r2
 8006aba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006abc:	415b      	adcs	r3, r3
 8006abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ac0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006ac4:	4641      	mov	r1, r8
 8006ac6:	eb12 0a01 	adds.w	sl, r2, r1
 8006aca:	4649      	mov	r1, r9
 8006acc:	eb43 0b01 	adc.w	fp, r3, r1
 8006ad0:	f04f 0200 	mov.w	r2, #0
 8006ad4:	f04f 0300 	mov.w	r3, #0
 8006ad8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006adc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006ae0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ae4:	4692      	mov	sl, r2
 8006ae6:	469b      	mov	fp, r3
 8006ae8:	4643      	mov	r3, r8
 8006aea:	eb1a 0303 	adds.w	r3, sl, r3
 8006aee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006af2:	464b      	mov	r3, r9
 8006af4:	eb4b 0303 	adc.w	r3, fp, r3
 8006af8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006b0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006b10:	460b      	mov	r3, r1
 8006b12:	18db      	adds	r3, r3, r3
 8006b14:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b16:	4613      	mov	r3, r2
 8006b18:	eb42 0303 	adc.w	r3, r2, r3
 8006b1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006b22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006b26:	f7fa f8cf 	bl	8000cc8 <__aeabi_uldivmod>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	4611      	mov	r1, r2
 8006b30:	4b3b      	ldr	r3, [pc, #236]	@ (8006c20 <UART_SetConfig+0x2d4>)
 8006b32:	fba3 2301 	umull	r2, r3, r3, r1
 8006b36:	095b      	lsrs	r3, r3, #5
 8006b38:	2264      	movs	r2, #100	@ 0x64
 8006b3a:	fb02 f303 	mul.w	r3, r2, r3
 8006b3e:	1acb      	subs	r3, r1, r3
 8006b40:	00db      	lsls	r3, r3, #3
 8006b42:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006b46:	4b36      	ldr	r3, [pc, #216]	@ (8006c20 <UART_SetConfig+0x2d4>)
 8006b48:	fba3 2302 	umull	r2, r3, r3, r2
 8006b4c:	095b      	lsrs	r3, r3, #5
 8006b4e:	005b      	lsls	r3, r3, #1
 8006b50:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006b54:	441c      	add	r4, r3
 8006b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b60:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006b64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006b68:	4642      	mov	r2, r8
 8006b6a:	464b      	mov	r3, r9
 8006b6c:	1891      	adds	r1, r2, r2
 8006b6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006b70:	415b      	adcs	r3, r3
 8006b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006b78:	4641      	mov	r1, r8
 8006b7a:	1851      	adds	r1, r2, r1
 8006b7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8006b7e:	4649      	mov	r1, r9
 8006b80:	414b      	adcs	r3, r1
 8006b82:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b84:	f04f 0200 	mov.w	r2, #0
 8006b88:	f04f 0300 	mov.w	r3, #0
 8006b8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006b90:	4659      	mov	r1, fp
 8006b92:	00cb      	lsls	r3, r1, #3
 8006b94:	4651      	mov	r1, sl
 8006b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b9a:	4651      	mov	r1, sl
 8006b9c:	00ca      	lsls	r2, r1, #3
 8006b9e:	4610      	mov	r0, r2
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	4642      	mov	r2, r8
 8006ba6:	189b      	adds	r3, r3, r2
 8006ba8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006bac:	464b      	mov	r3, r9
 8006bae:	460a      	mov	r2, r1
 8006bb0:	eb42 0303 	adc.w	r3, r2, r3
 8006bb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006bc4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006bc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006bcc:	460b      	mov	r3, r1
 8006bce:	18db      	adds	r3, r3, r3
 8006bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	eb42 0303 	adc.w	r3, r2, r3
 8006bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006bde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006be2:	f7fa f871 	bl	8000cc8 <__aeabi_uldivmod>
 8006be6:	4602      	mov	r2, r0
 8006be8:	460b      	mov	r3, r1
 8006bea:	4b0d      	ldr	r3, [pc, #52]	@ (8006c20 <UART_SetConfig+0x2d4>)
 8006bec:	fba3 1302 	umull	r1, r3, r3, r2
 8006bf0:	095b      	lsrs	r3, r3, #5
 8006bf2:	2164      	movs	r1, #100	@ 0x64
 8006bf4:	fb01 f303 	mul.w	r3, r1, r3
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	00db      	lsls	r3, r3, #3
 8006bfc:	3332      	adds	r3, #50	@ 0x32
 8006bfe:	4a08      	ldr	r2, [pc, #32]	@ (8006c20 <UART_SetConfig+0x2d4>)
 8006c00:	fba2 2303 	umull	r2, r3, r2, r3
 8006c04:	095b      	lsrs	r3, r3, #5
 8006c06:	f003 0207 	and.w	r2, r3, #7
 8006c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4422      	add	r2, r4
 8006c12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006c14:	e106      	b.n	8006e24 <UART_SetConfig+0x4d8>
 8006c16:	bf00      	nop
 8006c18:	40011000 	.word	0x40011000
 8006c1c:	40011400 	.word	0x40011400
 8006c20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006c2e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006c32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006c36:	4642      	mov	r2, r8
 8006c38:	464b      	mov	r3, r9
 8006c3a:	1891      	adds	r1, r2, r2
 8006c3c:	6239      	str	r1, [r7, #32]
 8006c3e:	415b      	adcs	r3, r3
 8006c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c46:	4641      	mov	r1, r8
 8006c48:	1854      	adds	r4, r2, r1
 8006c4a:	4649      	mov	r1, r9
 8006c4c:	eb43 0501 	adc.w	r5, r3, r1
 8006c50:	f04f 0200 	mov.w	r2, #0
 8006c54:	f04f 0300 	mov.w	r3, #0
 8006c58:	00eb      	lsls	r3, r5, #3
 8006c5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c5e:	00e2      	lsls	r2, r4, #3
 8006c60:	4614      	mov	r4, r2
 8006c62:	461d      	mov	r5, r3
 8006c64:	4643      	mov	r3, r8
 8006c66:	18e3      	adds	r3, r4, r3
 8006c68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c6c:	464b      	mov	r3, r9
 8006c6e:	eb45 0303 	adc.w	r3, r5, r3
 8006c72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c82:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006c86:	f04f 0200 	mov.w	r2, #0
 8006c8a:	f04f 0300 	mov.w	r3, #0
 8006c8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006c92:	4629      	mov	r1, r5
 8006c94:	008b      	lsls	r3, r1, #2
 8006c96:	4621      	mov	r1, r4
 8006c98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c9c:	4621      	mov	r1, r4
 8006c9e:	008a      	lsls	r2, r1, #2
 8006ca0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006ca4:	f7fa f810 	bl	8000cc8 <__aeabi_uldivmod>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	460b      	mov	r3, r1
 8006cac:	4b60      	ldr	r3, [pc, #384]	@ (8006e30 <UART_SetConfig+0x4e4>)
 8006cae:	fba3 2302 	umull	r2, r3, r3, r2
 8006cb2:	095b      	lsrs	r3, r3, #5
 8006cb4:	011c      	lsls	r4, r3, #4
 8006cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006cc0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006cc4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006cc8:	4642      	mov	r2, r8
 8006cca:	464b      	mov	r3, r9
 8006ccc:	1891      	adds	r1, r2, r2
 8006cce:	61b9      	str	r1, [r7, #24]
 8006cd0:	415b      	adcs	r3, r3
 8006cd2:	61fb      	str	r3, [r7, #28]
 8006cd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cd8:	4641      	mov	r1, r8
 8006cda:	1851      	adds	r1, r2, r1
 8006cdc:	6139      	str	r1, [r7, #16]
 8006cde:	4649      	mov	r1, r9
 8006ce0:	414b      	adcs	r3, r1
 8006ce2:	617b      	str	r3, [r7, #20]
 8006ce4:	f04f 0200 	mov.w	r2, #0
 8006ce8:	f04f 0300 	mov.w	r3, #0
 8006cec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006cf0:	4659      	mov	r1, fp
 8006cf2:	00cb      	lsls	r3, r1, #3
 8006cf4:	4651      	mov	r1, sl
 8006cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cfa:	4651      	mov	r1, sl
 8006cfc:	00ca      	lsls	r2, r1, #3
 8006cfe:	4610      	mov	r0, r2
 8006d00:	4619      	mov	r1, r3
 8006d02:	4603      	mov	r3, r0
 8006d04:	4642      	mov	r2, r8
 8006d06:	189b      	adds	r3, r3, r2
 8006d08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d0c:	464b      	mov	r3, r9
 8006d0e:	460a      	mov	r2, r1
 8006d10:	eb42 0303 	adc.w	r3, r2, r3
 8006d14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d22:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006d24:	f04f 0200 	mov.w	r2, #0
 8006d28:	f04f 0300 	mov.w	r3, #0
 8006d2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006d30:	4649      	mov	r1, r9
 8006d32:	008b      	lsls	r3, r1, #2
 8006d34:	4641      	mov	r1, r8
 8006d36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d3a:	4641      	mov	r1, r8
 8006d3c:	008a      	lsls	r2, r1, #2
 8006d3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006d42:	f7f9 ffc1 	bl	8000cc8 <__aeabi_uldivmod>
 8006d46:	4602      	mov	r2, r0
 8006d48:	460b      	mov	r3, r1
 8006d4a:	4611      	mov	r1, r2
 8006d4c:	4b38      	ldr	r3, [pc, #224]	@ (8006e30 <UART_SetConfig+0x4e4>)
 8006d4e:	fba3 2301 	umull	r2, r3, r3, r1
 8006d52:	095b      	lsrs	r3, r3, #5
 8006d54:	2264      	movs	r2, #100	@ 0x64
 8006d56:	fb02 f303 	mul.w	r3, r2, r3
 8006d5a:	1acb      	subs	r3, r1, r3
 8006d5c:	011b      	lsls	r3, r3, #4
 8006d5e:	3332      	adds	r3, #50	@ 0x32
 8006d60:	4a33      	ldr	r2, [pc, #204]	@ (8006e30 <UART_SetConfig+0x4e4>)
 8006d62:	fba2 2303 	umull	r2, r3, r2, r3
 8006d66:	095b      	lsrs	r3, r3, #5
 8006d68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d6c:	441c      	add	r4, r3
 8006d6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d72:	2200      	movs	r2, #0
 8006d74:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d76:	677a      	str	r2, [r7, #116]	@ 0x74
 8006d78:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006d7c:	4642      	mov	r2, r8
 8006d7e:	464b      	mov	r3, r9
 8006d80:	1891      	adds	r1, r2, r2
 8006d82:	60b9      	str	r1, [r7, #8]
 8006d84:	415b      	adcs	r3, r3
 8006d86:	60fb      	str	r3, [r7, #12]
 8006d88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d8c:	4641      	mov	r1, r8
 8006d8e:	1851      	adds	r1, r2, r1
 8006d90:	6039      	str	r1, [r7, #0]
 8006d92:	4649      	mov	r1, r9
 8006d94:	414b      	adcs	r3, r1
 8006d96:	607b      	str	r3, [r7, #4]
 8006d98:	f04f 0200 	mov.w	r2, #0
 8006d9c:	f04f 0300 	mov.w	r3, #0
 8006da0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006da4:	4659      	mov	r1, fp
 8006da6:	00cb      	lsls	r3, r1, #3
 8006da8:	4651      	mov	r1, sl
 8006daa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dae:	4651      	mov	r1, sl
 8006db0:	00ca      	lsls	r2, r1, #3
 8006db2:	4610      	mov	r0, r2
 8006db4:	4619      	mov	r1, r3
 8006db6:	4603      	mov	r3, r0
 8006db8:	4642      	mov	r2, r8
 8006dba:	189b      	adds	r3, r3, r2
 8006dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dbe:	464b      	mov	r3, r9
 8006dc0:	460a      	mov	r2, r1
 8006dc2:	eb42 0303 	adc.w	r3, r2, r3
 8006dc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006dd2:	667a      	str	r2, [r7, #100]	@ 0x64
 8006dd4:	f04f 0200 	mov.w	r2, #0
 8006dd8:	f04f 0300 	mov.w	r3, #0
 8006ddc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006de0:	4649      	mov	r1, r9
 8006de2:	008b      	lsls	r3, r1, #2
 8006de4:	4641      	mov	r1, r8
 8006de6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dea:	4641      	mov	r1, r8
 8006dec:	008a      	lsls	r2, r1, #2
 8006dee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006df2:	f7f9 ff69 	bl	8000cc8 <__aeabi_uldivmod>
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8006e30 <UART_SetConfig+0x4e4>)
 8006dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8006e00:	095b      	lsrs	r3, r3, #5
 8006e02:	2164      	movs	r1, #100	@ 0x64
 8006e04:	fb01 f303 	mul.w	r3, r1, r3
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	011b      	lsls	r3, r3, #4
 8006e0c:	3332      	adds	r3, #50	@ 0x32
 8006e0e:	4a08      	ldr	r2, [pc, #32]	@ (8006e30 <UART_SetConfig+0x4e4>)
 8006e10:	fba2 2303 	umull	r2, r3, r2, r3
 8006e14:	095b      	lsrs	r3, r3, #5
 8006e16:	f003 020f 	and.w	r2, r3, #15
 8006e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4422      	add	r2, r4
 8006e22:	609a      	str	r2, [r3, #8]
}
 8006e24:	bf00      	nop
 8006e26:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e30:	51eb851f 	.word	0x51eb851f

08006e34 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e34:	b084      	sub	sp, #16
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b084      	sub	sp, #16
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
 8006e3e:	f107 001c 	add.w	r0, r7, #28
 8006e42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e46:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d123      	bne.n	8006e96 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e52:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006e62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d105      	bne.n	8006e8a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fa9a 	bl	80073c4 <USB_CoreReset>
 8006e90:	4603      	mov	r3, r0
 8006e92:	73fb      	strb	r3, [r7, #15]
 8006e94:	e01b      	b.n	8006ece <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 fa8e 	bl	80073c4 <USB_CoreReset>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006eac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d106      	bne.n	8006ec2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	639a      	str	r2, [r3, #56]	@ 0x38
 8006ec0:	e005      	b.n	8006ece <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ece:	7fbb      	ldrb	r3, [r7, #30]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d10b      	bne.n	8006eec <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	f043 0206 	orr.w	r2, r3, #6
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	f043 0220 	orr.w	r2, r3, #32
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3710      	adds	r7, #16
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ef8:	b004      	add	sp, #16
 8006efa:	4770      	bx	lr

08006efc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	f023 0201 	bic.w	r2, r3, #1
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	370c      	adds	r7, #12
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b084      	sub	sp, #16
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
 8006f26:	460b      	mov	r3, r1
 8006f28:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	68db      	ldr	r3, [r3, #12]
 8006f32:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006f3a:	78fb      	ldrb	r3, [r7, #3]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d115      	bne.n	8006f6c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f4c:	200a      	movs	r0, #10
 8006f4e:	f7fb fdf1 	bl	8002b34 <HAL_Delay>
      ms += 10U;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	330a      	adds	r3, #10
 8006f56:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 fa25 	bl	80073a8 <USB_GetMode>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d01e      	beq.n	8006fa2 <USB_SetCurrentMode+0x84>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2bc7      	cmp	r3, #199	@ 0xc7
 8006f68:	d9f0      	bls.n	8006f4c <USB_SetCurrentMode+0x2e>
 8006f6a:	e01a      	b.n	8006fa2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006f6c:	78fb      	ldrb	r3, [r7, #3]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d115      	bne.n	8006f9e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f7e:	200a      	movs	r0, #10
 8006f80:	f7fb fdd8 	bl	8002b34 <HAL_Delay>
      ms += 10U;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	330a      	adds	r3, #10
 8006f88:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 fa0c 	bl	80073a8 <USB_GetMode>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d005      	beq.n	8006fa2 <USB_SetCurrentMode+0x84>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2bc7      	cmp	r3, #199	@ 0xc7
 8006f9a:	d9f0      	bls.n	8006f7e <USB_SetCurrentMode+0x60>
 8006f9c:	e001      	b.n	8006fa2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e005      	b.n	8006fae <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2bc8      	cmp	r3, #200	@ 0xc8
 8006fa6:	d101      	bne.n	8006fac <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e000      	b.n	8006fae <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006fac:	2300      	movs	r3, #0
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3710      	adds	r7, #16
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
	...

08006fb8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006fb8:	b084      	sub	sp, #16
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b086      	sub	sp, #24
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
 8006fc2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006fc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	613b      	str	r3, [r7, #16]
 8006fd6:	e009      	b.n	8006fec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	3340      	adds	r3, #64	@ 0x40
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	4413      	add	r3, r2
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	613b      	str	r3, [r7, #16]
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	2b0e      	cmp	r3, #14
 8006ff0:	d9f2      	bls.n	8006fd8 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006ff2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d11c      	bne.n	8007034 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	68fa      	ldr	r2, [r7, #12]
 8007004:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007008:	f043 0302 	orr.w	r3, r3, #2
 800700c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007012:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	601a      	str	r2, [r3, #0]
 8007032:	e005      	b.n	8007040 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007038:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007046:	461a      	mov	r2, r3
 8007048:	2300      	movs	r3, #0
 800704a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800704c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007050:	2b01      	cmp	r3, #1
 8007052:	d10d      	bne.n	8007070 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007054:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007058:	2b00      	cmp	r3, #0
 800705a:	d104      	bne.n	8007066 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800705c:	2100      	movs	r1, #0
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f968 	bl	8007334 <USB_SetDevSpeed>
 8007064:	e008      	b.n	8007078 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007066:	2101      	movs	r1, #1
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 f963 	bl	8007334 <USB_SetDevSpeed>
 800706e:	e003      	b.n	8007078 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007070:	2103      	movs	r1, #3
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 f95e 	bl	8007334 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007078:	2110      	movs	r1, #16
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 f8fa 	bl	8007274 <USB_FlushTxFifo>
 8007080:	4603      	mov	r3, r0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d001      	beq.n	800708a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 f924 	bl	80072d8 <USB_FlushRxFifo>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d001      	beq.n	800709a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070a0:	461a      	mov	r2, r3
 80070a2:	2300      	movs	r3, #0
 80070a4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070ac:	461a      	mov	r2, r3
 80070ae:	2300      	movs	r3, #0
 80070b0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070b8:	461a      	mov	r2, r3
 80070ba:	2300      	movs	r3, #0
 80070bc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070be:	2300      	movs	r3, #0
 80070c0:	613b      	str	r3, [r7, #16]
 80070c2:	e043      	b.n	800714c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	015a      	lsls	r2, r3, #5
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	4413      	add	r3, r2
 80070cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070da:	d118      	bne.n	800710e <USB_DevInit+0x156>
    {
      if (i == 0U)
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d10a      	bne.n	80070f8 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	015a      	lsls	r2, r3, #5
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	4413      	add	r3, r2
 80070ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ee:	461a      	mov	r2, r3
 80070f0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80070f4:	6013      	str	r3, [r2, #0]
 80070f6:	e013      	b.n	8007120 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	015a      	lsls	r2, r3, #5
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	4413      	add	r3, r2
 8007100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007104:	461a      	mov	r2, r3
 8007106:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800710a:	6013      	str	r3, [r2, #0]
 800710c:	e008      	b.n	8007120 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	015a      	lsls	r2, r3, #5
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	4413      	add	r3, r2
 8007116:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800711a:	461a      	mov	r2, r3
 800711c:	2300      	movs	r3, #0
 800711e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	015a      	lsls	r2, r3, #5
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	4413      	add	r3, r2
 8007128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800712c:	461a      	mov	r2, r3
 800712e:	2300      	movs	r3, #0
 8007130:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	015a      	lsls	r2, r3, #5
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	4413      	add	r3, r2
 800713a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800713e:	461a      	mov	r2, r3
 8007140:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007144:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	3301      	adds	r3, #1
 800714a:	613b      	str	r3, [r7, #16]
 800714c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007150:	461a      	mov	r2, r3
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	4293      	cmp	r3, r2
 8007156:	d3b5      	bcc.n	80070c4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007158:	2300      	movs	r3, #0
 800715a:	613b      	str	r3, [r7, #16]
 800715c:	e043      	b.n	80071e6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	015a      	lsls	r2, r3, #5
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	4413      	add	r3, r2
 8007166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007170:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007174:	d118      	bne.n	80071a8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d10a      	bne.n	8007192 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	015a      	lsls	r2, r3, #5
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	4413      	add	r3, r2
 8007184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007188:	461a      	mov	r2, r3
 800718a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800718e:	6013      	str	r3, [r2, #0]
 8007190:	e013      	b.n	80071ba <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	015a      	lsls	r2, r3, #5
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	4413      	add	r3, r2
 800719a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800719e:	461a      	mov	r2, r3
 80071a0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80071a4:	6013      	str	r3, [r2, #0]
 80071a6:	e008      	b.n	80071ba <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	015a      	lsls	r2, r3, #5
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	4413      	add	r3, r2
 80071b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071b4:	461a      	mov	r2, r3
 80071b6:	2300      	movs	r3, #0
 80071b8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	015a      	lsls	r2, r3, #5
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	4413      	add	r3, r2
 80071c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071c6:	461a      	mov	r2, r3
 80071c8:	2300      	movs	r3, #0
 80071ca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	015a      	lsls	r2, r3, #5
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	4413      	add	r3, r2
 80071d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071d8:	461a      	mov	r2, r3
 80071da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80071de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	3301      	adds	r3, #1
 80071e4:	613b      	str	r3, [r7, #16]
 80071e6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80071ea:	461a      	mov	r2, r3
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d3b5      	bcc.n	800715e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007200:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007204:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007212:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007214:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007218:	2b00      	cmp	r3, #0
 800721a:	d105      	bne.n	8007228 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	699b      	ldr	r3, [r3, #24]
 8007220:	f043 0210 	orr.w	r2, r3, #16
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	699a      	ldr	r2, [r3, #24]
 800722c:	4b10      	ldr	r3, [pc, #64]	@ (8007270 <USB_DevInit+0x2b8>)
 800722e:	4313      	orrs	r3, r2
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007234:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007238:	2b00      	cmp	r3, #0
 800723a:	d005      	beq.n	8007248 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	699b      	ldr	r3, [r3, #24]
 8007240:	f043 0208 	orr.w	r2, r3, #8
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007248:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800724c:	2b01      	cmp	r3, #1
 800724e:	d107      	bne.n	8007260 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	699b      	ldr	r3, [r3, #24]
 8007254:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007258:	f043 0304 	orr.w	r3, r3, #4
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007260:	7dfb      	ldrb	r3, [r7, #23]
}
 8007262:	4618      	mov	r0, r3
 8007264:	3718      	adds	r7, #24
 8007266:	46bd      	mov	sp, r7
 8007268:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800726c:	b004      	add	sp, #16
 800726e:	4770      	bx	lr
 8007270:	803c3800 	.word	0x803c3800

08007274 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800727e:	2300      	movs	r3, #0
 8007280:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	3301      	adds	r3, #1
 8007286:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800728e:	d901      	bls.n	8007294 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e01b      	b.n	80072cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	691b      	ldr	r3, [r3, #16]
 8007298:	2b00      	cmp	r3, #0
 800729a:	daf2      	bge.n	8007282 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800729c:	2300      	movs	r3, #0
 800729e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	019b      	lsls	r3, r3, #6
 80072a4:	f043 0220 	orr.w	r2, r3, #32
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	3301      	adds	r3, #1
 80072b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072b8:	d901      	bls.n	80072be <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e006      	b.n	80072cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	f003 0320 	and.w	r3, r3, #32
 80072c6:	2b20      	cmp	r3, #32
 80072c8:	d0f0      	beq.n	80072ac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80072d8:	b480      	push	{r7}
 80072da:	b085      	sub	sp, #20
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072e0:	2300      	movs	r3, #0
 80072e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	3301      	adds	r3, #1
 80072e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072f0:	d901      	bls.n	80072f6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e018      	b.n	8007328 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	daf2      	bge.n	80072e4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80072fe:	2300      	movs	r3, #0
 8007300:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2210      	movs	r2, #16
 8007306:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	3301      	adds	r3, #1
 800730c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007314:	d901      	bls.n	800731a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007316:	2303      	movs	r3, #3
 8007318:	e006      	b.n	8007328 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	f003 0310 	and.w	r3, r3, #16
 8007322:	2b10      	cmp	r3, #16
 8007324:	d0f0      	beq.n	8007308 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007326:	2300      	movs	r3, #0
}
 8007328:	4618      	mov	r0, r3
 800732a:	3714      	adds	r7, #20
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007334:	b480      	push	{r7}
 8007336:	b085      	sub	sp, #20
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	460b      	mov	r3, r1
 800733e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	78fb      	ldrb	r3, [r7, #3]
 800734e:	68f9      	ldr	r1, [r7, #12]
 8007350:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007354:	4313      	orrs	r3, r2
 8007356:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3714      	adds	r7, #20
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr

08007366 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007366:	b480      	push	{r7}
 8007368:	b085      	sub	sp, #20
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007380:	f023 0303 	bic.w	r3, r3, #3
 8007384:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	68fa      	ldr	r2, [r7, #12]
 8007390:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007394:	f043 0302 	orr.w	r3, r3, #2
 8007398:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	4618      	mov	r0, r3
 800739e:	3714      	adds	r7, #20
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	695b      	ldr	r3, [r3, #20]
 80073b4:	f003 0301 	and.w	r3, r3, #1
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b085      	sub	sp, #20
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073cc:	2300      	movs	r3, #0
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	3301      	adds	r3, #1
 80073d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073dc:	d901      	bls.n	80073e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80073de:	2303      	movs	r3, #3
 80073e0:	e01b      	b.n	800741a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	daf2      	bge.n	80073d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80073ea:	2300      	movs	r3, #0
 80073ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	691b      	ldr	r3, [r3, #16]
 80073f2:	f043 0201 	orr.w	r2, r3, #1
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	3301      	adds	r3, #1
 80073fe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007406:	d901      	bls.n	800740c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007408:	2303      	movs	r3, #3
 800740a:	e006      	b.n	800741a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	691b      	ldr	r3, [r3, #16]
 8007410:	f003 0301 	and.w	r3, r3, #1
 8007414:	2b01      	cmp	r3, #1
 8007416:	d0f0      	beq.n	80073fa <USB_CoreReset+0x36>

  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3714      	adds	r7, #20
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr

08007426 <atof>:
 8007426:	2100      	movs	r1, #0
 8007428:	f000 be06 	b.w	8008038 <strtod>

0800742c <atoi>:
 800742c:	220a      	movs	r2, #10
 800742e:	2100      	movs	r1, #0
 8007430:	f000 be88 	b.w	8008144 <strtol>

08007434 <sulp>:
 8007434:	b570      	push	{r4, r5, r6, lr}
 8007436:	4604      	mov	r4, r0
 8007438:	460d      	mov	r5, r1
 800743a:	ec45 4b10 	vmov	d0, r4, r5
 800743e:	4616      	mov	r6, r2
 8007440:	f003 fad2 	bl	800a9e8 <__ulp>
 8007444:	ec51 0b10 	vmov	r0, r1, d0
 8007448:	b17e      	cbz	r6, 800746a <sulp+0x36>
 800744a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800744e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007452:	2b00      	cmp	r3, #0
 8007454:	dd09      	ble.n	800746a <sulp+0x36>
 8007456:	051b      	lsls	r3, r3, #20
 8007458:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800745c:	2400      	movs	r4, #0
 800745e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007462:	4622      	mov	r2, r4
 8007464:	462b      	mov	r3, r5
 8007466:	f7f9 f8e7 	bl	8000638 <__aeabi_dmul>
 800746a:	ec41 0b10 	vmov	d0, r0, r1
 800746e:	bd70      	pop	{r4, r5, r6, pc}

08007470 <_strtod_l>:
 8007470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007474:	b09f      	sub	sp, #124	@ 0x7c
 8007476:	460c      	mov	r4, r1
 8007478:	9217      	str	r2, [sp, #92]	@ 0x5c
 800747a:	2200      	movs	r2, #0
 800747c:	921a      	str	r2, [sp, #104]	@ 0x68
 800747e:	9005      	str	r0, [sp, #20]
 8007480:	f04f 0a00 	mov.w	sl, #0
 8007484:	f04f 0b00 	mov.w	fp, #0
 8007488:	460a      	mov	r2, r1
 800748a:	9219      	str	r2, [sp, #100]	@ 0x64
 800748c:	7811      	ldrb	r1, [r2, #0]
 800748e:	292b      	cmp	r1, #43	@ 0x2b
 8007490:	d04a      	beq.n	8007528 <_strtod_l+0xb8>
 8007492:	d838      	bhi.n	8007506 <_strtod_l+0x96>
 8007494:	290d      	cmp	r1, #13
 8007496:	d832      	bhi.n	80074fe <_strtod_l+0x8e>
 8007498:	2908      	cmp	r1, #8
 800749a:	d832      	bhi.n	8007502 <_strtod_l+0x92>
 800749c:	2900      	cmp	r1, #0
 800749e:	d03b      	beq.n	8007518 <_strtod_l+0xa8>
 80074a0:	2200      	movs	r2, #0
 80074a2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80074a4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80074a6:	782a      	ldrb	r2, [r5, #0]
 80074a8:	2a30      	cmp	r2, #48	@ 0x30
 80074aa:	f040 80b3 	bne.w	8007614 <_strtod_l+0x1a4>
 80074ae:	786a      	ldrb	r2, [r5, #1]
 80074b0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80074b4:	2a58      	cmp	r2, #88	@ 0x58
 80074b6:	d16e      	bne.n	8007596 <_strtod_l+0x126>
 80074b8:	9302      	str	r3, [sp, #8]
 80074ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074bc:	9301      	str	r3, [sp, #4]
 80074be:	ab1a      	add	r3, sp, #104	@ 0x68
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	4a8e      	ldr	r2, [pc, #568]	@ (80076fc <_strtod_l+0x28c>)
 80074c4:	9805      	ldr	r0, [sp, #20]
 80074c6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80074c8:	a919      	add	r1, sp, #100	@ 0x64
 80074ca:	f002 fb7f 	bl	8009bcc <__gethex>
 80074ce:	f010 060f 	ands.w	r6, r0, #15
 80074d2:	4604      	mov	r4, r0
 80074d4:	d005      	beq.n	80074e2 <_strtod_l+0x72>
 80074d6:	2e06      	cmp	r6, #6
 80074d8:	d128      	bne.n	800752c <_strtod_l+0xbc>
 80074da:	3501      	adds	r5, #1
 80074dc:	2300      	movs	r3, #0
 80074de:	9519      	str	r5, [sp, #100]	@ 0x64
 80074e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f040 858e 	bne.w	8008006 <_strtod_l+0xb96>
 80074ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074ec:	b1cb      	cbz	r3, 8007522 <_strtod_l+0xb2>
 80074ee:	4652      	mov	r2, sl
 80074f0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80074f4:	ec43 2b10 	vmov	d0, r2, r3
 80074f8:	b01f      	add	sp, #124	@ 0x7c
 80074fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074fe:	2920      	cmp	r1, #32
 8007500:	d1ce      	bne.n	80074a0 <_strtod_l+0x30>
 8007502:	3201      	adds	r2, #1
 8007504:	e7c1      	b.n	800748a <_strtod_l+0x1a>
 8007506:	292d      	cmp	r1, #45	@ 0x2d
 8007508:	d1ca      	bne.n	80074a0 <_strtod_l+0x30>
 800750a:	2101      	movs	r1, #1
 800750c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800750e:	1c51      	adds	r1, r2, #1
 8007510:	9119      	str	r1, [sp, #100]	@ 0x64
 8007512:	7852      	ldrb	r2, [r2, #1]
 8007514:	2a00      	cmp	r2, #0
 8007516:	d1c5      	bne.n	80074a4 <_strtod_l+0x34>
 8007518:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800751a:	9419      	str	r4, [sp, #100]	@ 0x64
 800751c:	2b00      	cmp	r3, #0
 800751e:	f040 8570 	bne.w	8008002 <_strtod_l+0xb92>
 8007522:	4652      	mov	r2, sl
 8007524:	465b      	mov	r3, fp
 8007526:	e7e5      	b.n	80074f4 <_strtod_l+0x84>
 8007528:	2100      	movs	r1, #0
 800752a:	e7ef      	b.n	800750c <_strtod_l+0x9c>
 800752c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800752e:	b13a      	cbz	r2, 8007540 <_strtod_l+0xd0>
 8007530:	2135      	movs	r1, #53	@ 0x35
 8007532:	a81c      	add	r0, sp, #112	@ 0x70
 8007534:	f003 fb52 	bl	800abdc <__copybits>
 8007538:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800753a:	9805      	ldr	r0, [sp, #20]
 800753c:	f002 ff20 	bl	800a380 <_Bfree>
 8007540:	3e01      	subs	r6, #1
 8007542:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007544:	2e04      	cmp	r6, #4
 8007546:	d806      	bhi.n	8007556 <_strtod_l+0xe6>
 8007548:	e8df f006 	tbb	[pc, r6]
 800754c:	201d0314 	.word	0x201d0314
 8007550:	14          	.byte	0x14
 8007551:	00          	.byte	0x00
 8007552:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007556:	05e1      	lsls	r1, r4, #23
 8007558:	bf48      	it	mi
 800755a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800755e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007562:	0d1b      	lsrs	r3, r3, #20
 8007564:	051b      	lsls	r3, r3, #20
 8007566:	2b00      	cmp	r3, #0
 8007568:	d1bb      	bne.n	80074e2 <_strtod_l+0x72>
 800756a:	f001 fbeb 	bl	8008d44 <__errno>
 800756e:	2322      	movs	r3, #34	@ 0x22
 8007570:	6003      	str	r3, [r0, #0]
 8007572:	e7b6      	b.n	80074e2 <_strtod_l+0x72>
 8007574:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007578:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800757c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007580:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007584:	e7e7      	b.n	8007556 <_strtod_l+0xe6>
 8007586:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007704 <_strtod_l+0x294>
 800758a:	e7e4      	b.n	8007556 <_strtod_l+0xe6>
 800758c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007590:	f04f 3aff 	mov.w	sl, #4294967295
 8007594:	e7df      	b.n	8007556 <_strtod_l+0xe6>
 8007596:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007598:	1c5a      	adds	r2, r3, #1
 800759a:	9219      	str	r2, [sp, #100]	@ 0x64
 800759c:	785b      	ldrb	r3, [r3, #1]
 800759e:	2b30      	cmp	r3, #48	@ 0x30
 80075a0:	d0f9      	beq.n	8007596 <_strtod_l+0x126>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d09d      	beq.n	80074e2 <_strtod_l+0x72>
 80075a6:	2301      	movs	r3, #1
 80075a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80075aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075ac:	930c      	str	r3, [sp, #48]	@ 0x30
 80075ae:	2300      	movs	r3, #0
 80075b0:	9308      	str	r3, [sp, #32]
 80075b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80075b4:	461f      	mov	r7, r3
 80075b6:	220a      	movs	r2, #10
 80075b8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80075ba:	7805      	ldrb	r5, [r0, #0]
 80075bc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80075c0:	b2d9      	uxtb	r1, r3
 80075c2:	2909      	cmp	r1, #9
 80075c4:	d928      	bls.n	8007618 <_strtod_l+0x1a8>
 80075c6:	494e      	ldr	r1, [pc, #312]	@ (8007700 <_strtod_l+0x290>)
 80075c8:	2201      	movs	r2, #1
 80075ca:	f001 fb5e 	bl	8008c8a <strncmp>
 80075ce:	2800      	cmp	r0, #0
 80075d0:	d032      	beq.n	8007638 <_strtod_l+0x1c8>
 80075d2:	2000      	movs	r0, #0
 80075d4:	462a      	mov	r2, r5
 80075d6:	4681      	mov	r9, r0
 80075d8:	463d      	mov	r5, r7
 80075da:	4603      	mov	r3, r0
 80075dc:	2a65      	cmp	r2, #101	@ 0x65
 80075de:	d001      	beq.n	80075e4 <_strtod_l+0x174>
 80075e0:	2a45      	cmp	r2, #69	@ 0x45
 80075e2:	d114      	bne.n	800760e <_strtod_l+0x19e>
 80075e4:	b91d      	cbnz	r5, 80075ee <_strtod_l+0x17e>
 80075e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075e8:	4302      	orrs	r2, r0
 80075ea:	d095      	beq.n	8007518 <_strtod_l+0xa8>
 80075ec:	2500      	movs	r5, #0
 80075ee:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80075f0:	1c62      	adds	r2, r4, #1
 80075f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80075f4:	7862      	ldrb	r2, [r4, #1]
 80075f6:	2a2b      	cmp	r2, #43	@ 0x2b
 80075f8:	d077      	beq.n	80076ea <_strtod_l+0x27a>
 80075fa:	2a2d      	cmp	r2, #45	@ 0x2d
 80075fc:	d07b      	beq.n	80076f6 <_strtod_l+0x286>
 80075fe:	f04f 0c00 	mov.w	ip, #0
 8007602:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007606:	2909      	cmp	r1, #9
 8007608:	f240 8082 	bls.w	8007710 <_strtod_l+0x2a0>
 800760c:	9419      	str	r4, [sp, #100]	@ 0x64
 800760e:	f04f 0800 	mov.w	r8, #0
 8007612:	e0a2      	b.n	800775a <_strtod_l+0x2ea>
 8007614:	2300      	movs	r3, #0
 8007616:	e7c7      	b.n	80075a8 <_strtod_l+0x138>
 8007618:	2f08      	cmp	r7, #8
 800761a:	bfd5      	itete	le
 800761c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800761e:	9908      	ldrgt	r1, [sp, #32]
 8007620:	fb02 3301 	mlale	r3, r2, r1, r3
 8007624:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007628:	f100 0001 	add.w	r0, r0, #1
 800762c:	bfd4      	ite	le
 800762e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007630:	9308      	strgt	r3, [sp, #32]
 8007632:	3701      	adds	r7, #1
 8007634:	9019      	str	r0, [sp, #100]	@ 0x64
 8007636:	e7bf      	b.n	80075b8 <_strtod_l+0x148>
 8007638:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800763a:	1c5a      	adds	r2, r3, #1
 800763c:	9219      	str	r2, [sp, #100]	@ 0x64
 800763e:	785a      	ldrb	r2, [r3, #1]
 8007640:	b37f      	cbz	r7, 80076a2 <_strtod_l+0x232>
 8007642:	4681      	mov	r9, r0
 8007644:	463d      	mov	r5, r7
 8007646:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800764a:	2b09      	cmp	r3, #9
 800764c:	d912      	bls.n	8007674 <_strtod_l+0x204>
 800764e:	2301      	movs	r3, #1
 8007650:	e7c4      	b.n	80075dc <_strtod_l+0x16c>
 8007652:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007654:	1c5a      	adds	r2, r3, #1
 8007656:	9219      	str	r2, [sp, #100]	@ 0x64
 8007658:	785a      	ldrb	r2, [r3, #1]
 800765a:	3001      	adds	r0, #1
 800765c:	2a30      	cmp	r2, #48	@ 0x30
 800765e:	d0f8      	beq.n	8007652 <_strtod_l+0x1e2>
 8007660:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007664:	2b08      	cmp	r3, #8
 8007666:	f200 84d3 	bhi.w	8008010 <_strtod_l+0xba0>
 800766a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800766c:	930c      	str	r3, [sp, #48]	@ 0x30
 800766e:	4681      	mov	r9, r0
 8007670:	2000      	movs	r0, #0
 8007672:	4605      	mov	r5, r0
 8007674:	3a30      	subs	r2, #48	@ 0x30
 8007676:	f100 0301 	add.w	r3, r0, #1
 800767a:	d02a      	beq.n	80076d2 <_strtod_l+0x262>
 800767c:	4499      	add	r9, r3
 800767e:	eb00 0c05 	add.w	ip, r0, r5
 8007682:	462b      	mov	r3, r5
 8007684:	210a      	movs	r1, #10
 8007686:	4563      	cmp	r3, ip
 8007688:	d10d      	bne.n	80076a6 <_strtod_l+0x236>
 800768a:	1c69      	adds	r1, r5, #1
 800768c:	4401      	add	r1, r0
 800768e:	4428      	add	r0, r5
 8007690:	2808      	cmp	r0, #8
 8007692:	dc16      	bgt.n	80076c2 <_strtod_l+0x252>
 8007694:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007696:	230a      	movs	r3, #10
 8007698:	fb03 2300 	mla	r3, r3, r0, r2
 800769c:	930a      	str	r3, [sp, #40]	@ 0x28
 800769e:	2300      	movs	r3, #0
 80076a0:	e018      	b.n	80076d4 <_strtod_l+0x264>
 80076a2:	4638      	mov	r0, r7
 80076a4:	e7da      	b.n	800765c <_strtod_l+0x1ec>
 80076a6:	2b08      	cmp	r3, #8
 80076a8:	f103 0301 	add.w	r3, r3, #1
 80076ac:	dc03      	bgt.n	80076b6 <_strtod_l+0x246>
 80076ae:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80076b0:	434e      	muls	r6, r1
 80076b2:	960a      	str	r6, [sp, #40]	@ 0x28
 80076b4:	e7e7      	b.n	8007686 <_strtod_l+0x216>
 80076b6:	2b10      	cmp	r3, #16
 80076b8:	bfde      	ittt	le
 80076ba:	9e08      	ldrle	r6, [sp, #32]
 80076bc:	434e      	mulle	r6, r1
 80076be:	9608      	strle	r6, [sp, #32]
 80076c0:	e7e1      	b.n	8007686 <_strtod_l+0x216>
 80076c2:	280f      	cmp	r0, #15
 80076c4:	dceb      	bgt.n	800769e <_strtod_l+0x22e>
 80076c6:	9808      	ldr	r0, [sp, #32]
 80076c8:	230a      	movs	r3, #10
 80076ca:	fb03 2300 	mla	r3, r3, r0, r2
 80076ce:	9308      	str	r3, [sp, #32]
 80076d0:	e7e5      	b.n	800769e <_strtod_l+0x22e>
 80076d2:	4629      	mov	r1, r5
 80076d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80076d6:	1c50      	adds	r0, r2, #1
 80076d8:	9019      	str	r0, [sp, #100]	@ 0x64
 80076da:	7852      	ldrb	r2, [r2, #1]
 80076dc:	4618      	mov	r0, r3
 80076de:	460d      	mov	r5, r1
 80076e0:	e7b1      	b.n	8007646 <_strtod_l+0x1d6>
 80076e2:	f04f 0900 	mov.w	r9, #0
 80076e6:	2301      	movs	r3, #1
 80076e8:	e77d      	b.n	80075e6 <_strtod_l+0x176>
 80076ea:	f04f 0c00 	mov.w	ip, #0
 80076ee:	1ca2      	adds	r2, r4, #2
 80076f0:	9219      	str	r2, [sp, #100]	@ 0x64
 80076f2:	78a2      	ldrb	r2, [r4, #2]
 80076f4:	e785      	b.n	8007602 <_strtod_l+0x192>
 80076f6:	f04f 0c01 	mov.w	ip, #1
 80076fa:	e7f8      	b.n	80076ee <_strtod_l+0x27e>
 80076fc:	0800c11c 	.word	0x0800c11c
 8007700:	0800c104 	.word	0x0800c104
 8007704:	7ff00000 	.word	0x7ff00000
 8007708:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800770a:	1c51      	adds	r1, r2, #1
 800770c:	9119      	str	r1, [sp, #100]	@ 0x64
 800770e:	7852      	ldrb	r2, [r2, #1]
 8007710:	2a30      	cmp	r2, #48	@ 0x30
 8007712:	d0f9      	beq.n	8007708 <_strtod_l+0x298>
 8007714:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007718:	2908      	cmp	r1, #8
 800771a:	f63f af78 	bhi.w	800760e <_strtod_l+0x19e>
 800771e:	3a30      	subs	r2, #48	@ 0x30
 8007720:	920e      	str	r2, [sp, #56]	@ 0x38
 8007722:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007724:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007726:	f04f 080a 	mov.w	r8, #10
 800772a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800772c:	1c56      	adds	r6, r2, #1
 800772e:	9619      	str	r6, [sp, #100]	@ 0x64
 8007730:	7852      	ldrb	r2, [r2, #1]
 8007732:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007736:	f1be 0f09 	cmp.w	lr, #9
 800773a:	d939      	bls.n	80077b0 <_strtod_l+0x340>
 800773c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800773e:	1a76      	subs	r6, r6, r1
 8007740:	2e08      	cmp	r6, #8
 8007742:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007746:	dc03      	bgt.n	8007750 <_strtod_l+0x2e0>
 8007748:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800774a:	4588      	cmp	r8, r1
 800774c:	bfa8      	it	ge
 800774e:	4688      	movge	r8, r1
 8007750:	f1bc 0f00 	cmp.w	ip, #0
 8007754:	d001      	beq.n	800775a <_strtod_l+0x2ea>
 8007756:	f1c8 0800 	rsb	r8, r8, #0
 800775a:	2d00      	cmp	r5, #0
 800775c:	d14e      	bne.n	80077fc <_strtod_l+0x38c>
 800775e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007760:	4308      	orrs	r0, r1
 8007762:	f47f aebe 	bne.w	80074e2 <_strtod_l+0x72>
 8007766:	2b00      	cmp	r3, #0
 8007768:	f47f aed6 	bne.w	8007518 <_strtod_l+0xa8>
 800776c:	2a69      	cmp	r2, #105	@ 0x69
 800776e:	d028      	beq.n	80077c2 <_strtod_l+0x352>
 8007770:	dc25      	bgt.n	80077be <_strtod_l+0x34e>
 8007772:	2a49      	cmp	r2, #73	@ 0x49
 8007774:	d025      	beq.n	80077c2 <_strtod_l+0x352>
 8007776:	2a4e      	cmp	r2, #78	@ 0x4e
 8007778:	f47f aece 	bne.w	8007518 <_strtod_l+0xa8>
 800777c:	499b      	ldr	r1, [pc, #620]	@ (80079ec <_strtod_l+0x57c>)
 800777e:	a819      	add	r0, sp, #100	@ 0x64
 8007780:	f002 fc46 	bl	800a010 <__match>
 8007784:	2800      	cmp	r0, #0
 8007786:	f43f aec7 	beq.w	8007518 <_strtod_l+0xa8>
 800778a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	2b28      	cmp	r3, #40	@ 0x28
 8007790:	d12e      	bne.n	80077f0 <_strtod_l+0x380>
 8007792:	4997      	ldr	r1, [pc, #604]	@ (80079f0 <_strtod_l+0x580>)
 8007794:	aa1c      	add	r2, sp, #112	@ 0x70
 8007796:	a819      	add	r0, sp, #100	@ 0x64
 8007798:	f002 fc4e 	bl	800a038 <__hexnan>
 800779c:	2805      	cmp	r0, #5
 800779e:	d127      	bne.n	80077f0 <_strtod_l+0x380>
 80077a0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80077a2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80077a6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80077aa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80077ae:	e698      	b.n	80074e2 <_strtod_l+0x72>
 80077b0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80077b2:	fb08 2101 	mla	r1, r8, r1, r2
 80077b6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80077ba:	920e      	str	r2, [sp, #56]	@ 0x38
 80077bc:	e7b5      	b.n	800772a <_strtod_l+0x2ba>
 80077be:	2a6e      	cmp	r2, #110	@ 0x6e
 80077c0:	e7da      	b.n	8007778 <_strtod_l+0x308>
 80077c2:	498c      	ldr	r1, [pc, #560]	@ (80079f4 <_strtod_l+0x584>)
 80077c4:	a819      	add	r0, sp, #100	@ 0x64
 80077c6:	f002 fc23 	bl	800a010 <__match>
 80077ca:	2800      	cmp	r0, #0
 80077cc:	f43f aea4 	beq.w	8007518 <_strtod_l+0xa8>
 80077d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077d2:	4989      	ldr	r1, [pc, #548]	@ (80079f8 <_strtod_l+0x588>)
 80077d4:	3b01      	subs	r3, #1
 80077d6:	a819      	add	r0, sp, #100	@ 0x64
 80077d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80077da:	f002 fc19 	bl	800a010 <__match>
 80077de:	b910      	cbnz	r0, 80077e6 <_strtod_l+0x376>
 80077e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077e2:	3301      	adds	r3, #1
 80077e4:	9319      	str	r3, [sp, #100]	@ 0x64
 80077e6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007a08 <_strtod_l+0x598>
 80077ea:	f04f 0a00 	mov.w	sl, #0
 80077ee:	e678      	b.n	80074e2 <_strtod_l+0x72>
 80077f0:	4882      	ldr	r0, [pc, #520]	@ (80079fc <_strtod_l+0x58c>)
 80077f2:	f001 fae5 	bl	8008dc0 <nan>
 80077f6:	ec5b ab10 	vmov	sl, fp, d0
 80077fa:	e672      	b.n	80074e2 <_strtod_l+0x72>
 80077fc:	eba8 0309 	sub.w	r3, r8, r9
 8007800:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007802:	9309      	str	r3, [sp, #36]	@ 0x24
 8007804:	2f00      	cmp	r7, #0
 8007806:	bf08      	it	eq
 8007808:	462f      	moveq	r7, r5
 800780a:	2d10      	cmp	r5, #16
 800780c:	462c      	mov	r4, r5
 800780e:	bfa8      	it	ge
 8007810:	2410      	movge	r4, #16
 8007812:	f7f8 fe97 	bl	8000544 <__aeabi_ui2d>
 8007816:	2d09      	cmp	r5, #9
 8007818:	4682      	mov	sl, r0
 800781a:	468b      	mov	fp, r1
 800781c:	dc13      	bgt.n	8007846 <_strtod_l+0x3d6>
 800781e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007820:	2b00      	cmp	r3, #0
 8007822:	f43f ae5e 	beq.w	80074e2 <_strtod_l+0x72>
 8007826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007828:	dd78      	ble.n	800791c <_strtod_l+0x4ac>
 800782a:	2b16      	cmp	r3, #22
 800782c:	dc5f      	bgt.n	80078ee <_strtod_l+0x47e>
 800782e:	4974      	ldr	r1, [pc, #464]	@ (8007a00 <_strtod_l+0x590>)
 8007830:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007834:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007838:	4652      	mov	r2, sl
 800783a:	465b      	mov	r3, fp
 800783c:	f7f8 fefc 	bl	8000638 <__aeabi_dmul>
 8007840:	4682      	mov	sl, r0
 8007842:	468b      	mov	fp, r1
 8007844:	e64d      	b.n	80074e2 <_strtod_l+0x72>
 8007846:	4b6e      	ldr	r3, [pc, #440]	@ (8007a00 <_strtod_l+0x590>)
 8007848:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800784c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007850:	f7f8 fef2 	bl	8000638 <__aeabi_dmul>
 8007854:	4682      	mov	sl, r0
 8007856:	9808      	ldr	r0, [sp, #32]
 8007858:	468b      	mov	fp, r1
 800785a:	f7f8 fe73 	bl	8000544 <__aeabi_ui2d>
 800785e:	4602      	mov	r2, r0
 8007860:	460b      	mov	r3, r1
 8007862:	4650      	mov	r0, sl
 8007864:	4659      	mov	r1, fp
 8007866:	f7f8 fd31 	bl	80002cc <__adddf3>
 800786a:	2d0f      	cmp	r5, #15
 800786c:	4682      	mov	sl, r0
 800786e:	468b      	mov	fp, r1
 8007870:	ddd5      	ble.n	800781e <_strtod_l+0x3ae>
 8007872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007874:	1b2c      	subs	r4, r5, r4
 8007876:	441c      	add	r4, r3
 8007878:	2c00      	cmp	r4, #0
 800787a:	f340 8096 	ble.w	80079aa <_strtod_l+0x53a>
 800787e:	f014 030f 	ands.w	r3, r4, #15
 8007882:	d00a      	beq.n	800789a <_strtod_l+0x42a>
 8007884:	495e      	ldr	r1, [pc, #376]	@ (8007a00 <_strtod_l+0x590>)
 8007886:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800788a:	4652      	mov	r2, sl
 800788c:	465b      	mov	r3, fp
 800788e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007892:	f7f8 fed1 	bl	8000638 <__aeabi_dmul>
 8007896:	4682      	mov	sl, r0
 8007898:	468b      	mov	fp, r1
 800789a:	f034 040f 	bics.w	r4, r4, #15
 800789e:	d073      	beq.n	8007988 <_strtod_l+0x518>
 80078a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80078a4:	dd48      	ble.n	8007938 <_strtod_l+0x4c8>
 80078a6:	2400      	movs	r4, #0
 80078a8:	46a0      	mov	r8, r4
 80078aa:	940a      	str	r4, [sp, #40]	@ 0x28
 80078ac:	46a1      	mov	r9, r4
 80078ae:	9a05      	ldr	r2, [sp, #20]
 80078b0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007a08 <_strtod_l+0x598>
 80078b4:	2322      	movs	r3, #34	@ 0x22
 80078b6:	6013      	str	r3, [r2, #0]
 80078b8:	f04f 0a00 	mov.w	sl, #0
 80078bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f43f ae0f 	beq.w	80074e2 <_strtod_l+0x72>
 80078c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80078c6:	9805      	ldr	r0, [sp, #20]
 80078c8:	f002 fd5a 	bl	800a380 <_Bfree>
 80078cc:	9805      	ldr	r0, [sp, #20]
 80078ce:	4649      	mov	r1, r9
 80078d0:	f002 fd56 	bl	800a380 <_Bfree>
 80078d4:	9805      	ldr	r0, [sp, #20]
 80078d6:	4641      	mov	r1, r8
 80078d8:	f002 fd52 	bl	800a380 <_Bfree>
 80078dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80078de:	9805      	ldr	r0, [sp, #20]
 80078e0:	f002 fd4e 	bl	800a380 <_Bfree>
 80078e4:	9805      	ldr	r0, [sp, #20]
 80078e6:	4621      	mov	r1, r4
 80078e8:	f002 fd4a 	bl	800a380 <_Bfree>
 80078ec:	e5f9      	b.n	80074e2 <_strtod_l+0x72>
 80078ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80078f4:	4293      	cmp	r3, r2
 80078f6:	dbbc      	blt.n	8007872 <_strtod_l+0x402>
 80078f8:	4c41      	ldr	r4, [pc, #260]	@ (8007a00 <_strtod_l+0x590>)
 80078fa:	f1c5 050f 	rsb	r5, r5, #15
 80078fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007902:	4652      	mov	r2, sl
 8007904:	465b      	mov	r3, fp
 8007906:	e9d1 0100 	ldrd	r0, r1, [r1]
 800790a:	f7f8 fe95 	bl	8000638 <__aeabi_dmul>
 800790e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007910:	1b5d      	subs	r5, r3, r5
 8007912:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007916:	e9d4 2300 	ldrd	r2, r3, [r4]
 800791a:	e78f      	b.n	800783c <_strtod_l+0x3cc>
 800791c:	3316      	adds	r3, #22
 800791e:	dba8      	blt.n	8007872 <_strtod_l+0x402>
 8007920:	4b37      	ldr	r3, [pc, #220]	@ (8007a00 <_strtod_l+0x590>)
 8007922:	eba9 0808 	sub.w	r8, r9, r8
 8007926:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800792a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800792e:	4650      	mov	r0, sl
 8007930:	4659      	mov	r1, fp
 8007932:	f7f8 ffab 	bl	800088c <__aeabi_ddiv>
 8007936:	e783      	b.n	8007840 <_strtod_l+0x3d0>
 8007938:	4b32      	ldr	r3, [pc, #200]	@ (8007a04 <_strtod_l+0x594>)
 800793a:	9308      	str	r3, [sp, #32]
 800793c:	2300      	movs	r3, #0
 800793e:	1124      	asrs	r4, r4, #4
 8007940:	4650      	mov	r0, sl
 8007942:	4659      	mov	r1, fp
 8007944:	461e      	mov	r6, r3
 8007946:	2c01      	cmp	r4, #1
 8007948:	dc21      	bgt.n	800798e <_strtod_l+0x51e>
 800794a:	b10b      	cbz	r3, 8007950 <_strtod_l+0x4e0>
 800794c:	4682      	mov	sl, r0
 800794e:	468b      	mov	fp, r1
 8007950:	492c      	ldr	r1, [pc, #176]	@ (8007a04 <_strtod_l+0x594>)
 8007952:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007956:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800795a:	4652      	mov	r2, sl
 800795c:	465b      	mov	r3, fp
 800795e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007962:	f7f8 fe69 	bl	8000638 <__aeabi_dmul>
 8007966:	4b28      	ldr	r3, [pc, #160]	@ (8007a08 <_strtod_l+0x598>)
 8007968:	460a      	mov	r2, r1
 800796a:	400b      	ands	r3, r1
 800796c:	4927      	ldr	r1, [pc, #156]	@ (8007a0c <_strtod_l+0x59c>)
 800796e:	428b      	cmp	r3, r1
 8007970:	4682      	mov	sl, r0
 8007972:	d898      	bhi.n	80078a6 <_strtod_l+0x436>
 8007974:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007978:	428b      	cmp	r3, r1
 800797a:	bf86      	itte	hi
 800797c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007a10 <_strtod_l+0x5a0>
 8007980:	f04f 3aff 	movhi.w	sl, #4294967295
 8007984:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007988:	2300      	movs	r3, #0
 800798a:	9308      	str	r3, [sp, #32]
 800798c:	e07a      	b.n	8007a84 <_strtod_l+0x614>
 800798e:	07e2      	lsls	r2, r4, #31
 8007990:	d505      	bpl.n	800799e <_strtod_l+0x52e>
 8007992:	9b08      	ldr	r3, [sp, #32]
 8007994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007998:	f7f8 fe4e 	bl	8000638 <__aeabi_dmul>
 800799c:	2301      	movs	r3, #1
 800799e:	9a08      	ldr	r2, [sp, #32]
 80079a0:	3208      	adds	r2, #8
 80079a2:	3601      	adds	r6, #1
 80079a4:	1064      	asrs	r4, r4, #1
 80079a6:	9208      	str	r2, [sp, #32]
 80079a8:	e7cd      	b.n	8007946 <_strtod_l+0x4d6>
 80079aa:	d0ed      	beq.n	8007988 <_strtod_l+0x518>
 80079ac:	4264      	negs	r4, r4
 80079ae:	f014 020f 	ands.w	r2, r4, #15
 80079b2:	d00a      	beq.n	80079ca <_strtod_l+0x55a>
 80079b4:	4b12      	ldr	r3, [pc, #72]	@ (8007a00 <_strtod_l+0x590>)
 80079b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079ba:	4650      	mov	r0, sl
 80079bc:	4659      	mov	r1, fp
 80079be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c2:	f7f8 ff63 	bl	800088c <__aeabi_ddiv>
 80079c6:	4682      	mov	sl, r0
 80079c8:	468b      	mov	fp, r1
 80079ca:	1124      	asrs	r4, r4, #4
 80079cc:	d0dc      	beq.n	8007988 <_strtod_l+0x518>
 80079ce:	2c1f      	cmp	r4, #31
 80079d0:	dd20      	ble.n	8007a14 <_strtod_l+0x5a4>
 80079d2:	2400      	movs	r4, #0
 80079d4:	46a0      	mov	r8, r4
 80079d6:	940a      	str	r4, [sp, #40]	@ 0x28
 80079d8:	46a1      	mov	r9, r4
 80079da:	9a05      	ldr	r2, [sp, #20]
 80079dc:	2322      	movs	r3, #34	@ 0x22
 80079de:	f04f 0a00 	mov.w	sl, #0
 80079e2:	f04f 0b00 	mov.w	fp, #0
 80079e6:	6013      	str	r3, [r2, #0]
 80079e8:	e768      	b.n	80078bc <_strtod_l+0x44c>
 80079ea:	bf00      	nop
 80079ec:	0800c266 	.word	0x0800c266
 80079f0:	0800c108 	.word	0x0800c108
 80079f4:	0800c25e 	.word	0x0800c25e
 80079f8:	0800c298 	.word	0x0800c298
 80079fc:	0800c524 	.word	0x0800c524
 8007a00:	0800c410 	.word	0x0800c410
 8007a04:	0800c3e8 	.word	0x0800c3e8
 8007a08:	7ff00000 	.word	0x7ff00000
 8007a0c:	7ca00000 	.word	0x7ca00000
 8007a10:	7fefffff 	.word	0x7fefffff
 8007a14:	f014 0310 	ands.w	r3, r4, #16
 8007a18:	bf18      	it	ne
 8007a1a:	236a      	movne	r3, #106	@ 0x6a
 8007a1c:	4ea9      	ldr	r6, [pc, #676]	@ (8007cc4 <_strtod_l+0x854>)
 8007a1e:	9308      	str	r3, [sp, #32]
 8007a20:	4650      	mov	r0, sl
 8007a22:	4659      	mov	r1, fp
 8007a24:	2300      	movs	r3, #0
 8007a26:	07e2      	lsls	r2, r4, #31
 8007a28:	d504      	bpl.n	8007a34 <_strtod_l+0x5c4>
 8007a2a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007a2e:	f7f8 fe03 	bl	8000638 <__aeabi_dmul>
 8007a32:	2301      	movs	r3, #1
 8007a34:	1064      	asrs	r4, r4, #1
 8007a36:	f106 0608 	add.w	r6, r6, #8
 8007a3a:	d1f4      	bne.n	8007a26 <_strtod_l+0x5b6>
 8007a3c:	b10b      	cbz	r3, 8007a42 <_strtod_l+0x5d2>
 8007a3e:	4682      	mov	sl, r0
 8007a40:	468b      	mov	fp, r1
 8007a42:	9b08      	ldr	r3, [sp, #32]
 8007a44:	b1b3      	cbz	r3, 8007a74 <_strtod_l+0x604>
 8007a46:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007a4a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	4659      	mov	r1, fp
 8007a52:	dd0f      	ble.n	8007a74 <_strtod_l+0x604>
 8007a54:	2b1f      	cmp	r3, #31
 8007a56:	dd55      	ble.n	8007b04 <_strtod_l+0x694>
 8007a58:	2b34      	cmp	r3, #52	@ 0x34
 8007a5a:	bfde      	ittt	le
 8007a5c:	f04f 33ff 	movle.w	r3, #4294967295
 8007a60:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007a64:	4093      	lslle	r3, r2
 8007a66:	f04f 0a00 	mov.w	sl, #0
 8007a6a:	bfcc      	ite	gt
 8007a6c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007a70:	ea03 0b01 	andle.w	fp, r3, r1
 8007a74:	2200      	movs	r2, #0
 8007a76:	2300      	movs	r3, #0
 8007a78:	4650      	mov	r0, sl
 8007a7a:	4659      	mov	r1, fp
 8007a7c:	f7f9 f844 	bl	8000b08 <__aeabi_dcmpeq>
 8007a80:	2800      	cmp	r0, #0
 8007a82:	d1a6      	bne.n	80079d2 <_strtod_l+0x562>
 8007a84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a86:	9300      	str	r3, [sp, #0]
 8007a88:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007a8a:	9805      	ldr	r0, [sp, #20]
 8007a8c:	462b      	mov	r3, r5
 8007a8e:	463a      	mov	r2, r7
 8007a90:	f002 fcde 	bl	800a450 <__s2b>
 8007a94:	900a      	str	r0, [sp, #40]	@ 0x28
 8007a96:	2800      	cmp	r0, #0
 8007a98:	f43f af05 	beq.w	80078a6 <_strtod_l+0x436>
 8007a9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a9e:	2a00      	cmp	r2, #0
 8007aa0:	eba9 0308 	sub.w	r3, r9, r8
 8007aa4:	bfa8      	it	ge
 8007aa6:	2300      	movge	r3, #0
 8007aa8:	9312      	str	r3, [sp, #72]	@ 0x48
 8007aaa:	2400      	movs	r4, #0
 8007aac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007ab0:	9316      	str	r3, [sp, #88]	@ 0x58
 8007ab2:	46a0      	mov	r8, r4
 8007ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ab6:	9805      	ldr	r0, [sp, #20]
 8007ab8:	6859      	ldr	r1, [r3, #4]
 8007aba:	f002 fc21 	bl	800a300 <_Balloc>
 8007abe:	4681      	mov	r9, r0
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	f43f aef4 	beq.w	80078ae <_strtod_l+0x43e>
 8007ac6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ac8:	691a      	ldr	r2, [r3, #16]
 8007aca:	3202      	adds	r2, #2
 8007acc:	f103 010c 	add.w	r1, r3, #12
 8007ad0:	0092      	lsls	r2, r2, #2
 8007ad2:	300c      	adds	r0, #12
 8007ad4:	f001 f963 	bl	8008d9e <memcpy>
 8007ad8:	ec4b ab10 	vmov	d0, sl, fp
 8007adc:	9805      	ldr	r0, [sp, #20]
 8007ade:	aa1c      	add	r2, sp, #112	@ 0x70
 8007ae0:	a91b      	add	r1, sp, #108	@ 0x6c
 8007ae2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007ae6:	f002 ffef 	bl	800aac8 <__d2b>
 8007aea:	901a      	str	r0, [sp, #104]	@ 0x68
 8007aec:	2800      	cmp	r0, #0
 8007aee:	f43f aede 	beq.w	80078ae <_strtod_l+0x43e>
 8007af2:	9805      	ldr	r0, [sp, #20]
 8007af4:	2101      	movs	r1, #1
 8007af6:	f002 fd41 	bl	800a57c <__i2b>
 8007afa:	4680      	mov	r8, r0
 8007afc:	b948      	cbnz	r0, 8007b12 <_strtod_l+0x6a2>
 8007afe:	f04f 0800 	mov.w	r8, #0
 8007b02:	e6d4      	b.n	80078ae <_strtod_l+0x43e>
 8007b04:	f04f 32ff 	mov.w	r2, #4294967295
 8007b08:	fa02 f303 	lsl.w	r3, r2, r3
 8007b0c:	ea03 0a0a 	and.w	sl, r3, sl
 8007b10:	e7b0      	b.n	8007a74 <_strtod_l+0x604>
 8007b12:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007b14:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007b16:	2d00      	cmp	r5, #0
 8007b18:	bfab      	itete	ge
 8007b1a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007b1c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007b1e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007b20:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007b22:	bfac      	ite	ge
 8007b24:	18ef      	addge	r7, r5, r3
 8007b26:	1b5e      	sublt	r6, r3, r5
 8007b28:	9b08      	ldr	r3, [sp, #32]
 8007b2a:	1aed      	subs	r5, r5, r3
 8007b2c:	4415      	add	r5, r2
 8007b2e:	4b66      	ldr	r3, [pc, #408]	@ (8007cc8 <_strtod_l+0x858>)
 8007b30:	3d01      	subs	r5, #1
 8007b32:	429d      	cmp	r5, r3
 8007b34:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007b38:	da50      	bge.n	8007bdc <_strtod_l+0x76c>
 8007b3a:	1b5b      	subs	r3, r3, r5
 8007b3c:	2b1f      	cmp	r3, #31
 8007b3e:	eba2 0203 	sub.w	r2, r2, r3
 8007b42:	f04f 0101 	mov.w	r1, #1
 8007b46:	dc3d      	bgt.n	8007bc4 <_strtod_l+0x754>
 8007b48:	fa01 f303 	lsl.w	r3, r1, r3
 8007b4c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b4e:	2300      	movs	r3, #0
 8007b50:	9310      	str	r3, [sp, #64]	@ 0x40
 8007b52:	18bd      	adds	r5, r7, r2
 8007b54:	9b08      	ldr	r3, [sp, #32]
 8007b56:	42af      	cmp	r7, r5
 8007b58:	4416      	add	r6, r2
 8007b5a:	441e      	add	r6, r3
 8007b5c:	463b      	mov	r3, r7
 8007b5e:	bfa8      	it	ge
 8007b60:	462b      	movge	r3, r5
 8007b62:	42b3      	cmp	r3, r6
 8007b64:	bfa8      	it	ge
 8007b66:	4633      	movge	r3, r6
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	bfc2      	ittt	gt
 8007b6c:	1aed      	subgt	r5, r5, r3
 8007b6e:	1af6      	subgt	r6, r6, r3
 8007b70:	1aff      	subgt	r7, r7, r3
 8007b72:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	dd16      	ble.n	8007ba6 <_strtod_l+0x736>
 8007b78:	4641      	mov	r1, r8
 8007b7a:	9805      	ldr	r0, [sp, #20]
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	f002 fdbd 	bl	800a6fc <__pow5mult>
 8007b82:	4680      	mov	r8, r0
 8007b84:	2800      	cmp	r0, #0
 8007b86:	d0ba      	beq.n	8007afe <_strtod_l+0x68e>
 8007b88:	4601      	mov	r1, r0
 8007b8a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007b8c:	9805      	ldr	r0, [sp, #20]
 8007b8e:	f002 fd0b 	bl	800a5a8 <__multiply>
 8007b92:	900e      	str	r0, [sp, #56]	@ 0x38
 8007b94:	2800      	cmp	r0, #0
 8007b96:	f43f ae8a 	beq.w	80078ae <_strtod_l+0x43e>
 8007b9a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b9c:	9805      	ldr	r0, [sp, #20]
 8007b9e:	f002 fbef 	bl	800a380 <_Bfree>
 8007ba2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ba4:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ba6:	2d00      	cmp	r5, #0
 8007ba8:	dc1d      	bgt.n	8007be6 <_strtod_l+0x776>
 8007baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	dd23      	ble.n	8007bf8 <_strtod_l+0x788>
 8007bb0:	4649      	mov	r1, r9
 8007bb2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007bb4:	9805      	ldr	r0, [sp, #20]
 8007bb6:	f002 fda1 	bl	800a6fc <__pow5mult>
 8007bba:	4681      	mov	r9, r0
 8007bbc:	b9e0      	cbnz	r0, 8007bf8 <_strtod_l+0x788>
 8007bbe:	f04f 0900 	mov.w	r9, #0
 8007bc2:	e674      	b.n	80078ae <_strtod_l+0x43e>
 8007bc4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007bc8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007bcc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007bd0:	35e2      	adds	r5, #226	@ 0xe2
 8007bd2:	fa01 f305 	lsl.w	r3, r1, r5
 8007bd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007bd8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007bda:	e7ba      	b.n	8007b52 <_strtod_l+0x6e2>
 8007bdc:	2300      	movs	r3, #0
 8007bde:	9310      	str	r3, [sp, #64]	@ 0x40
 8007be0:	2301      	movs	r3, #1
 8007be2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007be4:	e7b5      	b.n	8007b52 <_strtod_l+0x6e2>
 8007be6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007be8:	9805      	ldr	r0, [sp, #20]
 8007bea:	462a      	mov	r2, r5
 8007bec:	f002 fde0 	bl	800a7b0 <__lshift>
 8007bf0:	901a      	str	r0, [sp, #104]	@ 0x68
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	d1d9      	bne.n	8007baa <_strtod_l+0x73a>
 8007bf6:	e65a      	b.n	80078ae <_strtod_l+0x43e>
 8007bf8:	2e00      	cmp	r6, #0
 8007bfa:	dd07      	ble.n	8007c0c <_strtod_l+0x79c>
 8007bfc:	4649      	mov	r1, r9
 8007bfe:	9805      	ldr	r0, [sp, #20]
 8007c00:	4632      	mov	r2, r6
 8007c02:	f002 fdd5 	bl	800a7b0 <__lshift>
 8007c06:	4681      	mov	r9, r0
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	d0d8      	beq.n	8007bbe <_strtod_l+0x74e>
 8007c0c:	2f00      	cmp	r7, #0
 8007c0e:	dd08      	ble.n	8007c22 <_strtod_l+0x7b2>
 8007c10:	4641      	mov	r1, r8
 8007c12:	9805      	ldr	r0, [sp, #20]
 8007c14:	463a      	mov	r2, r7
 8007c16:	f002 fdcb 	bl	800a7b0 <__lshift>
 8007c1a:	4680      	mov	r8, r0
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	f43f ae46 	beq.w	80078ae <_strtod_l+0x43e>
 8007c22:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c24:	9805      	ldr	r0, [sp, #20]
 8007c26:	464a      	mov	r2, r9
 8007c28:	f002 fe4a 	bl	800a8c0 <__mdiff>
 8007c2c:	4604      	mov	r4, r0
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f43f ae3d 	beq.w	80078ae <_strtod_l+0x43e>
 8007c34:	68c3      	ldr	r3, [r0, #12]
 8007c36:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007c38:	2300      	movs	r3, #0
 8007c3a:	60c3      	str	r3, [r0, #12]
 8007c3c:	4641      	mov	r1, r8
 8007c3e:	f002 fe23 	bl	800a888 <__mcmp>
 8007c42:	2800      	cmp	r0, #0
 8007c44:	da46      	bge.n	8007cd4 <_strtod_l+0x864>
 8007c46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c48:	ea53 030a 	orrs.w	r3, r3, sl
 8007c4c:	d16c      	bne.n	8007d28 <_strtod_l+0x8b8>
 8007c4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d168      	bne.n	8007d28 <_strtod_l+0x8b8>
 8007c56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007c5a:	0d1b      	lsrs	r3, r3, #20
 8007c5c:	051b      	lsls	r3, r3, #20
 8007c5e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007c62:	d961      	bls.n	8007d28 <_strtod_l+0x8b8>
 8007c64:	6963      	ldr	r3, [r4, #20]
 8007c66:	b913      	cbnz	r3, 8007c6e <_strtod_l+0x7fe>
 8007c68:	6923      	ldr	r3, [r4, #16]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	dd5c      	ble.n	8007d28 <_strtod_l+0x8b8>
 8007c6e:	4621      	mov	r1, r4
 8007c70:	2201      	movs	r2, #1
 8007c72:	9805      	ldr	r0, [sp, #20]
 8007c74:	f002 fd9c 	bl	800a7b0 <__lshift>
 8007c78:	4641      	mov	r1, r8
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	f002 fe04 	bl	800a888 <__mcmp>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	dd51      	ble.n	8007d28 <_strtod_l+0x8b8>
 8007c84:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007c88:	9a08      	ldr	r2, [sp, #32]
 8007c8a:	0d1b      	lsrs	r3, r3, #20
 8007c8c:	051b      	lsls	r3, r3, #20
 8007c8e:	2a00      	cmp	r2, #0
 8007c90:	d06b      	beq.n	8007d6a <_strtod_l+0x8fa>
 8007c92:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007c96:	d868      	bhi.n	8007d6a <_strtod_l+0x8fa>
 8007c98:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007c9c:	f67f ae9d 	bls.w	80079da <_strtod_l+0x56a>
 8007ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8007ccc <_strtod_l+0x85c>)
 8007ca2:	4650      	mov	r0, sl
 8007ca4:	4659      	mov	r1, fp
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f7f8 fcc6 	bl	8000638 <__aeabi_dmul>
 8007cac:	4b08      	ldr	r3, [pc, #32]	@ (8007cd0 <_strtod_l+0x860>)
 8007cae:	400b      	ands	r3, r1
 8007cb0:	4682      	mov	sl, r0
 8007cb2:	468b      	mov	fp, r1
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	f47f ae05 	bne.w	80078c4 <_strtod_l+0x454>
 8007cba:	9a05      	ldr	r2, [sp, #20]
 8007cbc:	2322      	movs	r3, #34	@ 0x22
 8007cbe:	6013      	str	r3, [r2, #0]
 8007cc0:	e600      	b.n	80078c4 <_strtod_l+0x454>
 8007cc2:	bf00      	nop
 8007cc4:	0800c130 	.word	0x0800c130
 8007cc8:	fffffc02 	.word	0xfffffc02
 8007ccc:	39500000 	.word	0x39500000
 8007cd0:	7ff00000 	.word	0x7ff00000
 8007cd4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007cd8:	d165      	bne.n	8007da6 <_strtod_l+0x936>
 8007cda:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007cdc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ce0:	b35a      	cbz	r2, 8007d3a <_strtod_l+0x8ca>
 8007ce2:	4a9f      	ldr	r2, [pc, #636]	@ (8007f60 <_strtod_l+0xaf0>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d12b      	bne.n	8007d40 <_strtod_l+0x8d0>
 8007ce8:	9b08      	ldr	r3, [sp, #32]
 8007cea:	4651      	mov	r1, sl
 8007cec:	b303      	cbz	r3, 8007d30 <_strtod_l+0x8c0>
 8007cee:	4b9d      	ldr	r3, [pc, #628]	@ (8007f64 <_strtod_l+0xaf4>)
 8007cf0:	465a      	mov	r2, fp
 8007cf2:	4013      	ands	r3, r2
 8007cf4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8007cfc:	d81b      	bhi.n	8007d36 <_strtod_l+0x8c6>
 8007cfe:	0d1b      	lsrs	r3, r3, #20
 8007d00:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007d04:	fa02 f303 	lsl.w	r3, r2, r3
 8007d08:	4299      	cmp	r1, r3
 8007d0a:	d119      	bne.n	8007d40 <_strtod_l+0x8d0>
 8007d0c:	4b96      	ldr	r3, [pc, #600]	@ (8007f68 <_strtod_l+0xaf8>)
 8007d0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d102      	bne.n	8007d1a <_strtod_l+0x8aa>
 8007d14:	3101      	adds	r1, #1
 8007d16:	f43f adca 	beq.w	80078ae <_strtod_l+0x43e>
 8007d1a:	4b92      	ldr	r3, [pc, #584]	@ (8007f64 <_strtod_l+0xaf4>)
 8007d1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d1e:	401a      	ands	r2, r3
 8007d20:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007d24:	f04f 0a00 	mov.w	sl, #0
 8007d28:	9b08      	ldr	r3, [sp, #32]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d1b8      	bne.n	8007ca0 <_strtod_l+0x830>
 8007d2e:	e5c9      	b.n	80078c4 <_strtod_l+0x454>
 8007d30:	f04f 33ff 	mov.w	r3, #4294967295
 8007d34:	e7e8      	b.n	8007d08 <_strtod_l+0x898>
 8007d36:	4613      	mov	r3, r2
 8007d38:	e7e6      	b.n	8007d08 <_strtod_l+0x898>
 8007d3a:	ea53 030a 	orrs.w	r3, r3, sl
 8007d3e:	d0a1      	beq.n	8007c84 <_strtod_l+0x814>
 8007d40:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007d42:	b1db      	cbz	r3, 8007d7c <_strtod_l+0x90c>
 8007d44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d46:	4213      	tst	r3, r2
 8007d48:	d0ee      	beq.n	8007d28 <_strtod_l+0x8b8>
 8007d4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d4c:	9a08      	ldr	r2, [sp, #32]
 8007d4e:	4650      	mov	r0, sl
 8007d50:	4659      	mov	r1, fp
 8007d52:	b1bb      	cbz	r3, 8007d84 <_strtod_l+0x914>
 8007d54:	f7ff fb6e 	bl	8007434 <sulp>
 8007d58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d5c:	ec53 2b10 	vmov	r2, r3, d0
 8007d60:	f7f8 fab4 	bl	80002cc <__adddf3>
 8007d64:	4682      	mov	sl, r0
 8007d66:	468b      	mov	fp, r1
 8007d68:	e7de      	b.n	8007d28 <_strtod_l+0x8b8>
 8007d6a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007d6e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007d72:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007d76:	f04f 3aff 	mov.w	sl, #4294967295
 8007d7a:	e7d5      	b.n	8007d28 <_strtod_l+0x8b8>
 8007d7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007d7e:	ea13 0f0a 	tst.w	r3, sl
 8007d82:	e7e1      	b.n	8007d48 <_strtod_l+0x8d8>
 8007d84:	f7ff fb56 	bl	8007434 <sulp>
 8007d88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d8c:	ec53 2b10 	vmov	r2, r3, d0
 8007d90:	f7f8 fa9a 	bl	80002c8 <__aeabi_dsub>
 8007d94:	2200      	movs	r2, #0
 8007d96:	2300      	movs	r3, #0
 8007d98:	4682      	mov	sl, r0
 8007d9a:	468b      	mov	fp, r1
 8007d9c:	f7f8 feb4 	bl	8000b08 <__aeabi_dcmpeq>
 8007da0:	2800      	cmp	r0, #0
 8007da2:	d0c1      	beq.n	8007d28 <_strtod_l+0x8b8>
 8007da4:	e619      	b.n	80079da <_strtod_l+0x56a>
 8007da6:	4641      	mov	r1, r8
 8007da8:	4620      	mov	r0, r4
 8007daa:	f002 fee5 	bl	800ab78 <__ratio>
 8007dae:	ec57 6b10 	vmov	r6, r7, d0
 8007db2:	2200      	movs	r2, #0
 8007db4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007db8:	4630      	mov	r0, r6
 8007dba:	4639      	mov	r1, r7
 8007dbc:	f7f8 feb8 	bl	8000b30 <__aeabi_dcmple>
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	d06f      	beq.n	8007ea4 <_strtod_l+0xa34>
 8007dc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d17a      	bne.n	8007ec0 <_strtod_l+0xa50>
 8007dca:	f1ba 0f00 	cmp.w	sl, #0
 8007dce:	d158      	bne.n	8007e82 <_strtod_l+0xa12>
 8007dd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dd2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d15a      	bne.n	8007e90 <_strtod_l+0xa20>
 8007dda:	4b64      	ldr	r3, [pc, #400]	@ (8007f6c <_strtod_l+0xafc>)
 8007ddc:	2200      	movs	r2, #0
 8007dde:	4630      	mov	r0, r6
 8007de0:	4639      	mov	r1, r7
 8007de2:	f7f8 fe9b 	bl	8000b1c <__aeabi_dcmplt>
 8007de6:	2800      	cmp	r0, #0
 8007de8:	d159      	bne.n	8007e9e <_strtod_l+0xa2e>
 8007dea:	4630      	mov	r0, r6
 8007dec:	4639      	mov	r1, r7
 8007dee:	4b60      	ldr	r3, [pc, #384]	@ (8007f70 <_strtod_l+0xb00>)
 8007df0:	2200      	movs	r2, #0
 8007df2:	f7f8 fc21 	bl	8000638 <__aeabi_dmul>
 8007df6:	4606      	mov	r6, r0
 8007df8:	460f      	mov	r7, r1
 8007dfa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007dfe:	9606      	str	r6, [sp, #24]
 8007e00:	9307      	str	r3, [sp, #28]
 8007e02:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e06:	4d57      	ldr	r5, [pc, #348]	@ (8007f64 <_strtod_l+0xaf4>)
 8007e08:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007e0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e0e:	401d      	ands	r5, r3
 8007e10:	4b58      	ldr	r3, [pc, #352]	@ (8007f74 <_strtod_l+0xb04>)
 8007e12:	429d      	cmp	r5, r3
 8007e14:	f040 80b2 	bne.w	8007f7c <_strtod_l+0xb0c>
 8007e18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e1a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007e1e:	ec4b ab10 	vmov	d0, sl, fp
 8007e22:	f002 fde1 	bl	800a9e8 <__ulp>
 8007e26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e2a:	ec51 0b10 	vmov	r0, r1, d0
 8007e2e:	f7f8 fc03 	bl	8000638 <__aeabi_dmul>
 8007e32:	4652      	mov	r2, sl
 8007e34:	465b      	mov	r3, fp
 8007e36:	f7f8 fa49 	bl	80002cc <__adddf3>
 8007e3a:	460b      	mov	r3, r1
 8007e3c:	4949      	ldr	r1, [pc, #292]	@ (8007f64 <_strtod_l+0xaf4>)
 8007e3e:	4a4e      	ldr	r2, [pc, #312]	@ (8007f78 <_strtod_l+0xb08>)
 8007e40:	4019      	ands	r1, r3
 8007e42:	4291      	cmp	r1, r2
 8007e44:	4682      	mov	sl, r0
 8007e46:	d942      	bls.n	8007ece <_strtod_l+0xa5e>
 8007e48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007e4a:	4b47      	ldr	r3, [pc, #284]	@ (8007f68 <_strtod_l+0xaf8>)
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	d103      	bne.n	8007e58 <_strtod_l+0x9e8>
 8007e50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e52:	3301      	adds	r3, #1
 8007e54:	f43f ad2b 	beq.w	80078ae <_strtod_l+0x43e>
 8007e58:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007f68 <_strtod_l+0xaf8>
 8007e5c:	f04f 3aff 	mov.w	sl, #4294967295
 8007e60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e62:	9805      	ldr	r0, [sp, #20]
 8007e64:	f002 fa8c 	bl	800a380 <_Bfree>
 8007e68:	9805      	ldr	r0, [sp, #20]
 8007e6a:	4649      	mov	r1, r9
 8007e6c:	f002 fa88 	bl	800a380 <_Bfree>
 8007e70:	9805      	ldr	r0, [sp, #20]
 8007e72:	4641      	mov	r1, r8
 8007e74:	f002 fa84 	bl	800a380 <_Bfree>
 8007e78:	9805      	ldr	r0, [sp, #20]
 8007e7a:	4621      	mov	r1, r4
 8007e7c:	f002 fa80 	bl	800a380 <_Bfree>
 8007e80:	e618      	b.n	8007ab4 <_strtod_l+0x644>
 8007e82:	f1ba 0f01 	cmp.w	sl, #1
 8007e86:	d103      	bne.n	8007e90 <_strtod_l+0xa20>
 8007e88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	f43f ada5 	beq.w	80079da <_strtod_l+0x56a>
 8007e90:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007f40 <_strtod_l+0xad0>
 8007e94:	4f35      	ldr	r7, [pc, #212]	@ (8007f6c <_strtod_l+0xafc>)
 8007e96:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007e9a:	2600      	movs	r6, #0
 8007e9c:	e7b1      	b.n	8007e02 <_strtod_l+0x992>
 8007e9e:	4f34      	ldr	r7, [pc, #208]	@ (8007f70 <_strtod_l+0xb00>)
 8007ea0:	2600      	movs	r6, #0
 8007ea2:	e7aa      	b.n	8007dfa <_strtod_l+0x98a>
 8007ea4:	4b32      	ldr	r3, [pc, #200]	@ (8007f70 <_strtod_l+0xb00>)
 8007ea6:	4630      	mov	r0, r6
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f7f8 fbc4 	bl	8000638 <__aeabi_dmul>
 8007eb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eb2:	4606      	mov	r6, r0
 8007eb4:	460f      	mov	r7, r1
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d09f      	beq.n	8007dfa <_strtod_l+0x98a>
 8007eba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007ebe:	e7a0      	b.n	8007e02 <_strtod_l+0x992>
 8007ec0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007f48 <_strtod_l+0xad8>
 8007ec4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007ec8:	ec57 6b17 	vmov	r6, r7, d7
 8007ecc:	e799      	b.n	8007e02 <_strtod_l+0x992>
 8007ece:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007ed2:	9b08      	ldr	r3, [sp, #32]
 8007ed4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d1c1      	bne.n	8007e60 <_strtod_l+0x9f0>
 8007edc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007ee0:	0d1b      	lsrs	r3, r3, #20
 8007ee2:	051b      	lsls	r3, r3, #20
 8007ee4:	429d      	cmp	r5, r3
 8007ee6:	d1bb      	bne.n	8007e60 <_strtod_l+0x9f0>
 8007ee8:	4630      	mov	r0, r6
 8007eea:	4639      	mov	r1, r7
 8007eec:	f7f8 ff04 	bl	8000cf8 <__aeabi_d2lz>
 8007ef0:	f7f8 fb74 	bl	80005dc <__aeabi_l2d>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	4630      	mov	r0, r6
 8007efa:	4639      	mov	r1, r7
 8007efc:	f7f8 f9e4 	bl	80002c8 <__aeabi_dsub>
 8007f00:	460b      	mov	r3, r1
 8007f02:	4602      	mov	r2, r0
 8007f04:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007f08:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007f0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f0e:	ea46 060a 	orr.w	r6, r6, sl
 8007f12:	431e      	orrs	r6, r3
 8007f14:	d06f      	beq.n	8007ff6 <_strtod_l+0xb86>
 8007f16:	a30e      	add	r3, pc, #56	@ (adr r3, 8007f50 <_strtod_l+0xae0>)
 8007f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1c:	f7f8 fdfe 	bl	8000b1c <__aeabi_dcmplt>
 8007f20:	2800      	cmp	r0, #0
 8007f22:	f47f accf 	bne.w	80078c4 <_strtod_l+0x454>
 8007f26:	a30c      	add	r3, pc, #48	@ (adr r3, 8007f58 <_strtod_l+0xae8>)
 8007f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f30:	f7f8 fe12 	bl	8000b58 <__aeabi_dcmpgt>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d093      	beq.n	8007e60 <_strtod_l+0x9f0>
 8007f38:	e4c4      	b.n	80078c4 <_strtod_l+0x454>
 8007f3a:	bf00      	nop
 8007f3c:	f3af 8000 	nop.w
 8007f40:	00000000 	.word	0x00000000
 8007f44:	bff00000 	.word	0xbff00000
 8007f48:	00000000 	.word	0x00000000
 8007f4c:	3ff00000 	.word	0x3ff00000
 8007f50:	94a03595 	.word	0x94a03595
 8007f54:	3fdfffff 	.word	0x3fdfffff
 8007f58:	35afe535 	.word	0x35afe535
 8007f5c:	3fe00000 	.word	0x3fe00000
 8007f60:	000fffff 	.word	0x000fffff
 8007f64:	7ff00000 	.word	0x7ff00000
 8007f68:	7fefffff 	.word	0x7fefffff
 8007f6c:	3ff00000 	.word	0x3ff00000
 8007f70:	3fe00000 	.word	0x3fe00000
 8007f74:	7fe00000 	.word	0x7fe00000
 8007f78:	7c9fffff 	.word	0x7c9fffff
 8007f7c:	9b08      	ldr	r3, [sp, #32]
 8007f7e:	b323      	cbz	r3, 8007fca <_strtod_l+0xb5a>
 8007f80:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007f84:	d821      	bhi.n	8007fca <_strtod_l+0xb5a>
 8007f86:	a328      	add	r3, pc, #160	@ (adr r3, 8008028 <_strtod_l+0xbb8>)
 8007f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	4639      	mov	r1, r7
 8007f90:	f7f8 fdce 	bl	8000b30 <__aeabi_dcmple>
 8007f94:	b1a0      	cbz	r0, 8007fc0 <_strtod_l+0xb50>
 8007f96:	4639      	mov	r1, r7
 8007f98:	4630      	mov	r0, r6
 8007f9a:	f7f8 fe25 	bl	8000be8 <__aeabi_d2uiz>
 8007f9e:	2801      	cmp	r0, #1
 8007fa0:	bf38      	it	cc
 8007fa2:	2001      	movcc	r0, #1
 8007fa4:	f7f8 face 	bl	8000544 <__aeabi_ui2d>
 8007fa8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007faa:	4606      	mov	r6, r0
 8007fac:	460f      	mov	r7, r1
 8007fae:	b9fb      	cbnz	r3, 8007ff0 <_strtod_l+0xb80>
 8007fb0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007fb4:	9014      	str	r0, [sp, #80]	@ 0x50
 8007fb6:	9315      	str	r3, [sp, #84]	@ 0x54
 8007fb8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007fbc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007fc0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007fc2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007fc6:	1b5b      	subs	r3, r3, r5
 8007fc8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007fca:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007fce:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007fd2:	f002 fd09 	bl	800a9e8 <__ulp>
 8007fd6:	4650      	mov	r0, sl
 8007fd8:	ec53 2b10 	vmov	r2, r3, d0
 8007fdc:	4659      	mov	r1, fp
 8007fde:	f7f8 fb2b 	bl	8000638 <__aeabi_dmul>
 8007fe2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007fe6:	f7f8 f971 	bl	80002cc <__adddf3>
 8007fea:	4682      	mov	sl, r0
 8007fec:	468b      	mov	fp, r1
 8007fee:	e770      	b.n	8007ed2 <_strtod_l+0xa62>
 8007ff0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007ff4:	e7e0      	b.n	8007fb8 <_strtod_l+0xb48>
 8007ff6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008030 <_strtod_l+0xbc0>)
 8007ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffc:	f7f8 fd8e 	bl	8000b1c <__aeabi_dcmplt>
 8008000:	e798      	b.n	8007f34 <_strtod_l+0xac4>
 8008002:	2300      	movs	r3, #0
 8008004:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008006:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008008:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800800a:	6013      	str	r3, [r2, #0]
 800800c:	f7ff ba6d 	b.w	80074ea <_strtod_l+0x7a>
 8008010:	2a65      	cmp	r2, #101	@ 0x65
 8008012:	f43f ab66 	beq.w	80076e2 <_strtod_l+0x272>
 8008016:	2a45      	cmp	r2, #69	@ 0x45
 8008018:	f43f ab63 	beq.w	80076e2 <_strtod_l+0x272>
 800801c:	2301      	movs	r3, #1
 800801e:	f7ff bb9e 	b.w	800775e <_strtod_l+0x2ee>
 8008022:	bf00      	nop
 8008024:	f3af 8000 	nop.w
 8008028:	ffc00000 	.word	0xffc00000
 800802c:	41dfffff 	.word	0x41dfffff
 8008030:	94a03595 	.word	0x94a03595
 8008034:	3fcfffff 	.word	0x3fcfffff

08008038 <strtod>:
 8008038:	460a      	mov	r2, r1
 800803a:	4601      	mov	r1, r0
 800803c:	4802      	ldr	r0, [pc, #8]	@ (8008048 <strtod+0x10>)
 800803e:	4b03      	ldr	r3, [pc, #12]	@ (800804c <strtod+0x14>)
 8008040:	6800      	ldr	r0, [r0, #0]
 8008042:	f7ff ba15 	b.w	8007470 <_strtod_l>
 8008046:	bf00      	nop
 8008048:	20000204 	.word	0x20000204
 800804c:	20000098 	.word	0x20000098

08008050 <_strtol_l.constprop.0>:
 8008050:	2b24      	cmp	r3, #36	@ 0x24
 8008052:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008056:	4686      	mov	lr, r0
 8008058:	4690      	mov	r8, r2
 800805a:	d801      	bhi.n	8008060 <_strtol_l.constprop.0+0x10>
 800805c:	2b01      	cmp	r3, #1
 800805e:	d106      	bne.n	800806e <_strtol_l.constprop.0+0x1e>
 8008060:	f000 fe70 	bl	8008d44 <__errno>
 8008064:	2316      	movs	r3, #22
 8008066:	6003      	str	r3, [r0, #0]
 8008068:	2000      	movs	r0, #0
 800806a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800806e:	4834      	ldr	r0, [pc, #208]	@ (8008140 <_strtol_l.constprop.0+0xf0>)
 8008070:	460d      	mov	r5, r1
 8008072:	462a      	mov	r2, r5
 8008074:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008078:	5d06      	ldrb	r6, [r0, r4]
 800807a:	f016 0608 	ands.w	r6, r6, #8
 800807e:	d1f8      	bne.n	8008072 <_strtol_l.constprop.0+0x22>
 8008080:	2c2d      	cmp	r4, #45	@ 0x2d
 8008082:	d12d      	bne.n	80080e0 <_strtol_l.constprop.0+0x90>
 8008084:	782c      	ldrb	r4, [r5, #0]
 8008086:	2601      	movs	r6, #1
 8008088:	1c95      	adds	r5, r2, #2
 800808a:	f033 0210 	bics.w	r2, r3, #16
 800808e:	d109      	bne.n	80080a4 <_strtol_l.constprop.0+0x54>
 8008090:	2c30      	cmp	r4, #48	@ 0x30
 8008092:	d12a      	bne.n	80080ea <_strtol_l.constprop.0+0x9a>
 8008094:	782a      	ldrb	r2, [r5, #0]
 8008096:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800809a:	2a58      	cmp	r2, #88	@ 0x58
 800809c:	d125      	bne.n	80080ea <_strtol_l.constprop.0+0x9a>
 800809e:	786c      	ldrb	r4, [r5, #1]
 80080a0:	2310      	movs	r3, #16
 80080a2:	3502      	adds	r5, #2
 80080a4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80080a8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80080ac:	2200      	movs	r2, #0
 80080ae:	fbbc f9f3 	udiv	r9, ip, r3
 80080b2:	4610      	mov	r0, r2
 80080b4:	fb03 ca19 	mls	sl, r3, r9, ip
 80080b8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80080bc:	2f09      	cmp	r7, #9
 80080be:	d81b      	bhi.n	80080f8 <_strtol_l.constprop.0+0xa8>
 80080c0:	463c      	mov	r4, r7
 80080c2:	42a3      	cmp	r3, r4
 80080c4:	dd27      	ble.n	8008116 <_strtol_l.constprop.0+0xc6>
 80080c6:	1c57      	adds	r7, r2, #1
 80080c8:	d007      	beq.n	80080da <_strtol_l.constprop.0+0x8a>
 80080ca:	4581      	cmp	r9, r0
 80080cc:	d320      	bcc.n	8008110 <_strtol_l.constprop.0+0xc0>
 80080ce:	d101      	bne.n	80080d4 <_strtol_l.constprop.0+0x84>
 80080d0:	45a2      	cmp	sl, r4
 80080d2:	db1d      	blt.n	8008110 <_strtol_l.constprop.0+0xc0>
 80080d4:	fb00 4003 	mla	r0, r0, r3, r4
 80080d8:	2201      	movs	r2, #1
 80080da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80080de:	e7eb      	b.n	80080b8 <_strtol_l.constprop.0+0x68>
 80080e0:	2c2b      	cmp	r4, #43	@ 0x2b
 80080e2:	bf04      	itt	eq
 80080e4:	782c      	ldrbeq	r4, [r5, #0]
 80080e6:	1c95      	addeq	r5, r2, #2
 80080e8:	e7cf      	b.n	800808a <_strtol_l.constprop.0+0x3a>
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d1da      	bne.n	80080a4 <_strtol_l.constprop.0+0x54>
 80080ee:	2c30      	cmp	r4, #48	@ 0x30
 80080f0:	bf0c      	ite	eq
 80080f2:	2308      	moveq	r3, #8
 80080f4:	230a      	movne	r3, #10
 80080f6:	e7d5      	b.n	80080a4 <_strtol_l.constprop.0+0x54>
 80080f8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80080fc:	2f19      	cmp	r7, #25
 80080fe:	d801      	bhi.n	8008104 <_strtol_l.constprop.0+0xb4>
 8008100:	3c37      	subs	r4, #55	@ 0x37
 8008102:	e7de      	b.n	80080c2 <_strtol_l.constprop.0+0x72>
 8008104:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008108:	2f19      	cmp	r7, #25
 800810a:	d804      	bhi.n	8008116 <_strtol_l.constprop.0+0xc6>
 800810c:	3c57      	subs	r4, #87	@ 0x57
 800810e:	e7d8      	b.n	80080c2 <_strtol_l.constprop.0+0x72>
 8008110:	f04f 32ff 	mov.w	r2, #4294967295
 8008114:	e7e1      	b.n	80080da <_strtol_l.constprop.0+0x8a>
 8008116:	1c53      	adds	r3, r2, #1
 8008118:	d108      	bne.n	800812c <_strtol_l.constprop.0+0xdc>
 800811a:	2322      	movs	r3, #34	@ 0x22
 800811c:	f8ce 3000 	str.w	r3, [lr]
 8008120:	4660      	mov	r0, ip
 8008122:	f1b8 0f00 	cmp.w	r8, #0
 8008126:	d0a0      	beq.n	800806a <_strtol_l.constprop.0+0x1a>
 8008128:	1e69      	subs	r1, r5, #1
 800812a:	e006      	b.n	800813a <_strtol_l.constprop.0+0xea>
 800812c:	b106      	cbz	r6, 8008130 <_strtol_l.constprop.0+0xe0>
 800812e:	4240      	negs	r0, r0
 8008130:	f1b8 0f00 	cmp.w	r8, #0
 8008134:	d099      	beq.n	800806a <_strtol_l.constprop.0+0x1a>
 8008136:	2a00      	cmp	r2, #0
 8008138:	d1f6      	bne.n	8008128 <_strtol_l.constprop.0+0xd8>
 800813a:	f8c8 1000 	str.w	r1, [r8]
 800813e:	e794      	b.n	800806a <_strtol_l.constprop.0+0x1a>
 8008140:	0800c159 	.word	0x0800c159

08008144 <strtol>:
 8008144:	4613      	mov	r3, r2
 8008146:	460a      	mov	r2, r1
 8008148:	4601      	mov	r1, r0
 800814a:	4802      	ldr	r0, [pc, #8]	@ (8008154 <strtol+0x10>)
 800814c:	6800      	ldr	r0, [r0, #0]
 800814e:	f7ff bf7f 	b.w	8008050 <_strtol_l.constprop.0>
 8008152:	bf00      	nop
 8008154:	20000204 	.word	0x20000204

08008158 <__cvt>:
 8008158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800815c:	ec57 6b10 	vmov	r6, r7, d0
 8008160:	2f00      	cmp	r7, #0
 8008162:	460c      	mov	r4, r1
 8008164:	4619      	mov	r1, r3
 8008166:	463b      	mov	r3, r7
 8008168:	bfbb      	ittet	lt
 800816a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800816e:	461f      	movlt	r7, r3
 8008170:	2300      	movge	r3, #0
 8008172:	232d      	movlt	r3, #45	@ 0x2d
 8008174:	700b      	strb	r3, [r1, #0]
 8008176:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008178:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800817c:	4691      	mov	r9, r2
 800817e:	f023 0820 	bic.w	r8, r3, #32
 8008182:	bfbc      	itt	lt
 8008184:	4632      	movlt	r2, r6
 8008186:	4616      	movlt	r6, r2
 8008188:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800818c:	d005      	beq.n	800819a <__cvt+0x42>
 800818e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008192:	d100      	bne.n	8008196 <__cvt+0x3e>
 8008194:	3401      	adds	r4, #1
 8008196:	2102      	movs	r1, #2
 8008198:	e000      	b.n	800819c <__cvt+0x44>
 800819a:	2103      	movs	r1, #3
 800819c:	ab03      	add	r3, sp, #12
 800819e:	9301      	str	r3, [sp, #4]
 80081a0:	ab02      	add	r3, sp, #8
 80081a2:	9300      	str	r3, [sp, #0]
 80081a4:	ec47 6b10 	vmov	d0, r6, r7
 80081a8:	4653      	mov	r3, sl
 80081aa:	4622      	mov	r2, r4
 80081ac:	f000 fe98 	bl	8008ee0 <_dtoa_r>
 80081b0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80081b4:	4605      	mov	r5, r0
 80081b6:	d119      	bne.n	80081ec <__cvt+0x94>
 80081b8:	f019 0f01 	tst.w	r9, #1
 80081bc:	d00e      	beq.n	80081dc <__cvt+0x84>
 80081be:	eb00 0904 	add.w	r9, r0, r4
 80081c2:	2200      	movs	r2, #0
 80081c4:	2300      	movs	r3, #0
 80081c6:	4630      	mov	r0, r6
 80081c8:	4639      	mov	r1, r7
 80081ca:	f7f8 fc9d 	bl	8000b08 <__aeabi_dcmpeq>
 80081ce:	b108      	cbz	r0, 80081d4 <__cvt+0x7c>
 80081d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80081d4:	2230      	movs	r2, #48	@ 0x30
 80081d6:	9b03      	ldr	r3, [sp, #12]
 80081d8:	454b      	cmp	r3, r9
 80081da:	d31e      	bcc.n	800821a <__cvt+0xc2>
 80081dc:	9b03      	ldr	r3, [sp, #12]
 80081de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80081e0:	1b5b      	subs	r3, r3, r5
 80081e2:	4628      	mov	r0, r5
 80081e4:	6013      	str	r3, [r2, #0]
 80081e6:	b004      	add	sp, #16
 80081e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80081f0:	eb00 0904 	add.w	r9, r0, r4
 80081f4:	d1e5      	bne.n	80081c2 <__cvt+0x6a>
 80081f6:	7803      	ldrb	r3, [r0, #0]
 80081f8:	2b30      	cmp	r3, #48	@ 0x30
 80081fa:	d10a      	bne.n	8008212 <__cvt+0xba>
 80081fc:	2200      	movs	r2, #0
 80081fe:	2300      	movs	r3, #0
 8008200:	4630      	mov	r0, r6
 8008202:	4639      	mov	r1, r7
 8008204:	f7f8 fc80 	bl	8000b08 <__aeabi_dcmpeq>
 8008208:	b918      	cbnz	r0, 8008212 <__cvt+0xba>
 800820a:	f1c4 0401 	rsb	r4, r4, #1
 800820e:	f8ca 4000 	str.w	r4, [sl]
 8008212:	f8da 3000 	ldr.w	r3, [sl]
 8008216:	4499      	add	r9, r3
 8008218:	e7d3      	b.n	80081c2 <__cvt+0x6a>
 800821a:	1c59      	adds	r1, r3, #1
 800821c:	9103      	str	r1, [sp, #12]
 800821e:	701a      	strb	r2, [r3, #0]
 8008220:	e7d9      	b.n	80081d6 <__cvt+0x7e>

08008222 <__exponent>:
 8008222:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008224:	2900      	cmp	r1, #0
 8008226:	bfba      	itte	lt
 8008228:	4249      	neglt	r1, r1
 800822a:	232d      	movlt	r3, #45	@ 0x2d
 800822c:	232b      	movge	r3, #43	@ 0x2b
 800822e:	2909      	cmp	r1, #9
 8008230:	7002      	strb	r2, [r0, #0]
 8008232:	7043      	strb	r3, [r0, #1]
 8008234:	dd29      	ble.n	800828a <__exponent+0x68>
 8008236:	f10d 0307 	add.w	r3, sp, #7
 800823a:	461d      	mov	r5, r3
 800823c:	270a      	movs	r7, #10
 800823e:	461a      	mov	r2, r3
 8008240:	fbb1 f6f7 	udiv	r6, r1, r7
 8008244:	fb07 1416 	mls	r4, r7, r6, r1
 8008248:	3430      	adds	r4, #48	@ 0x30
 800824a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800824e:	460c      	mov	r4, r1
 8008250:	2c63      	cmp	r4, #99	@ 0x63
 8008252:	f103 33ff 	add.w	r3, r3, #4294967295
 8008256:	4631      	mov	r1, r6
 8008258:	dcf1      	bgt.n	800823e <__exponent+0x1c>
 800825a:	3130      	adds	r1, #48	@ 0x30
 800825c:	1e94      	subs	r4, r2, #2
 800825e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008262:	1c41      	adds	r1, r0, #1
 8008264:	4623      	mov	r3, r4
 8008266:	42ab      	cmp	r3, r5
 8008268:	d30a      	bcc.n	8008280 <__exponent+0x5e>
 800826a:	f10d 0309 	add.w	r3, sp, #9
 800826e:	1a9b      	subs	r3, r3, r2
 8008270:	42ac      	cmp	r4, r5
 8008272:	bf88      	it	hi
 8008274:	2300      	movhi	r3, #0
 8008276:	3302      	adds	r3, #2
 8008278:	4403      	add	r3, r0
 800827a:	1a18      	subs	r0, r3, r0
 800827c:	b003      	add	sp, #12
 800827e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008280:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008284:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008288:	e7ed      	b.n	8008266 <__exponent+0x44>
 800828a:	2330      	movs	r3, #48	@ 0x30
 800828c:	3130      	adds	r1, #48	@ 0x30
 800828e:	7083      	strb	r3, [r0, #2]
 8008290:	70c1      	strb	r1, [r0, #3]
 8008292:	1d03      	adds	r3, r0, #4
 8008294:	e7f1      	b.n	800827a <__exponent+0x58>
	...

08008298 <_printf_float>:
 8008298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800829c:	b08d      	sub	sp, #52	@ 0x34
 800829e:	460c      	mov	r4, r1
 80082a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80082a4:	4616      	mov	r6, r2
 80082a6:	461f      	mov	r7, r3
 80082a8:	4605      	mov	r5, r0
 80082aa:	f000 fd01 	bl	8008cb0 <_localeconv_r>
 80082ae:	6803      	ldr	r3, [r0, #0]
 80082b0:	9304      	str	r3, [sp, #16]
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7f7 fffc 	bl	80002b0 <strlen>
 80082b8:	2300      	movs	r3, #0
 80082ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80082bc:	f8d8 3000 	ldr.w	r3, [r8]
 80082c0:	9005      	str	r0, [sp, #20]
 80082c2:	3307      	adds	r3, #7
 80082c4:	f023 0307 	bic.w	r3, r3, #7
 80082c8:	f103 0208 	add.w	r2, r3, #8
 80082cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80082d0:	f8d4 b000 	ldr.w	fp, [r4]
 80082d4:	f8c8 2000 	str.w	r2, [r8]
 80082d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80082dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80082e0:	9307      	str	r3, [sp, #28]
 80082e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80082e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80082ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082ee:	4b9c      	ldr	r3, [pc, #624]	@ (8008560 <_printf_float+0x2c8>)
 80082f0:	f04f 32ff 	mov.w	r2, #4294967295
 80082f4:	f7f8 fc3a 	bl	8000b6c <__aeabi_dcmpun>
 80082f8:	bb70      	cbnz	r0, 8008358 <_printf_float+0xc0>
 80082fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082fe:	4b98      	ldr	r3, [pc, #608]	@ (8008560 <_printf_float+0x2c8>)
 8008300:	f04f 32ff 	mov.w	r2, #4294967295
 8008304:	f7f8 fc14 	bl	8000b30 <__aeabi_dcmple>
 8008308:	bb30      	cbnz	r0, 8008358 <_printf_float+0xc0>
 800830a:	2200      	movs	r2, #0
 800830c:	2300      	movs	r3, #0
 800830e:	4640      	mov	r0, r8
 8008310:	4649      	mov	r1, r9
 8008312:	f7f8 fc03 	bl	8000b1c <__aeabi_dcmplt>
 8008316:	b110      	cbz	r0, 800831e <_printf_float+0x86>
 8008318:	232d      	movs	r3, #45	@ 0x2d
 800831a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800831e:	4a91      	ldr	r2, [pc, #580]	@ (8008564 <_printf_float+0x2cc>)
 8008320:	4b91      	ldr	r3, [pc, #580]	@ (8008568 <_printf_float+0x2d0>)
 8008322:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008326:	bf94      	ite	ls
 8008328:	4690      	movls	r8, r2
 800832a:	4698      	movhi	r8, r3
 800832c:	2303      	movs	r3, #3
 800832e:	6123      	str	r3, [r4, #16]
 8008330:	f02b 0304 	bic.w	r3, fp, #4
 8008334:	6023      	str	r3, [r4, #0]
 8008336:	f04f 0900 	mov.w	r9, #0
 800833a:	9700      	str	r7, [sp, #0]
 800833c:	4633      	mov	r3, r6
 800833e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008340:	4621      	mov	r1, r4
 8008342:	4628      	mov	r0, r5
 8008344:	f000 f9d2 	bl	80086ec <_printf_common>
 8008348:	3001      	adds	r0, #1
 800834a:	f040 808d 	bne.w	8008468 <_printf_float+0x1d0>
 800834e:	f04f 30ff 	mov.w	r0, #4294967295
 8008352:	b00d      	add	sp, #52	@ 0x34
 8008354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008358:	4642      	mov	r2, r8
 800835a:	464b      	mov	r3, r9
 800835c:	4640      	mov	r0, r8
 800835e:	4649      	mov	r1, r9
 8008360:	f7f8 fc04 	bl	8000b6c <__aeabi_dcmpun>
 8008364:	b140      	cbz	r0, 8008378 <_printf_float+0xe0>
 8008366:	464b      	mov	r3, r9
 8008368:	2b00      	cmp	r3, #0
 800836a:	bfbc      	itt	lt
 800836c:	232d      	movlt	r3, #45	@ 0x2d
 800836e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008372:	4a7e      	ldr	r2, [pc, #504]	@ (800856c <_printf_float+0x2d4>)
 8008374:	4b7e      	ldr	r3, [pc, #504]	@ (8008570 <_printf_float+0x2d8>)
 8008376:	e7d4      	b.n	8008322 <_printf_float+0x8a>
 8008378:	6863      	ldr	r3, [r4, #4]
 800837a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800837e:	9206      	str	r2, [sp, #24]
 8008380:	1c5a      	adds	r2, r3, #1
 8008382:	d13b      	bne.n	80083fc <_printf_float+0x164>
 8008384:	2306      	movs	r3, #6
 8008386:	6063      	str	r3, [r4, #4]
 8008388:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800838c:	2300      	movs	r3, #0
 800838e:	6022      	str	r2, [r4, #0]
 8008390:	9303      	str	r3, [sp, #12]
 8008392:	ab0a      	add	r3, sp, #40	@ 0x28
 8008394:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008398:	ab09      	add	r3, sp, #36	@ 0x24
 800839a:	9300      	str	r3, [sp, #0]
 800839c:	6861      	ldr	r1, [r4, #4]
 800839e:	ec49 8b10 	vmov	d0, r8, r9
 80083a2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80083a6:	4628      	mov	r0, r5
 80083a8:	f7ff fed6 	bl	8008158 <__cvt>
 80083ac:	9b06      	ldr	r3, [sp, #24]
 80083ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80083b0:	2b47      	cmp	r3, #71	@ 0x47
 80083b2:	4680      	mov	r8, r0
 80083b4:	d129      	bne.n	800840a <_printf_float+0x172>
 80083b6:	1cc8      	adds	r0, r1, #3
 80083b8:	db02      	blt.n	80083c0 <_printf_float+0x128>
 80083ba:	6863      	ldr	r3, [r4, #4]
 80083bc:	4299      	cmp	r1, r3
 80083be:	dd41      	ble.n	8008444 <_printf_float+0x1ac>
 80083c0:	f1aa 0a02 	sub.w	sl, sl, #2
 80083c4:	fa5f fa8a 	uxtb.w	sl, sl
 80083c8:	3901      	subs	r1, #1
 80083ca:	4652      	mov	r2, sl
 80083cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80083d0:	9109      	str	r1, [sp, #36]	@ 0x24
 80083d2:	f7ff ff26 	bl	8008222 <__exponent>
 80083d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80083d8:	1813      	adds	r3, r2, r0
 80083da:	2a01      	cmp	r2, #1
 80083dc:	4681      	mov	r9, r0
 80083de:	6123      	str	r3, [r4, #16]
 80083e0:	dc02      	bgt.n	80083e8 <_printf_float+0x150>
 80083e2:	6822      	ldr	r2, [r4, #0]
 80083e4:	07d2      	lsls	r2, r2, #31
 80083e6:	d501      	bpl.n	80083ec <_printf_float+0x154>
 80083e8:	3301      	adds	r3, #1
 80083ea:	6123      	str	r3, [r4, #16]
 80083ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d0a2      	beq.n	800833a <_printf_float+0xa2>
 80083f4:	232d      	movs	r3, #45	@ 0x2d
 80083f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083fa:	e79e      	b.n	800833a <_printf_float+0xa2>
 80083fc:	9a06      	ldr	r2, [sp, #24]
 80083fe:	2a47      	cmp	r2, #71	@ 0x47
 8008400:	d1c2      	bne.n	8008388 <_printf_float+0xf0>
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1c0      	bne.n	8008388 <_printf_float+0xf0>
 8008406:	2301      	movs	r3, #1
 8008408:	e7bd      	b.n	8008386 <_printf_float+0xee>
 800840a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800840e:	d9db      	bls.n	80083c8 <_printf_float+0x130>
 8008410:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008414:	d118      	bne.n	8008448 <_printf_float+0x1b0>
 8008416:	2900      	cmp	r1, #0
 8008418:	6863      	ldr	r3, [r4, #4]
 800841a:	dd0b      	ble.n	8008434 <_printf_float+0x19c>
 800841c:	6121      	str	r1, [r4, #16]
 800841e:	b913      	cbnz	r3, 8008426 <_printf_float+0x18e>
 8008420:	6822      	ldr	r2, [r4, #0]
 8008422:	07d0      	lsls	r0, r2, #31
 8008424:	d502      	bpl.n	800842c <_printf_float+0x194>
 8008426:	3301      	adds	r3, #1
 8008428:	440b      	add	r3, r1
 800842a:	6123      	str	r3, [r4, #16]
 800842c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800842e:	f04f 0900 	mov.w	r9, #0
 8008432:	e7db      	b.n	80083ec <_printf_float+0x154>
 8008434:	b913      	cbnz	r3, 800843c <_printf_float+0x1a4>
 8008436:	6822      	ldr	r2, [r4, #0]
 8008438:	07d2      	lsls	r2, r2, #31
 800843a:	d501      	bpl.n	8008440 <_printf_float+0x1a8>
 800843c:	3302      	adds	r3, #2
 800843e:	e7f4      	b.n	800842a <_printf_float+0x192>
 8008440:	2301      	movs	r3, #1
 8008442:	e7f2      	b.n	800842a <_printf_float+0x192>
 8008444:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008448:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800844a:	4299      	cmp	r1, r3
 800844c:	db05      	blt.n	800845a <_printf_float+0x1c2>
 800844e:	6823      	ldr	r3, [r4, #0]
 8008450:	6121      	str	r1, [r4, #16]
 8008452:	07d8      	lsls	r0, r3, #31
 8008454:	d5ea      	bpl.n	800842c <_printf_float+0x194>
 8008456:	1c4b      	adds	r3, r1, #1
 8008458:	e7e7      	b.n	800842a <_printf_float+0x192>
 800845a:	2900      	cmp	r1, #0
 800845c:	bfd4      	ite	le
 800845e:	f1c1 0202 	rsble	r2, r1, #2
 8008462:	2201      	movgt	r2, #1
 8008464:	4413      	add	r3, r2
 8008466:	e7e0      	b.n	800842a <_printf_float+0x192>
 8008468:	6823      	ldr	r3, [r4, #0]
 800846a:	055a      	lsls	r2, r3, #21
 800846c:	d407      	bmi.n	800847e <_printf_float+0x1e6>
 800846e:	6923      	ldr	r3, [r4, #16]
 8008470:	4642      	mov	r2, r8
 8008472:	4631      	mov	r1, r6
 8008474:	4628      	mov	r0, r5
 8008476:	47b8      	blx	r7
 8008478:	3001      	adds	r0, #1
 800847a:	d12b      	bne.n	80084d4 <_printf_float+0x23c>
 800847c:	e767      	b.n	800834e <_printf_float+0xb6>
 800847e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008482:	f240 80dd 	bls.w	8008640 <_printf_float+0x3a8>
 8008486:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800848a:	2200      	movs	r2, #0
 800848c:	2300      	movs	r3, #0
 800848e:	f7f8 fb3b 	bl	8000b08 <__aeabi_dcmpeq>
 8008492:	2800      	cmp	r0, #0
 8008494:	d033      	beq.n	80084fe <_printf_float+0x266>
 8008496:	4a37      	ldr	r2, [pc, #220]	@ (8008574 <_printf_float+0x2dc>)
 8008498:	2301      	movs	r3, #1
 800849a:	4631      	mov	r1, r6
 800849c:	4628      	mov	r0, r5
 800849e:	47b8      	blx	r7
 80084a0:	3001      	adds	r0, #1
 80084a2:	f43f af54 	beq.w	800834e <_printf_float+0xb6>
 80084a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80084aa:	4543      	cmp	r3, r8
 80084ac:	db02      	blt.n	80084b4 <_printf_float+0x21c>
 80084ae:	6823      	ldr	r3, [r4, #0]
 80084b0:	07d8      	lsls	r0, r3, #31
 80084b2:	d50f      	bpl.n	80084d4 <_printf_float+0x23c>
 80084b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084b8:	4631      	mov	r1, r6
 80084ba:	4628      	mov	r0, r5
 80084bc:	47b8      	blx	r7
 80084be:	3001      	adds	r0, #1
 80084c0:	f43f af45 	beq.w	800834e <_printf_float+0xb6>
 80084c4:	f04f 0900 	mov.w	r9, #0
 80084c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80084cc:	f104 0a1a 	add.w	sl, r4, #26
 80084d0:	45c8      	cmp	r8, r9
 80084d2:	dc09      	bgt.n	80084e8 <_printf_float+0x250>
 80084d4:	6823      	ldr	r3, [r4, #0]
 80084d6:	079b      	lsls	r3, r3, #30
 80084d8:	f100 8103 	bmi.w	80086e2 <_printf_float+0x44a>
 80084dc:	68e0      	ldr	r0, [r4, #12]
 80084de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084e0:	4298      	cmp	r0, r3
 80084e2:	bfb8      	it	lt
 80084e4:	4618      	movlt	r0, r3
 80084e6:	e734      	b.n	8008352 <_printf_float+0xba>
 80084e8:	2301      	movs	r3, #1
 80084ea:	4652      	mov	r2, sl
 80084ec:	4631      	mov	r1, r6
 80084ee:	4628      	mov	r0, r5
 80084f0:	47b8      	blx	r7
 80084f2:	3001      	adds	r0, #1
 80084f4:	f43f af2b 	beq.w	800834e <_printf_float+0xb6>
 80084f8:	f109 0901 	add.w	r9, r9, #1
 80084fc:	e7e8      	b.n	80084d0 <_printf_float+0x238>
 80084fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008500:	2b00      	cmp	r3, #0
 8008502:	dc39      	bgt.n	8008578 <_printf_float+0x2e0>
 8008504:	4a1b      	ldr	r2, [pc, #108]	@ (8008574 <_printf_float+0x2dc>)
 8008506:	2301      	movs	r3, #1
 8008508:	4631      	mov	r1, r6
 800850a:	4628      	mov	r0, r5
 800850c:	47b8      	blx	r7
 800850e:	3001      	adds	r0, #1
 8008510:	f43f af1d 	beq.w	800834e <_printf_float+0xb6>
 8008514:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008518:	ea59 0303 	orrs.w	r3, r9, r3
 800851c:	d102      	bne.n	8008524 <_printf_float+0x28c>
 800851e:	6823      	ldr	r3, [r4, #0]
 8008520:	07d9      	lsls	r1, r3, #31
 8008522:	d5d7      	bpl.n	80084d4 <_printf_float+0x23c>
 8008524:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008528:	4631      	mov	r1, r6
 800852a:	4628      	mov	r0, r5
 800852c:	47b8      	blx	r7
 800852e:	3001      	adds	r0, #1
 8008530:	f43f af0d 	beq.w	800834e <_printf_float+0xb6>
 8008534:	f04f 0a00 	mov.w	sl, #0
 8008538:	f104 0b1a 	add.w	fp, r4, #26
 800853c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800853e:	425b      	negs	r3, r3
 8008540:	4553      	cmp	r3, sl
 8008542:	dc01      	bgt.n	8008548 <_printf_float+0x2b0>
 8008544:	464b      	mov	r3, r9
 8008546:	e793      	b.n	8008470 <_printf_float+0x1d8>
 8008548:	2301      	movs	r3, #1
 800854a:	465a      	mov	r2, fp
 800854c:	4631      	mov	r1, r6
 800854e:	4628      	mov	r0, r5
 8008550:	47b8      	blx	r7
 8008552:	3001      	adds	r0, #1
 8008554:	f43f aefb 	beq.w	800834e <_printf_float+0xb6>
 8008558:	f10a 0a01 	add.w	sl, sl, #1
 800855c:	e7ee      	b.n	800853c <_printf_float+0x2a4>
 800855e:	bf00      	nop
 8008560:	7fefffff 	.word	0x7fefffff
 8008564:	0800c259 	.word	0x0800c259
 8008568:	0800c25d 	.word	0x0800c25d
 800856c:	0800c261 	.word	0x0800c261
 8008570:	0800c265 	.word	0x0800c265
 8008574:	0800c269 	.word	0x0800c269
 8008578:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800857a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800857e:	4553      	cmp	r3, sl
 8008580:	bfa8      	it	ge
 8008582:	4653      	movge	r3, sl
 8008584:	2b00      	cmp	r3, #0
 8008586:	4699      	mov	r9, r3
 8008588:	dc36      	bgt.n	80085f8 <_printf_float+0x360>
 800858a:	f04f 0b00 	mov.w	fp, #0
 800858e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008592:	f104 021a 	add.w	r2, r4, #26
 8008596:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008598:	9306      	str	r3, [sp, #24]
 800859a:	eba3 0309 	sub.w	r3, r3, r9
 800859e:	455b      	cmp	r3, fp
 80085a0:	dc31      	bgt.n	8008606 <_printf_float+0x36e>
 80085a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a4:	459a      	cmp	sl, r3
 80085a6:	dc3a      	bgt.n	800861e <_printf_float+0x386>
 80085a8:	6823      	ldr	r3, [r4, #0]
 80085aa:	07da      	lsls	r2, r3, #31
 80085ac:	d437      	bmi.n	800861e <_printf_float+0x386>
 80085ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085b0:	ebaa 0903 	sub.w	r9, sl, r3
 80085b4:	9b06      	ldr	r3, [sp, #24]
 80085b6:	ebaa 0303 	sub.w	r3, sl, r3
 80085ba:	4599      	cmp	r9, r3
 80085bc:	bfa8      	it	ge
 80085be:	4699      	movge	r9, r3
 80085c0:	f1b9 0f00 	cmp.w	r9, #0
 80085c4:	dc33      	bgt.n	800862e <_printf_float+0x396>
 80085c6:	f04f 0800 	mov.w	r8, #0
 80085ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80085ce:	f104 0b1a 	add.w	fp, r4, #26
 80085d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085d4:	ebaa 0303 	sub.w	r3, sl, r3
 80085d8:	eba3 0309 	sub.w	r3, r3, r9
 80085dc:	4543      	cmp	r3, r8
 80085de:	f77f af79 	ble.w	80084d4 <_printf_float+0x23c>
 80085e2:	2301      	movs	r3, #1
 80085e4:	465a      	mov	r2, fp
 80085e6:	4631      	mov	r1, r6
 80085e8:	4628      	mov	r0, r5
 80085ea:	47b8      	blx	r7
 80085ec:	3001      	adds	r0, #1
 80085ee:	f43f aeae 	beq.w	800834e <_printf_float+0xb6>
 80085f2:	f108 0801 	add.w	r8, r8, #1
 80085f6:	e7ec      	b.n	80085d2 <_printf_float+0x33a>
 80085f8:	4642      	mov	r2, r8
 80085fa:	4631      	mov	r1, r6
 80085fc:	4628      	mov	r0, r5
 80085fe:	47b8      	blx	r7
 8008600:	3001      	adds	r0, #1
 8008602:	d1c2      	bne.n	800858a <_printf_float+0x2f2>
 8008604:	e6a3      	b.n	800834e <_printf_float+0xb6>
 8008606:	2301      	movs	r3, #1
 8008608:	4631      	mov	r1, r6
 800860a:	4628      	mov	r0, r5
 800860c:	9206      	str	r2, [sp, #24]
 800860e:	47b8      	blx	r7
 8008610:	3001      	adds	r0, #1
 8008612:	f43f ae9c 	beq.w	800834e <_printf_float+0xb6>
 8008616:	9a06      	ldr	r2, [sp, #24]
 8008618:	f10b 0b01 	add.w	fp, fp, #1
 800861c:	e7bb      	b.n	8008596 <_printf_float+0x2fe>
 800861e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008622:	4631      	mov	r1, r6
 8008624:	4628      	mov	r0, r5
 8008626:	47b8      	blx	r7
 8008628:	3001      	adds	r0, #1
 800862a:	d1c0      	bne.n	80085ae <_printf_float+0x316>
 800862c:	e68f      	b.n	800834e <_printf_float+0xb6>
 800862e:	9a06      	ldr	r2, [sp, #24]
 8008630:	464b      	mov	r3, r9
 8008632:	4442      	add	r2, r8
 8008634:	4631      	mov	r1, r6
 8008636:	4628      	mov	r0, r5
 8008638:	47b8      	blx	r7
 800863a:	3001      	adds	r0, #1
 800863c:	d1c3      	bne.n	80085c6 <_printf_float+0x32e>
 800863e:	e686      	b.n	800834e <_printf_float+0xb6>
 8008640:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008644:	f1ba 0f01 	cmp.w	sl, #1
 8008648:	dc01      	bgt.n	800864e <_printf_float+0x3b6>
 800864a:	07db      	lsls	r3, r3, #31
 800864c:	d536      	bpl.n	80086bc <_printf_float+0x424>
 800864e:	2301      	movs	r3, #1
 8008650:	4642      	mov	r2, r8
 8008652:	4631      	mov	r1, r6
 8008654:	4628      	mov	r0, r5
 8008656:	47b8      	blx	r7
 8008658:	3001      	adds	r0, #1
 800865a:	f43f ae78 	beq.w	800834e <_printf_float+0xb6>
 800865e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008662:	4631      	mov	r1, r6
 8008664:	4628      	mov	r0, r5
 8008666:	47b8      	blx	r7
 8008668:	3001      	adds	r0, #1
 800866a:	f43f ae70 	beq.w	800834e <_printf_float+0xb6>
 800866e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008672:	2200      	movs	r2, #0
 8008674:	2300      	movs	r3, #0
 8008676:	f10a 3aff 	add.w	sl, sl, #4294967295
 800867a:	f7f8 fa45 	bl	8000b08 <__aeabi_dcmpeq>
 800867e:	b9c0      	cbnz	r0, 80086b2 <_printf_float+0x41a>
 8008680:	4653      	mov	r3, sl
 8008682:	f108 0201 	add.w	r2, r8, #1
 8008686:	4631      	mov	r1, r6
 8008688:	4628      	mov	r0, r5
 800868a:	47b8      	blx	r7
 800868c:	3001      	adds	r0, #1
 800868e:	d10c      	bne.n	80086aa <_printf_float+0x412>
 8008690:	e65d      	b.n	800834e <_printf_float+0xb6>
 8008692:	2301      	movs	r3, #1
 8008694:	465a      	mov	r2, fp
 8008696:	4631      	mov	r1, r6
 8008698:	4628      	mov	r0, r5
 800869a:	47b8      	blx	r7
 800869c:	3001      	adds	r0, #1
 800869e:	f43f ae56 	beq.w	800834e <_printf_float+0xb6>
 80086a2:	f108 0801 	add.w	r8, r8, #1
 80086a6:	45d0      	cmp	r8, sl
 80086a8:	dbf3      	blt.n	8008692 <_printf_float+0x3fa>
 80086aa:	464b      	mov	r3, r9
 80086ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80086b0:	e6df      	b.n	8008472 <_printf_float+0x1da>
 80086b2:	f04f 0800 	mov.w	r8, #0
 80086b6:	f104 0b1a 	add.w	fp, r4, #26
 80086ba:	e7f4      	b.n	80086a6 <_printf_float+0x40e>
 80086bc:	2301      	movs	r3, #1
 80086be:	4642      	mov	r2, r8
 80086c0:	e7e1      	b.n	8008686 <_printf_float+0x3ee>
 80086c2:	2301      	movs	r3, #1
 80086c4:	464a      	mov	r2, r9
 80086c6:	4631      	mov	r1, r6
 80086c8:	4628      	mov	r0, r5
 80086ca:	47b8      	blx	r7
 80086cc:	3001      	adds	r0, #1
 80086ce:	f43f ae3e 	beq.w	800834e <_printf_float+0xb6>
 80086d2:	f108 0801 	add.w	r8, r8, #1
 80086d6:	68e3      	ldr	r3, [r4, #12]
 80086d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086da:	1a5b      	subs	r3, r3, r1
 80086dc:	4543      	cmp	r3, r8
 80086de:	dcf0      	bgt.n	80086c2 <_printf_float+0x42a>
 80086e0:	e6fc      	b.n	80084dc <_printf_float+0x244>
 80086e2:	f04f 0800 	mov.w	r8, #0
 80086e6:	f104 0919 	add.w	r9, r4, #25
 80086ea:	e7f4      	b.n	80086d6 <_printf_float+0x43e>

080086ec <_printf_common>:
 80086ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086f0:	4616      	mov	r6, r2
 80086f2:	4698      	mov	r8, r3
 80086f4:	688a      	ldr	r2, [r1, #8]
 80086f6:	690b      	ldr	r3, [r1, #16]
 80086f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80086fc:	4293      	cmp	r3, r2
 80086fe:	bfb8      	it	lt
 8008700:	4613      	movlt	r3, r2
 8008702:	6033      	str	r3, [r6, #0]
 8008704:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008708:	4607      	mov	r7, r0
 800870a:	460c      	mov	r4, r1
 800870c:	b10a      	cbz	r2, 8008712 <_printf_common+0x26>
 800870e:	3301      	adds	r3, #1
 8008710:	6033      	str	r3, [r6, #0]
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	0699      	lsls	r1, r3, #26
 8008716:	bf42      	ittt	mi
 8008718:	6833      	ldrmi	r3, [r6, #0]
 800871a:	3302      	addmi	r3, #2
 800871c:	6033      	strmi	r3, [r6, #0]
 800871e:	6825      	ldr	r5, [r4, #0]
 8008720:	f015 0506 	ands.w	r5, r5, #6
 8008724:	d106      	bne.n	8008734 <_printf_common+0x48>
 8008726:	f104 0a19 	add.w	sl, r4, #25
 800872a:	68e3      	ldr	r3, [r4, #12]
 800872c:	6832      	ldr	r2, [r6, #0]
 800872e:	1a9b      	subs	r3, r3, r2
 8008730:	42ab      	cmp	r3, r5
 8008732:	dc26      	bgt.n	8008782 <_printf_common+0x96>
 8008734:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008738:	6822      	ldr	r2, [r4, #0]
 800873a:	3b00      	subs	r3, #0
 800873c:	bf18      	it	ne
 800873e:	2301      	movne	r3, #1
 8008740:	0692      	lsls	r2, r2, #26
 8008742:	d42b      	bmi.n	800879c <_printf_common+0xb0>
 8008744:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008748:	4641      	mov	r1, r8
 800874a:	4638      	mov	r0, r7
 800874c:	47c8      	blx	r9
 800874e:	3001      	adds	r0, #1
 8008750:	d01e      	beq.n	8008790 <_printf_common+0xa4>
 8008752:	6823      	ldr	r3, [r4, #0]
 8008754:	6922      	ldr	r2, [r4, #16]
 8008756:	f003 0306 	and.w	r3, r3, #6
 800875a:	2b04      	cmp	r3, #4
 800875c:	bf02      	ittt	eq
 800875e:	68e5      	ldreq	r5, [r4, #12]
 8008760:	6833      	ldreq	r3, [r6, #0]
 8008762:	1aed      	subeq	r5, r5, r3
 8008764:	68a3      	ldr	r3, [r4, #8]
 8008766:	bf0c      	ite	eq
 8008768:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800876c:	2500      	movne	r5, #0
 800876e:	4293      	cmp	r3, r2
 8008770:	bfc4      	itt	gt
 8008772:	1a9b      	subgt	r3, r3, r2
 8008774:	18ed      	addgt	r5, r5, r3
 8008776:	2600      	movs	r6, #0
 8008778:	341a      	adds	r4, #26
 800877a:	42b5      	cmp	r5, r6
 800877c:	d11a      	bne.n	80087b4 <_printf_common+0xc8>
 800877e:	2000      	movs	r0, #0
 8008780:	e008      	b.n	8008794 <_printf_common+0xa8>
 8008782:	2301      	movs	r3, #1
 8008784:	4652      	mov	r2, sl
 8008786:	4641      	mov	r1, r8
 8008788:	4638      	mov	r0, r7
 800878a:	47c8      	blx	r9
 800878c:	3001      	adds	r0, #1
 800878e:	d103      	bne.n	8008798 <_printf_common+0xac>
 8008790:	f04f 30ff 	mov.w	r0, #4294967295
 8008794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008798:	3501      	adds	r5, #1
 800879a:	e7c6      	b.n	800872a <_printf_common+0x3e>
 800879c:	18e1      	adds	r1, r4, r3
 800879e:	1c5a      	adds	r2, r3, #1
 80087a0:	2030      	movs	r0, #48	@ 0x30
 80087a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80087a6:	4422      	add	r2, r4
 80087a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80087ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80087b0:	3302      	adds	r3, #2
 80087b2:	e7c7      	b.n	8008744 <_printf_common+0x58>
 80087b4:	2301      	movs	r3, #1
 80087b6:	4622      	mov	r2, r4
 80087b8:	4641      	mov	r1, r8
 80087ba:	4638      	mov	r0, r7
 80087bc:	47c8      	blx	r9
 80087be:	3001      	adds	r0, #1
 80087c0:	d0e6      	beq.n	8008790 <_printf_common+0xa4>
 80087c2:	3601      	adds	r6, #1
 80087c4:	e7d9      	b.n	800877a <_printf_common+0x8e>
	...

080087c8 <_printf_i>:
 80087c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087cc:	7e0f      	ldrb	r7, [r1, #24]
 80087ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80087d0:	2f78      	cmp	r7, #120	@ 0x78
 80087d2:	4691      	mov	r9, r2
 80087d4:	4680      	mov	r8, r0
 80087d6:	460c      	mov	r4, r1
 80087d8:	469a      	mov	sl, r3
 80087da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80087de:	d807      	bhi.n	80087f0 <_printf_i+0x28>
 80087e0:	2f62      	cmp	r7, #98	@ 0x62
 80087e2:	d80a      	bhi.n	80087fa <_printf_i+0x32>
 80087e4:	2f00      	cmp	r7, #0
 80087e6:	f000 80d2 	beq.w	800898e <_printf_i+0x1c6>
 80087ea:	2f58      	cmp	r7, #88	@ 0x58
 80087ec:	f000 80b9 	beq.w	8008962 <_printf_i+0x19a>
 80087f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80087f8:	e03a      	b.n	8008870 <_printf_i+0xa8>
 80087fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80087fe:	2b15      	cmp	r3, #21
 8008800:	d8f6      	bhi.n	80087f0 <_printf_i+0x28>
 8008802:	a101      	add	r1, pc, #4	@ (adr r1, 8008808 <_printf_i+0x40>)
 8008804:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008808:	08008861 	.word	0x08008861
 800880c:	08008875 	.word	0x08008875
 8008810:	080087f1 	.word	0x080087f1
 8008814:	080087f1 	.word	0x080087f1
 8008818:	080087f1 	.word	0x080087f1
 800881c:	080087f1 	.word	0x080087f1
 8008820:	08008875 	.word	0x08008875
 8008824:	080087f1 	.word	0x080087f1
 8008828:	080087f1 	.word	0x080087f1
 800882c:	080087f1 	.word	0x080087f1
 8008830:	080087f1 	.word	0x080087f1
 8008834:	08008975 	.word	0x08008975
 8008838:	0800889f 	.word	0x0800889f
 800883c:	0800892f 	.word	0x0800892f
 8008840:	080087f1 	.word	0x080087f1
 8008844:	080087f1 	.word	0x080087f1
 8008848:	08008997 	.word	0x08008997
 800884c:	080087f1 	.word	0x080087f1
 8008850:	0800889f 	.word	0x0800889f
 8008854:	080087f1 	.word	0x080087f1
 8008858:	080087f1 	.word	0x080087f1
 800885c:	08008937 	.word	0x08008937
 8008860:	6833      	ldr	r3, [r6, #0]
 8008862:	1d1a      	adds	r2, r3, #4
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	6032      	str	r2, [r6, #0]
 8008868:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800886c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008870:	2301      	movs	r3, #1
 8008872:	e09d      	b.n	80089b0 <_printf_i+0x1e8>
 8008874:	6833      	ldr	r3, [r6, #0]
 8008876:	6820      	ldr	r0, [r4, #0]
 8008878:	1d19      	adds	r1, r3, #4
 800887a:	6031      	str	r1, [r6, #0]
 800887c:	0606      	lsls	r6, r0, #24
 800887e:	d501      	bpl.n	8008884 <_printf_i+0xbc>
 8008880:	681d      	ldr	r5, [r3, #0]
 8008882:	e003      	b.n	800888c <_printf_i+0xc4>
 8008884:	0645      	lsls	r5, r0, #25
 8008886:	d5fb      	bpl.n	8008880 <_printf_i+0xb8>
 8008888:	f9b3 5000 	ldrsh.w	r5, [r3]
 800888c:	2d00      	cmp	r5, #0
 800888e:	da03      	bge.n	8008898 <_printf_i+0xd0>
 8008890:	232d      	movs	r3, #45	@ 0x2d
 8008892:	426d      	negs	r5, r5
 8008894:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008898:	4859      	ldr	r0, [pc, #356]	@ (8008a00 <_printf_i+0x238>)
 800889a:	230a      	movs	r3, #10
 800889c:	e011      	b.n	80088c2 <_printf_i+0xfa>
 800889e:	6821      	ldr	r1, [r4, #0]
 80088a0:	6833      	ldr	r3, [r6, #0]
 80088a2:	0608      	lsls	r0, r1, #24
 80088a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80088a8:	d402      	bmi.n	80088b0 <_printf_i+0xe8>
 80088aa:	0649      	lsls	r1, r1, #25
 80088ac:	bf48      	it	mi
 80088ae:	b2ad      	uxthmi	r5, r5
 80088b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80088b2:	4853      	ldr	r0, [pc, #332]	@ (8008a00 <_printf_i+0x238>)
 80088b4:	6033      	str	r3, [r6, #0]
 80088b6:	bf14      	ite	ne
 80088b8:	230a      	movne	r3, #10
 80088ba:	2308      	moveq	r3, #8
 80088bc:	2100      	movs	r1, #0
 80088be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80088c2:	6866      	ldr	r6, [r4, #4]
 80088c4:	60a6      	str	r6, [r4, #8]
 80088c6:	2e00      	cmp	r6, #0
 80088c8:	bfa2      	ittt	ge
 80088ca:	6821      	ldrge	r1, [r4, #0]
 80088cc:	f021 0104 	bicge.w	r1, r1, #4
 80088d0:	6021      	strge	r1, [r4, #0]
 80088d2:	b90d      	cbnz	r5, 80088d8 <_printf_i+0x110>
 80088d4:	2e00      	cmp	r6, #0
 80088d6:	d04b      	beq.n	8008970 <_printf_i+0x1a8>
 80088d8:	4616      	mov	r6, r2
 80088da:	fbb5 f1f3 	udiv	r1, r5, r3
 80088de:	fb03 5711 	mls	r7, r3, r1, r5
 80088e2:	5dc7      	ldrb	r7, [r0, r7]
 80088e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80088e8:	462f      	mov	r7, r5
 80088ea:	42bb      	cmp	r3, r7
 80088ec:	460d      	mov	r5, r1
 80088ee:	d9f4      	bls.n	80088da <_printf_i+0x112>
 80088f0:	2b08      	cmp	r3, #8
 80088f2:	d10b      	bne.n	800890c <_printf_i+0x144>
 80088f4:	6823      	ldr	r3, [r4, #0]
 80088f6:	07df      	lsls	r7, r3, #31
 80088f8:	d508      	bpl.n	800890c <_printf_i+0x144>
 80088fa:	6923      	ldr	r3, [r4, #16]
 80088fc:	6861      	ldr	r1, [r4, #4]
 80088fe:	4299      	cmp	r1, r3
 8008900:	bfde      	ittt	le
 8008902:	2330      	movle	r3, #48	@ 0x30
 8008904:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008908:	f106 36ff 	addle.w	r6, r6, #4294967295
 800890c:	1b92      	subs	r2, r2, r6
 800890e:	6122      	str	r2, [r4, #16]
 8008910:	f8cd a000 	str.w	sl, [sp]
 8008914:	464b      	mov	r3, r9
 8008916:	aa03      	add	r2, sp, #12
 8008918:	4621      	mov	r1, r4
 800891a:	4640      	mov	r0, r8
 800891c:	f7ff fee6 	bl	80086ec <_printf_common>
 8008920:	3001      	adds	r0, #1
 8008922:	d14a      	bne.n	80089ba <_printf_i+0x1f2>
 8008924:	f04f 30ff 	mov.w	r0, #4294967295
 8008928:	b004      	add	sp, #16
 800892a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800892e:	6823      	ldr	r3, [r4, #0]
 8008930:	f043 0320 	orr.w	r3, r3, #32
 8008934:	6023      	str	r3, [r4, #0]
 8008936:	4833      	ldr	r0, [pc, #204]	@ (8008a04 <_printf_i+0x23c>)
 8008938:	2778      	movs	r7, #120	@ 0x78
 800893a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800893e:	6823      	ldr	r3, [r4, #0]
 8008940:	6831      	ldr	r1, [r6, #0]
 8008942:	061f      	lsls	r7, r3, #24
 8008944:	f851 5b04 	ldr.w	r5, [r1], #4
 8008948:	d402      	bmi.n	8008950 <_printf_i+0x188>
 800894a:	065f      	lsls	r7, r3, #25
 800894c:	bf48      	it	mi
 800894e:	b2ad      	uxthmi	r5, r5
 8008950:	6031      	str	r1, [r6, #0]
 8008952:	07d9      	lsls	r1, r3, #31
 8008954:	bf44      	itt	mi
 8008956:	f043 0320 	orrmi.w	r3, r3, #32
 800895a:	6023      	strmi	r3, [r4, #0]
 800895c:	b11d      	cbz	r5, 8008966 <_printf_i+0x19e>
 800895e:	2310      	movs	r3, #16
 8008960:	e7ac      	b.n	80088bc <_printf_i+0xf4>
 8008962:	4827      	ldr	r0, [pc, #156]	@ (8008a00 <_printf_i+0x238>)
 8008964:	e7e9      	b.n	800893a <_printf_i+0x172>
 8008966:	6823      	ldr	r3, [r4, #0]
 8008968:	f023 0320 	bic.w	r3, r3, #32
 800896c:	6023      	str	r3, [r4, #0]
 800896e:	e7f6      	b.n	800895e <_printf_i+0x196>
 8008970:	4616      	mov	r6, r2
 8008972:	e7bd      	b.n	80088f0 <_printf_i+0x128>
 8008974:	6833      	ldr	r3, [r6, #0]
 8008976:	6825      	ldr	r5, [r4, #0]
 8008978:	6961      	ldr	r1, [r4, #20]
 800897a:	1d18      	adds	r0, r3, #4
 800897c:	6030      	str	r0, [r6, #0]
 800897e:	062e      	lsls	r6, r5, #24
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	d501      	bpl.n	8008988 <_printf_i+0x1c0>
 8008984:	6019      	str	r1, [r3, #0]
 8008986:	e002      	b.n	800898e <_printf_i+0x1c6>
 8008988:	0668      	lsls	r0, r5, #25
 800898a:	d5fb      	bpl.n	8008984 <_printf_i+0x1bc>
 800898c:	8019      	strh	r1, [r3, #0]
 800898e:	2300      	movs	r3, #0
 8008990:	6123      	str	r3, [r4, #16]
 8008992:	4616      	mov	r6, r2
 8008994:	e7bc      	b.n	8008910 <_printf_i+0x148>
 8008996:	6833      	ldr	r3, [r6, #0]
 8008998:	1d1a      	adds	r2, r3, #4
 800899a:	6032      	str	r2, [r6, #0]
 800899c:	681e      	ldr	r6, [r3, #0]
 800899e:	6862      	ldr	r2, [r4, #4]
 80089a0:	2100      	movs	r1, #0
 80089a2:	4630      	mov	r0, r6
 80089a4:	f7f7 fc34 	bl	8000210 <memchr>
 80089a8:	b108      	cbz	r0, 80089ae <_printf_i+0x1e6>
 80089aa:	1b80      	subs	r0, r0, r6
 80089ac:	6060      	str	r0, [r4, #4]
 80089ae:	6863      	ldr	r3, [r4, #4]
 80089b0:	6123      	str	r3, [r4, #16]
 80089b2:	2300      	movs	r3, #0
 80089b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089b8:	e7aa      	b.n	8008910 <_printf_i+0x148>
 80089ba:	6923      	ldr	r3, [r4, #16]
 80089bc:	4632      	mov	r2, r6
 80089be:	4649      	mov	r1, r9
 80089c0:	4640      	mov	r0, r8
 80089c2:	47d0      	blx	sl
 80089c4:	3001      	adds	r0, #1
 80089c6:	d0ad      	beq.n	8008924 <_printf_i+0x15c>
 80089c8:	6823      	ldr	r3, [r4, #0]
 80089ca:	079b      	lsls	r3, r3, #30
 80089cc:	d413      	bmi.n	80089f6 <_printf_i+0x22e>
 80089ce:	68e0      	ldr	r0, [r4, #12]
 80089d0:	9b03      	ldr	r3, [sp, #12]
 80089d2:	4298      	cmp	r0, r3
 80089d4:	bfb8      	it	lt
 80089d6:	4618      	movlt	r0, r3
 80089d8:	e7a6      	b.n	8008928 <_printf_i+0x160>
 80089da:	2301      	movs	r3, #1
 80089dc:	4632      	mov	r2, r6
 80089de:	4649      	mov	r1, r9
 80089e0:	4640      	mov	r0, r8
 80089e2:	47d0      	blx	sl
 80089e4:	3001      	adds	r0, #1
 80089e6:	d09d      	beq.n	8008924 <_printf_i+0x15c>
 80089e8:	3501      	adds	r5, #1
 80089ea:	68e3      	ldr	r3, [r4, #12]
 80089ec:	9903      	ldr	r1, [sp, #12]
 80089ee:	1a5b      	subs	r3, r3, r1
 80089f0:	42ab      	cmp	r3, r5
 80089f2:	dcf2      	bgt.n	80089da <_printf_i+0x212>
 80089f4:	e7eb      	b.n	80089ce <_printf_i+0x206>
 80089f6:	2500      	movs	r5, #0
 80089f8:	f104 0619 	add.w	r6, r4, #25
 80089fc:	e7f5      	b.n	80089ea <_printf_i+0x222>
 80089fe:	bf00      	nop
 8008a00:	0800c26b 	.word	0x0800c26b
 8008a04:	0800c27c 	.word	0x0800c27c

08008a08 <std>:
 8008a08:	2300      	movs	r3, #0
 8008a0a:	b510      	push	{r4, lr}
 8008a0c:	4604      	mov	r4, r0
 8008a0e:	e9c0 3300 	strd	r3, r3, [r0]
 8008a12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a16:	6083      	str	r3, [r0, #8]
 8008a18:	8181      	strh	r1, [r0, #12]
 8008a1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008a1c:	81c2      	strh	r2, [r0, #14]
 8008a1e:	6183      	str	r3, [r0, #24]
 8008a20:	4619      	mov	r1, r3
 8008a22:	2208      	movs	r2, #8
 8008a24:	305c      	adds	r0, #92	@ 0x5c
 8008a26:	f000 f928 	bl	8008c7a <memset>
 8008a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a60 <std+0x58>)
 8008a2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8008a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008a64 <std+0x5c>)
 8008a30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008a32:	4b0d      	ldr	r3, [pc, #52]	@ (8008a68 <std+0x60>)
 8008a34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008a36:	4b0d      	ldr	r3, [pc, #52]	@ (8008a6c <std+0x64>)
 8008a38:	6323      	str	r3, [r4, #48]	@ 0x30
 8008a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a70 <std+0x68>)
 8008a3c:	6224      	str	r4, [r4, #32]
 8008a3e:	429c      	cmp	r4, r3
 8008a40:	d006      	beq.n	8008a50 <std+0x48>
 8008a42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008a46:	4294      	cmp	r4, r2
 8008a48:	d002      	beq.n	8008a50 <std+0x48>
 8008a4a:	33d0      	adds	r3, #208	@ 0xd0
 8008a4c:	429c      	cmp	r4, r3
 8008a4e:	d105      	bne.n	8008a5c <std+0x54>
 8008a50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a58:	f000 b99e 	b.w	8008d98 <__retarget_lock_init_recursive>
 8008a5c:	bd10      	pop	{r4, pc}
 8008a5e:	bf00      	nop
 8008a60:	08008bf5 	.word	0x08008bf5
 8008a64:	08008c17 	.word	0x08008c17
 8008a68:	08008c4f 	.word	0x08008c4f
 8008a6c:	08008c73 	.word	0x08008c73
 8008a70:	20000d48 	.word	0x20000d48

08008a74 <stdio_exit_handler>:
 8008a74:	4a02      	ldr	r2, [pc, #8]	@ (8008a80 <stdio_exit_handler+0xc>)
 8008a76:	4903      	ldr	r1, [pc, #12]	@ (8008a84 <stdio_exit_handler+0x10>)
 8008a78:	4803      	ldr	r0, [pc, #12]	@ (8008a88 <stdio_exit_handler+0x14>)
 8008a7a:	f000 b869 	b.w	8008b50 <_fwalk_sglue>
 8008a7e:	bf00      	nop
 8008a80:	2000008c 	.word	0x2000008c
 8008a84:	0800b035 	.word	0x0800b035
 8008a88:	20000208 	.word	0x20000208

08008a8c <cleanup_stdio>:
 8008a8c:	6841      	ldr	r1, [r0, #4]
 8008a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8008ac0 <cleanup_stdio+0x34>)
 8008a90:	4299      	cmp	r1, r3
 8008a92:	b510      	push	{r4, lr}
 8008a94:	4604      	mov	r4, r0
 8008a96:	d001      	beq.n	8008a9c <cleanup_stdio+0x10>
 8008a98:	f002 facc 	bl	800b034 <_fflush_r>
 8008a9c:	68a1      	ldr	r1, [r4, #8]
 8008a9e:	4b09      	ldr	r3, [pc, #36]	@ (8008ac4 <cleanup_stdio+0x38>)
 8008aa0:	4299      	cmp	r1, r3
 8008aa2:	d002      	beq.n	8008aaa <cleanup_stdio+0x1e>
 8008aa4:	4620      	mov	r0, r4
 8008aa6:	f002 fac5 	bl	800b034 <_fflush_r>
 8008aaa:	68e1      	ldr	r1, [r4, #12]
 8008aac:	4b06      	ldr	r3, [pc, #24]	@ (8008ac8 <cleanup_stdio+0x3c>)
 8008aae:	4299      	cmp	r1, r3
 8008ab0:	d004      	beq.n	8008abc <cleanup_stdio+0x30>
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ab8:	f002 babc 	b.w	800b034 <_fflush_r>
 8008abc:	bd10      	pop	{r4, pc}
 8008abe:	bf00      	nop
 8008ac0:	20000d48 	.word	0x20000d48
 8008ac4:	20000db0 	.word	0x20000db0
 8008ac8:	20000e18 	.word	0x20000e18

08008acc <global_stdio_init.part.0>:
 8008acc:	b510      	push	{r4, lr}
 8008ace:	4b0b      	ldr	r3, [pc, #44]	@ (8008afc <global_stdio_init.part.0+0x30>)
 8008ad0:	4c0b      	ldr	r4, [pc, #44]	@ (8008b00 <global_stdio_init.part.0+0x34>)
 8008ad2:	4a0c      	ldr	r2, [pc, #48]	@ (8008b04 <global_stdio_init.part.0+0x38>)
 8008ad4:	601a      	str	r2, [r3, #0]
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	2200      	movs	r2, #0
 8008ada:	2104      	movs	r1, #4
 8008adc:	f7ff ff94 	bl	8008a08 <std>
 8008ae0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	2109      	movs	r1, #9
 8008ae8:	f7ff ff8e 	bl	8008a08 <std>
 8008aec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008af0:	2202      	movs	r2, #2
 8008af2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008af6:	2112      	movs	r1, #18
 8008af8:	f7ff bf86 	b.w	8008a08 <std>
 8008afc:	20000e80 	.word	0x20000e80
 8008b00:	20000d48 	.word	0x20000d48
 8008b04:	08008a75 	.word	0x08008a75

08008b08 <__sfp_lock_acquire>:
 8008b08:	4801      	ldr	r0, [pc, #4]	@ (8008b10 <__sfp_lock_acquire+0x8>)
 8008b0a:	f000 b946 	b.w	8008d9a <__retarget_lock_acquire_recursive>
 8008b0e:	bf00      	nop
 8008b10:	20000e89 	.word	0x20000e89

08008b14 <__sfp_lock_release>:
 8008b14:	4801      	ldr	r0, [pc, #4]	@ (8008b1c <__sfp_lock_release+0x8>)
 8008b16:	f000 b941 	b.w	8008d9c <__retarget_lock_release_recursive>
 8008b1a:	bf00      	nop
 8008b1c:	20000e89 	.word	0x20000e89

08008b20 <__sinit>:
 8008b20:	b510      	push	{r4, lr}
 8008b22:	4604      	mov	r4, r0
 8008b24:	f7ff fff0 	bl	8008b08 <__sfp_lock_acquire>
 8008b28:	6a23      	ldr	r3, [r4, #32]
 8008b2a:	b11b      	cbz	r3, 8008b34 <__sinit+0x14>
 8008b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b30:	f7ff bff0 	b.w	8008b14 <__sfp_lock_release>
 8008b34:	4b04      	ldr	r3, [pc, #16]	@ (8008b48 <__sinit+0x28>)
 8008b36:	6223      	str	r3, [r4, #32]
 8008b38:	4b04      	ldr	r3, [pc, #16]	@ (8008b4c <__sinit+0x2c>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d1f5      	bne.n	8008b2c <__sinit+0xc>
 8008b40:	f7ff ffc4 	bl	8008acc <global_stdio_init.part.0>
 8008b44:	e7f2      	b.n	8008b2c <__sinit+0xc>
 8008b46:	bf00      	nop
 8008b48:	08008a8d 	.word	0x08008a8d
 8008b4c:	20000e80 	.word	0x20000e80

08008b50 <_fwalk_sglue>:
 8008b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b54:	4607      	mov	r7, r0
 8008b56:	4688      	mov	r8, r1
 8008b58:	4614      	mov	r4, r2
 8008b5a:	2600      	movs	r6, #0
 8008b5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b60:	f1b9 0901 	subs.w	r9, r9, #1
 8008b64:	d505      	bpl.n	8008b72 <_fwalk_sglue+0x22>
 8008b66:	6824      	ldr	r4, [r4, #0]
 8008b68:	2c00      	cmp	r4, #0
 8008b6a:	d1f7      	bne.n	8008b5c <_fwalk_sglue+0xc>
 8008b6c:	4630      	mov	r0, r6
 8008b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b72:	89ab      	ldrh	r3, [r5, #12]
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d907      	bls.n	8008b88 <_fwalk_sglue+0x38>
 8008b78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	d003      	beq.n	8008b88 <_fwalk_sglue+0x38>
 8008b80:	4629      	mov	r1, r5
 8008b82:	4638      	mov	r0, r7
 8008b84:	47c0      	blx	r8
 8008b86:	4306      	orrs	r6, r0
 8008b88:	3568      	adds	r5, #104	@ 0x68
 8008b8a:	e7e9      	b.n	8008b60 <_fwalk_sglue+0x10>

08008b8c <sniprintf>:
 8008b8c:	b40c      	push	{r2, r3}
 8008b8e:	b530      	push	{r4, r5, lr}
 8008b90:	4b17      	ldr	r3, [pc, #92]	@ (8008bf0 <sniprintf+0x64>)
 8008b92:	1e0c      	subs	r4, r1, #0
 8008b94:	681d      	ldr	r5, [r3, #0]
 8008b96:	b09d      	sub	sp, #116	@ 0x74
 8008b98:	da08      	bge.n	8008bac <sniprintf+0x20>
 8008b9a:	238b      	movs	r3, #139	@ 0x8b
 8008b9c:	602b      	str	r3, [r5, #0]
 8008b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8008ba2:	b01d      	add	sp, #116	@ 0x74
 8008ba4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ba8:	b002      	add	sp, #8
 8008baa:	4770      	bx	lr
 8008bac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008bb0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008bb4:	bf14      	ite	ne
 8008bb6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008bba:	4623      	moveq	r3, r4
 8008bbc:	9304      	str	r3, [sp, #16]
 8008bbe:	9307      	str	r3, [sp, #28]
 8008bc0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008bc4:	9002      	str	r0, [sp, #8]
 8008bc6:	9006      	str	r0, [sp, #24]
 8008bc8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008bcc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008bce:	ab21      	add	r3, sp, #132	@ 0x84
 8008bd0:	a902      	add	r1, sp, #8
 8008bd2:	4628      	mov	r0, r5
 8008bd4:	9301      	str	r3, [sp, #4]
 8008bd6:	f002 f8ad 	bl	800ad34 <_svfiprintf_r>
 8008bda:	1c43      	adds	r3, r0, #1
 8008bdc:	bfbc      	itt	lt
 8008bde:	238b      	movlt	r3, #139	@ 0x8b
 8008be0:	602b      	strlt	r3, [r5, #0]
 8008be2:	2c00      	cmp	r4, #0
 8008be4:	d0dd      	beq.n	8008ba2 <sniprintf+0x16>
 8008be6:	9b02      	ldr	r3, [sp, #8]
 8008be8:	2200      	movs	r2, #0
 8008bea:	701a      	strb	r2, [r3, #0]
 8008bec:	e7d9      	b.n	8008ba2 <sniprintf+0x16>
 8008bee:	bf00      	nop
 8008bf0:	20000204 	.word	0x20000204

08008bf4 <__sread>:
 8008bf4:	b510      	push	{r4, lr}
 8008bf6:	460c      	mov	r4, r1
 8008bf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bfc:	f000 f87e 	bl	8008cfc <_read_r>
 8008c00:	2800      	cmp	r0, #0
 8008c02:	bfab      	itete	ge
 8008c04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008c06:	89a3      	ldrhlt	r3, [r4, #12]
 8008c08:	181b      	addge	r3, r3, r0
 8008c0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008c0e:	bfac      	ite	ge
 8008c10:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008c12:	81a3      	strhlt	r3, [r4, #12]
 8008c14:	bd10      	pop	{r4, pc}

08008c16 <__swrite>:
 8008c16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c1a:	461f      	mov	r7, r3
 8008c1c:	898b      	ldrh	r3, [r1, #12]
 8008c1e:	05db      	lsls	r3, r3, #23
 8008c20:	4605      	mov	r5, r0
 8008c22:	460c      	mov	r4, r1
 8008c24:	4616      	mov	r6, r2
 8008c26:	d505      	bpl.n	8008c34 <__swrite+0x1e>
 8008c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c2c:	2302      	movs	r3, #2
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f000 f852 	bl	8008cd8 <_lseek_r>
 8008c34:	89a3      	ldrh	r3, [r4, #12]
 8008c36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008c3e:	81a3      	strh	r3, [r4, #12]
 8008c40:	4632      	mov	r2, r6
 8008c42:	463b      	mov	r3, r7
 8008c44:	4628      	mov	r0, r5
 8008c46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c4a:	f000 b869 	b.w	8008d20 <_write_r>

08008c4e <__sseek>:
 8008c4e:	b510      	push	{r4, lr}
 8008c50:	460c      	mov	r4, r1
 8008c52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c56:	f000 f83f 	bl	8008cd8 <_lseek_r>
 8008c5a:	1c43      	adds	r3, r0, #1
 8008c5c:	89a3      	ldrh	r3, [r4, #12]
 8008c5e:	bf15      	itete	ne
 8008c60:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008c62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008c66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008c6a:	81a3      	strheq	r3, [r4, #12]
 8008c6c:	bf18      	it	ne
 8008c6e:	81a3      	strhne	r3, [r4, #12]
 8008c70:	bd10      	pop	{r4, pc}

08008c72 <__sclose>:
 8008c72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c76:	f000 b81f 	b.w	8008cb8 <_close_r>

08008c7a <memset>:
 8008c7a:	4402      	add	r2, r0
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d100      	bne.n	8008c84 <memset+0xa>
 8008c82:	4770      	bx	lr
 8008c84:	f803 1b01 	strb.w	r1, [r3], #1
 8008c88:	e7f9      	b.n	8008c7e <memset+0x4>

08008c8a <strncmp>:
 8008c8a:	b510      	push	{r4, lr}
 8008c8c:	b16a      	cbz	r2, 8008caa <strncmp+0x20>
 8008c8e:	3901      	subs	r1, #1
 8008c90:	1884      	adds	r4, r0, r2
 8008c92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c96:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d103      	bne.n	8008ca6 <strncmp+0x1c>
 8008c9e:	42a0      	cmp	r0, r4
 8008ca0:	d001      	beq.n	8008ca6 <strncmp+0x1c>
 8008ca2:	2a00      	cmp	r2, #0
 8008ca4:	d1f5      	bne.n	8008c92 <strncmp+0x8>
 8008ca6:	1ad0      	subs	r0, r2, r3
 8008ca8:	bd10      	pop	{r4, pc}
 8008caa:	4610      	mov	r0, r2
 8008cac:	e7fc      	b.n	8008ca8 <strncmp+0x1e>
	...

08008cb0 <_localeconv_r>:
 8008cb0:	4800      	ldr	r0, [pc, #0]	@ (8008cb4 <_localeconv_r+0x4>)
 8008cb2:	4770      	bx	lr
 8008cb4:	20000188 	.word	0x20000188

08008cb8 <_close_r>:
 8008cb8:	b538      	push	{r3, r4, r5, lr}
 8008cba:	4d06      	ldr	r5, [pc, #24]	@ (8008cd4 <_close_r+0x1c>)
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	4608      	mov	r0, r1
 8008cc2:	602b      	str	r3, [r5, #0]
 8008cc4:	f7f9 fe1d 	bl	8002902 <_close>
 8008cc8:	1c43      	adds	r3, r0, #1
 8008cca:	d102      	bne.n	8008cd2 <_close_r+0x1a>
 8008ccc:	682b      	ldr	r3, [r5, #0]
 8008cce:	b103      	cbz	r3, 8008cd2 <_close_r+0x1a>
 8008cd0:	6023      	str	r3, [r4, #0]
 8008cd2:	bd38      	pop	{r3, r4, r5, pc}
 8008cd4:	20000e84 	.word	0x20000e84

08008cd8 <_lseek_r>:
 8008cd8:	b538      	push	{r3, r4, r5, lr}
 8008cda:	4d07      	ldr	r5, [pc, #28]	@ (8008cf8 <_lseek_r+0x20>)
 8008cdc:	4604      	mov	r4, r0
 8008cde:	4608      	mov	r0, r1
 8008ce0:	4611      	mov	r1, r2
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	602a      	str	r2, [r5, #0]
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	f7f9 fe32 	bl	8002950 <_lseek>
 8008cec:	1c43      	adds	r3, r0, #1
 8008cee:	d102      	bne.n	8008cf6 <_lseek_r+0x1e>
 8008cf0:	682b      	ldr	r3, [r5, #0]
 8008cf2:	b103      	cbz	r3, 8008cf6 <_lseek_r+0x1e>
 8008cf4:	6023      	str	r3, [r4, #0]
 8008cf6:	bd38      	pop	{r3, r4, r5, pc}
 8008cf8:	20000e84 	.word	0x20000e84

08008cfc <_read_r>:
 8008cfc:	b538      	push	{r3, r4, r5, lr}
 8008cfe:	4d07      	ldr	r5, [pc, #28]	@ (8008d1c <_read_r+0x20>)
 8008d00:	4604      	mov	r4, r0
 8008d02:	4608      	mov	r0, r1
 8008d04:	4611      	mov	r1, r2
 8008d06:	2200      	movs	r2, #0
 8008d08:	602a      	str	r2, [r5, #0]
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	f7f9 fdc0 	bl	8002890 <_read>
 8008d10:	1c43      	adds	r3, r0, #1
 8008d12:	d102      	bne.n	8008d1a <_read_r+0x1e>
 8008d14:	682b      	ldr	r3, [r5, #0]
 8008d16:	b103      	cbz	r3, 8008d1a <_read_r+0x1e>
 8008d18:	6023      	str	r3, [r4, #0]
 8008d1a:	bd38      	pop	{r3, r4, r5, pc}
 8008d1c:	20000e84 	.word	0x20000e84

08008d20 <_write_r>:
 8008d20:	b538      	push	{r3, r4, r5, lr}
 8008d22:	4d07      	ldr	r5, [pc, #28]	@ (8008d40 <_write_r+0x20>)
 8008d24:	4604      	mov	r4, r0
 8008d26:	4608      	mov	r0, r1
 8008d28:	4611      	mov	r1, r2
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	602a      	str	r2, [r5, #0]
 8008d2e:	461a      	mov	r2, r3
 8008d30:	f7f9 fdcb 	bl	80028ca <_write>
 8008d34:	1c43      	adds	r3, r0, #1
 8008d36:	d102      	bne.n	8008d3e <_write_r+0x1e>
 8008d38:	682b      	ldr	r3, [r5, #0]
 8008d3a:	b103      	cbz	r3, 8008d3e <_write_r+0x1e>
 8008d3c:	6023      	str	r3, [r4, #0]
 8008d3e:	bd38      	pop	{r3, r4, r5, pc}
 8008d40:	20000e84 	.word	0x20000e84

08008d44 <__errno>:
 8008d44:	4b01      	ldr	r3, [pc, #4]	@ (8008d4c <__errno+0x8>)
 8008d46:	6818      	ldr	r0, [r3, #0]
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	20000204 	.word	0x20000204

08008d50 <__libc_init_array>:
 8008d50:	b570      	push	{r4, r5, r6, lr}
 8008d52:	4d0d      	ldr	r5, [pc, #52]	@ (8008d88 <__libc_init_array+0x38>)
 8008d54:	4c0d      	ldr	r4, [pc, #52]	@ (8008d8c <__libc_init_array+0x3c>)
 8008d56:	1b64      	subs	r4, r4, r5
 8008d58:	10a4      	asrs	r4, r4, #2
 8008d5a:	2600      	movs	r6, #0
 8008d5c:	42a6      	cmp	r6, r4
 8008d5e:	d109      	bne.n	8008d74 <__libc_init_array+0x24>
 8008d60:	4d0b      	ldr	r5, [pc, #44]	@ (8008d90 <__libc_init_array+0x40>)
 8008d62:	4c0c      	ldr	r4, [pc, #48]	@ (8008d94 <__libc_init_array+0x44>)
 8008d64:	f003 f8a0 	bl	800bea8 <_init>
 8008d68:	1b64      	subs	r4, r4, r5
 8008d6a:	10a4      	asrs	r4, r4, #2
 8008d6c:	2600      	movs	r6, #0
 8008d6e:	42a6      	cmp	r6, r4
 8008d70:	d105      	bne.n	8008d7e <__libc_init_array+0x2e>
 8008d72:	bd70      	pop	{r4, r5, r6, pc}
 8008d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d78:	4798      	blx	r3
 8008d7a:	3601      	adds	r6, #1
 8008d7c:	e7ee      	b.n	8008d5c <__libc_init_array+0xc>
 8008d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d82:	4798      	blx	r3
 8008d84:	3601      	adds	r6, #1
 8008d86:	e7f2      	b.n	8008d6e <__libc_init_array+0x1e>
 8008d88:	0800c548 	.word	0x0800c548
 8008d8c:	0800c548 	.word	0x0800c548
 8008d90:	0800c548 	.word	0x0800c548
 8008d94:	0800c54c 	.word	0x0800c54c

08008d98 <__retarget_lock_init_recursive>:
 8008d98:	4770      	bx	lr

08008d9a <__retarget_lock_acquire_recursive>:
 8008d9a:	4770      	bx	lr

08008d9c <__retarget_lock_release_recursive>:
 8008d9c:	4770      	bx	lr

08008d9e <memcpy>:
 8008d9e:	440a      	add	r2, r1
 8008da0:	4291      	cmp	r1, r2
 8008da2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008da6:	d100      	bne.n	8008daa <memcpy+0xc>
 8008da8:	4770      	bx	lr
 8008daa:	b510      	push	{r4, lr}
 8008dac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008db0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008db4:	4291      	cmp	r1, r2
 8008db6:	d1f9      	bne.n	8008dac <memcpy+0xe>
 8008db8:	bd10      	pop	{r4, pc}
 8008dba:	0000      	movs	r0, r0
 8008dbc:	0000      	movs	r0, r0
	...

08008dc0 <nan>:
 8008dc0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008dc8 <nan+0x8>
 8008dc4:	4770      	bx	lr
 8008dc6:	bf00      	nop
 8008dc8:	00000000 	.word	0x00000000
 8008dcc:	7ff80000 	.word	0x7ff80000

08008dd0 <quorem>:
 8008dd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd4:	6903      	ldr	r3, [r0, #16]
 8008dd6:	690c      	ldr	r4, [r1, #16]
 8008dd8:	42a3      	cmp	r3, r4
 8008dda:	4607      	mov	r7, r0
 8008ddc:	db7e      	blt.n	8008edc <quorem+0x10c>
 8008dde:	3c01      	subs	r4, #1
 8008de0:	f101 0814 	add.w	r8, r1, #20
 8008de4:	00a3      	lsls	r3, r4, #2
 8008de6:	f100 0514 	add.w	r5, r0, #20
 8008dea:	9300      	str	r3, [sp, #0]
 8008dec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008df0:	9301      	str	r3, [sp, #4]
 8008df2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008df6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008e02:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e06:	d32e      	bcc.n	8008e66 <quorem+0x96>
 8008e08:	f04f 0a00 	mov.w	sl, #0
 8008e0c:	46c4      	mov	ip, r8
 8008e0e:	46ae      	mov	lr, r5
 8008e10:	46d3      	mov	fp, sl
 8008e12:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008e16:	b298      	uxth	r0, r3
 8008e18:	fb06 a000 	mla	r0, r6, r0, sl
 8008e1c:	0c02      	lsrs	r2, r0, #16
 8008e1e:	0c1b      	lsrs	r3, r3, #16
 8008e20:	fb06 2303 	mla	r3, r6, r3, r2
 8008e24:	f8de 2000 	ldr.w	r2, [lr]
 8008e28:	b280      	uxth	r0, r0
 8008e2a:	b292      	uxth	r2, r2
 8008e2c:	1a12      	subs	r2, r2, r0
 8008e2e:	445a      	add	r2, fp
 8008e30:	f8de 0000 	ldr.w	r0, [lr]
 8008e34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008e3e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008e42:	b292      	uxth	r2, r2
 8008e44:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008e48:	45e1      	cmp	r9, ip
 8008e4a:	f84e 2b04 	str.w	r2, [lr], #4
 8008e4e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008e52:	d2de      	bcs.n	8008e12 <quorem+0x42>
 8008e54:	9b00      	ldr	r3, [sp, #0]
 8008e56:	58eb      	ldr	r3, [r5, r3]
 8008e58:	b92b      	cbnz	r3, 8008e66 <quorem+0x96>
 8008e5a:	9b01      	ldr	r3, [sp, #4]
 8008e5c:	3b04      	subs	r3, #4
 8008e5e:	429d      	cmp	r5, r3
 8008e60:	461a      	mov	r2, r3
 8008e62:	d32f      	bcc.n	8008ec4 <quorem+0xf4>
 8008e64:	613c      	str	r4, [r7, #16]
 8008e66:	4638      	mov	r0, r7
 8008e68:	f001 fd0e 	bl	800a888 <__mcmp>
 8008e6c:	2800      	cmp	r0, #0
 8008e6e:	db25      	blt.n	8008ebc <quorem+0xec>
 8008e70:	4629      	mov	r1, r5
 8008e72:	2000      	movs	r0, #0
 8008e74:	f858 2b04 	ldr.w	r2, [r8], #4
 8008e78:	f8d1 c000 	ldr.w	ip, [r1]
 8008e7c:	fa1f fe82 	uxth.w	lr, r2
 8008e80:	fa1f f38c 	uxth.w	r3, ip
 8008e84:	eba3 030e 	sub.w	r3, r3, lr
 8008e88:	4403      	add	r3, r0
 8008e8a:	0c12      	lsrs	r2, r2, #16
 8008e8c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008e90:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e9a:	45c1      	cmp	r9, r8
 8008e9c:	f841 3b04 	str.w	r3, [r1], #4
 8008ea0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008ea4:	d2e6      	bcs.n	8008e74 <quorem+0xa4>
 8008ea6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008eaa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008eae:	b922      	cbnz	r2, 8008eba <quorem+0xea>
 8008eb0:	3b04      	subs	r3, #4
 8008eb2:	429d      	cmp	r5, r3
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	d30b      	bcc.n	8008ed0 <quorem+0x100>
 8008eb8:	613c      	str	r4, [r7, #16]
 8008eba:	3601      	adds	r6, #1
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	b003      	add	sp, #12
 8008ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ec4:	6812      	ldr	r2, [r2, #0]
 8008ec6:	3b04      	subs	r3, #4
 8008ec8:	2a00      	cmp	r2, #0
 8008eca:	d1cb      	bne.n	8008e64 <quorem+0x94>
 8008ecc:	3c01      	subs	r4, #1
 8008ece:	e7c6      	b.n	8008e5e <quorem+0x8e>
 8008ed0:	6812      	ldr	r2, [r2, #0]
 8008ed2:	3b04      	subs	r3, #4
 8008ed4:	2a00      	cmp	r2, #0
 8008ed6:	d1ef      	bne.n	8008eb8 <quorem+0xe8>
 8008ed8:	3c01      	subs	r4, #1
 8008eda:	e7ea      	b.n	8008eb2 <quorem+0xe2>
 8008edc:	2000      	movs	r0, #0
 8008ede:	e7ee      	b.n	8008ebe <quorem+0xee>

08008ee0 <_dtoa_r>:
 8008ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee4:	69c7      	ldr	r7, [r0, #28]
 8008ee6:	b099      	sub	sp, #100	@ 0x64
 8008ee8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008eec:	ec55 4b10 	vmov	r4, r5, d0
 8008ef0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008ef2:	9109      	str	r1, [sp, #36]	@ 0x24
 8008ef4:	4683      	mov	fp, r0
 8008ef6:	920e      	str	r2, [sp, #56]	@ 0x38
 8008ef8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008efa:	b97f      	cbnz	r7, 8008f1c <_dtoa_r+0x3c>
 8008efc:	2010      	movs	r0, #16
 8008efe:	f001 f937 	bl	800a170 <malloc>
 8008f02:	4602      	mov	r2, r0
 8008f04:	f8cb 001c 	str.w	r0, [fp, #28]
 8008f08:	b920      	cbnz	r0, 8008f14 <_dtoa_r+0x34>
 8008f0a:	4ba7      	ldr	r3, [pc, #668]	@ (80091a8 <_dtoa_r+0x2c8>)
 8008f0c:	21ef      	movs	r1, #239	@ 0xef
 8008f0e:	48a7      	ldr	r0, [pc, #668]	@ (80091ac <_dtoa_r+0x2cc>)
 8008f10:	f002 f8e2 	bl	800b0d8 <__assert_func>
 8008f14:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008f18:	6007      	str	r7, [r0, #0]
 8008f1a:	60c7      	str	r7, [r0, #12]
 8008f1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008f20:	6819      	ldr	r1, [r3, #0]
 8008f22:	b159      	cbz	r1, 8008f3c <_dtoa_r+0x5c>
 8008f24:	685a      	ldr	r2, [r3, #4]
 8008f26:	604a      	str	r2, [r1, #4]
 8008f28:	2301      	movs	r3, #1
 8008f2a:	4093      	lsls	r3, r2
 8008f2c:	608b      	str	r3, [r1, #8]
 8008f2e:	4658      	mov	r0, fp
 8008f30:	f001 fa26 	bl	800a380 <_Bfree>
 8008f34:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	601a      	str	r2, [r3, #0]
 8008f3c:	1e2b      	subs	r3, r5, #0
 8008f3e:	bfb9      	ittee	lt
 8008f40:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008f44:	9303      	strlt	r3, [sp, #12]
 8008f46:	2300      	movge	r3, #0
 8008f48:	6033      	strge	r3, [r6, #0]
 8008f4a:	9f03      	ldr	r7, [sp, #12]
 8008f4c:	4b98      	ldr	r3, [pc, #608]	@ (80091b0 <_dtoa_r+0x2d0>)
 8008f4e:	bfbc      	itt	lt
 8008f50:	2201      	movlt	r2, #1
 8008f52:	6032      	strlt	r2, [r6, #0]
 8008f54:	43bb      	bics	r3, r7
 8008f56:	d112      	bne.n	8008f7e <_dtoa_r+0x9e>
 8008f58:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008f5a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008f5e:	6013      	str	r3, [r2, #0]
 8008f60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008f64:	4323      	orrs	r3, r4
 8008f66:	f000 854d 	beq.w	8009a04 <_dtoa_r+0xb24>
 8008f6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008f6c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80091c4 <_dtoa_r+0x2e4>
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	f000 854f 	beq.w	8009a14 <_dtoa_r+0xb34>
 8008f76:	f10a 0303 	add.w	r3, sl, #3
 8008f7a:	f000 bd49 	b.w	8009a10 <_dtoa_r+0xb30>
 8008f7e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008f82:	2200      	movs	r2, #0
 8008f84:	ec51 0b17 	vmov	r0, r1, d7
 8008f88:	2300      	movs	r3, #0
 8008f8a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008f8e:	f7f7 fdbb 	bl	8000b08 <__aeabi_dcmpeq>
 8008f92:	4680      	mov	r8, r0
 8008f94:	b158      	cbz	r0, 8008fae <_dtoa_r+0xce>
 8008f96:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008f98:	2301      	movs	r3, #1
 8008f9a:	6013      	str	r3, [r2, #0]
 8008f9c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008f9e:	b113      	cbz	r3, 8008fa6 <_dtoa_r+0xc6>
 8008fa0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008fa2:	4b84      	ldr	r3, [pc, #528]	@ (80091b4 <_dtoa_r+0x2d4>)
 8008fa4:	6013      	str	r3, [r2, #0]
 8008fa6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80091c8 <_dtoa_r+0x2e8>
 8008faa:	f000 bd33 	b.w	8009a14 <_dtoa_r+0xb34>
 8008fae:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008fb2:	aa16      	add	r2, sp, #88	@ 0x58
 8008fb4:	a917      	add	r1, sp, #92	@ 0x5c
 8008fb6:	4658      	mov	r0, fp
 8008fb8:	f001 fd86 	bl	800aac8 <__d2b>
 8008fbc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008fc0:	4681      	mov	r9, r0
 8008fc2:	2e00      	cmp	r6, #0
 8008fc4:	d077      	beq.n	80090b6 <_dtoa_r+0x1d6>
 8008fc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fc8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008fcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fd4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008fd8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008fdc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	4b74      	ldr	r3, [pc, #464]	@ (80091b8 <_dtoa_r+0x2d8>)
 8008fe6:	f7f7 f96f 	bl	80002c8 <__aeabi_dsub>
 8008fea:	a369      	add	r3, pc, #420	@ (adr r3, 8009190 <_dtoa_r+0x2b0>)
 8008fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff0:	f7f7 fb22 	bl	8000638 <__aeabi_dmul>
 8008ff4:	a368      	add	r3, pc, #416	@ (adr r3, 8009198 <_dtoa_r+0x2b8>)
 8008ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffa:	f7f7 f967 	bl	80002cc <__adddf3>
 8008ffe:	4604      	mov	r4, r0
 8009000:	4630      	mov	r0, r6
 8009002:	460d      	mov	r5, r1
 8009004:	f7f7 faae 	bl	8000564 <__aeabi_i2d>
 8009008:	a365      	add	r3, pc, #404	@ (adr r3, 80091a0 <_dtoa_r+0x2c0>)
 800900a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800900e:	f7f7 fb13 	bl	8000638 <__aeabi_dmul>
 8009012:	4602      	mov	r2, r0
 8009014:	460b      	mov	r3, r1
 8009016:	4620      	mov	r0, r4
 8009018:	4629      	mov	r1, r5
 800901a:	f7f7 f957 	bl	80002cc <__adddf3>
 800901e:	4604      	mov	r4, r0
 8009020:	460d      	mov	r5, r1
 8009022:	f7f7 fdb9 	bl	8000b98 <__aeabi_d2iz>
 8009026:	2200      	movs	r2, #0
 8009028:	4607      	mov	r7, r0
 800902a:	2300      	movs	r3, #0
 800902c:	4620      	mov	r0, r4
 800902e:	4629      	mov	r1, r5
 8009030:	f7f7 fd74 	bl	8000b1c <__aeabi_dcmplt>
 8009034:	b140      	cbz	r0, 8009048 <_dtoa_r+0x168>
 8009036:	4638      	mov	r0, r7
 8009038:	f7f7 fa94 	bl	8000564 <__aeabi_i2d>
 800903c:	4622      	mov	r2, r4
 800903e:	462b      	mov	r3, r5
 8009040:	f7f7 fd62 	bl	8000b08 <__aeabi_dcmpeq>
 8009044:	b900      	cbnz	r0, 8009048 <_dtoa_r+0x168>
 8009046:	3f01      	subs	r7, #1
 8009048:	2f16      	cmp	r7, #22
 800904a:	d851      	bhi.n	80090f0 <_dtoa_r+0x210>
 800904c:	4b5b      	ldr	r3, [pc, #364]	@ (80091bc <_dtoa_r+0x2dc>)
 800904e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009056:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800905a:	f7f7 fd5f 	bl	8000b1c <__aeabi_dcmplt>
 800905e:	2800      	cmp	r0, #0
 8009060:	d048      	beq.n	80090f4 <_dtoa_r+0x214>
 8009062:	3f01      	subs	r7, #1
 8009064:	2300      	movs	r3, #0
 8009066:	9312      	str	r3, [sp, #72]	@ 0x48
 8009068:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800906a:	1b9b      	subs	r3, r3, r6
 800906c:	1e5a      	subs	r2, r3, #1
 800906e:	bf44      	itt	mi
 8009070:	f1c3 0801 	rsbmi	r8, r3, #1
 8009074:	2300      	movmi	r3, #0
 8009076:	9208      	str	r2, [sp, #32]
 8009078:	bf54      	ite	pl
 800907a:	f04f 0800 	movpl.w	r8, #0
 800907e:	9308      	strmi	r3, [sp, #32]
 8009080:	2f00      	cmp	r7, #0
 8009082:	db39      	blt.n	80090f8 <_dtoa_r+0x218>
 8009084:	9b08      	ldr	r3, [sp, #32]
 8009086:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009088:	443b      	add	r3, r7
 800908a:	9308      	str	r3, [sp, #32]
 800908c:	2300      	movs	r3, #0
 800908e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009090:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009092:	2b09      	cmp	r3, #9
 8009094:	d864      	bhi.n	8009160 <_dtoa_r+0x280>
 8009096:	2b05      	cmp	r3, #5
 8009098:	bfc4      	itt	gt
 800909a:	3b04      	subgt	r3, #4
 800909c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800909e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090a0:	f1a3 0302 	sub.w	r3, r3, #2
 80090a4:	bfcc      	ite	gt
 80090a6:	2400      	movgt	r4, #0
 80090a8:	2401      	movle	r4, #1
 80090aa:	2b03      	cmp	r3, #3
 80090ac:	d863      	bhi.n	8009176 <_dtoa_r+0x296>
 80090ae:	e8df f003 	tbb	[pc, r3]
 80090b2:	372a      	.short	0x372a
 80090b4:	5535      	.short	0x5535
 80090b6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80090ba:	441e      	add	r6, r3
 80090bc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80090c0:	2b20      	cmp	r3, #32
 80090c2:	bfc1      	itttt	gt
 80090c4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80090c8:	409f      	lslgt	r7, r3
 80090ca:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80090ce:	fa24 f303 	lsrgt.w	r3, r4, r3
 80090d2:	bfd6      	itet	le
 80090d4:	f1c3 0320 	rsble	r3, r3, #32
 80090d8:	ea47 0003 	orrgt.w	r0, r7, r3
 80090dc:	fa04 f003 	lslle.w	r0, r4, r3
 80090e0:	f7f7 fa30 	bl	8000544 <__aeabi_ui2d>
 80090e4:	2201      	movs	r2, #1
 80090e6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80090ea:	3e01      	subs	r6, #1
 80090ec:	9214      	str	r2, [sp, #80]	@ 0x50
 80090ee:	e777      	b.n	8008fe0 <_dtoa_r+0x100>
 80090f0:	2301      	movs	r3, #1
 80090f2:	e7b8      	b.n	8009066 <_dtoa_r+0x186>
 80090f4:	9012      	str	r0, [sp, #72]	@ 0x48
 80090f6:	e7b7      	b.n	8009068 <_dtoa_r+0x188>
 80090f8:	427b      	negs	r3, r7
 80090fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80090fc:	2300      	movs	r3, #0
 80090fe:	eba8 0807 	sub.w	r8, r8, r7
 8009102:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009104:	e7c4      	b.n	8009090 <_dtoa_r+0x1b0>
 8009106:	2300      	movs	r3, #0
 8009108:	930b      	str	r3, [sp, #44]	@ 0x2c
 800910a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800910c:	2b00      	cmp	r3, #0
 800910e:	dc35      	bgt.n	800917c <_dtoa_r+0x29c>
 8009110:	2301      	movs	r3, #1
 8009112:	9300      	str	r3, [sp, #0]
 8009114:	9307      	str	r3, [sp, #28]
 8009116:	461a      	mov	r2, r3
 8009118:	920e      	str	r2, [sp, #56]	@ 0x38
 800911a:	e00b      	b.n	8009134 <_dtoa_r+0x254>
 800911c:	2301      	movs	r3, #1
 800911e:	e7f3      	b.n	8009108 <_dtoa_r+0x228>
 8009120:	2300      	movs	r3, #0
 8009122:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009124:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009126:	18fb      	adds	r3, r7, r3
 8009128:	9300      	str	r3, [sp, #0]
 800912a:	3301      	adds	r3, #1
 800912c:	2b01      	cmp	r3, #1
 800912e:	9307      	str	r3, [sp, #28]
 8009130:	bfb8      	it	lt
 8009132:	2301      	movlt	r3, #1
 8009134:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009138:	2100      	movs	r1, #0
 800913a:	2204      	movs	r2, #4
 800913c:	f102 0514 	add.w	r5, r2, #20
 8009140:	429d      	cmp	r5, r3
 8009142:	d91f      	bls.n	8009184 <_dtoa_r+0x2a4>
 8009144:	6041      	str	r1, [r0, #4]
 8009146:	4658      	mov	r0, fp
 8009148:	f001 f8da 	bl	800a300 <_Balloc>
 800914c:	4682      	mov	sl, r0
 800914e:	2800      	cmp	r0, #0
 8009150:	d13c      	bne.n	80091cc <_dtoa_r+0x2ec>
 8009152:	4b1b      	ldr	r3, [pc, #108]	@ (80091c0 <_dtoa_r+0x2e0>)
 8009154:	4602      	mov	r2, r0
 8009156:	f240 11af 	movw	r1, #431	@ 0x1af
 800915a:	e6d8      	b.n	8008f0e <_dtoa_r+0x2e>
 800915c:	2301      	movs	r3, #1
 800915e:	e7e0      	b.n	8009122 <_dtoa_r+0x242>
 8009160:	2401      	movs	r4, #1
 8009162:	2300      	movs	r3, #0
 8009164:	9309      	str	r3, [sp, #36]	@ 0x24
 8009166:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009168:	f04f 33ff 	mov.w	r3, #4294967295
 800916c:	9300      	str	r3, [sp, #0]
 800916e:	9307      	str	r3, [sp, #28]
 8009170:	2200      	movs	r2, #0
 8009172:	2312      	movs	r3, #18
 8009174:	e7d0      	b.n	8009118 <_dtoa_r+0x238>
 8009176:	2301      	movs	r3, #1
 8009178:	930b      	str	r3, [sp, #44]	@ 0x2c
 800917a:	e7f5      	b.n	8009168 <_dtoa_r+0x288>
 800917c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800917e:	9300      	str	r3, [sp, #0]
 8009180:	9307      	str	r3, [sp, #28]
 8009182:	e7d7      	b.n	8009134 <_dtoa_r+0x254>
 8009184:	3101      	adds	r1, #1
 8009186:	0052      	lsls	r2, r2, #1
 8009188:	e7d8      	b.n	800913c <_dtoa_r+0x25c>
 800918a:	bf00      	nop
 800918c:	f3af 8000 	nop.w
 8009190:	636f4361 	.word	0x636f4361
 8009194:	3fd287a7 	.word	0x3fd287a7
 8009198:	8b60c8b3 	.word	0x8b60c8b3
 800919c:	3fc68a28 	.word	0x3fc68a28
 80091a0:	509f79fb 	.word	0x509f79fb
 80091a4:	3fd34413 	.word	0x3fd34413
 80091a8:	0800c2a2 	.word	0x0800c2a2
 80091ac:	0800c2b9 	.word	0x0800c2b9
 80091b0:	7ff00000 	.word	0x7ff00000
 80091b4:	0800c26a 	.word	0x0800c26a
 80091b8:	3ff80000 	.word	0x3ff80000
 80091bc:	0800c410 	.word	0x0800c410
 80091c0:	0800c311 	.word	0x0800c311
 80091c4:	0800c29e 	.word	0x0800c29e
 80091c8:	0800c269 	.word	0x0800c269
 80091cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80091d0:	6018      	str	r0, [r3, #0]
 80091d2:	9b07      	ldr	r3, [sp, #28]
 80091d4:	2b0e      	cmp	r3, #14
 80091d6:	f200 80a4 	bhi.w	8009322 <_dtoa_r+0x442>
 80091da:	2c00      	cmp	r4, #0
 80091dc:	f000 80a1 	beq.w	8009322 <_dtoa_r+0x442>
 80091e0:	2f00      	cmp	r7, #0
 80091e2:	dd33      	ble.n	800924c <_dtoa_r+0x36c>
 80091e4:	4bad      	ldr	r3, [pc, #692]	@ (800949c <_dtoa_r+0x5bc>)
 80091e6:	f007 020f 	and.w	r2, r7, #15
 80091ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091ee:	ed93 7b00 	vldr	d7, [r3]
 80091f2:	05f8      	lsls	r0, r7, #23
 80091f4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80091f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80091fc:	d516      	bpl.n	800922c <_dtoa_r+0x34c>
 80091fe:	4ba8      	ldr	r3, [pc, #672]	@ (80094a0 <_dtoa_r+0x5c0>)
 8009200:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009204:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009208:	f7f7 fb40 	bl	800088c <__aeabi_ddiv>
 800920c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009210:	f004 040f 	and.w	r4, r4, #15
 8009214:	2603      	movs	r6, #3
 8009216:	4da2      	ldr	r5, [pc, #648]	@ (80094a0 <_dtoa_r+0x5c0>)
 8009218:	b954      	cbnz	r4, 8009230 <_dtoa_r+0x350>
 800921a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800921e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009222:	f7f7 fb33 	bl	800088c <__aeabi_ddiv>
 8009226:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800922a:	e028      	b.n	800927e <_dtoa_r+0x39e>
 800922c:	2602      	movs	r6, #2
 800922e:	e7f2      	b.n	8009216 <_dtoa_r+0x336>
 8009230:	07e1      	lsls	r1, r4, #31
 8009232:	d508      	bpl.n	8009246 <_dtoa_r+0x366>
 8009234:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009238:	e9d5 2300 	ldrd	r2, r3, [r5]
 800923c:	f7f7 f9fc 	bl	8000638 <__aeabi_dmul>
 8009240:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009244:	3601      	adds	r6, #1
 8009246:	1064      	asrs	r4, r4, #1
 8009248:	3508      	adds	r5, #8
 800924a:	e7e5      	b.n	8009218 <_dtoa_r+0x338>
 800924c:	f000 80d2 	beq.w	80093f4 <_dtoa_r+0x514>
 8009250:	427c      	negs	r4, r7
 8009252:	4b92      	ldr	r3, [pc, #584]	@ (800949c <_dtoa_r+0x5bc>)
 8009254:	4d92      	ldr	r5, [pc, #584]	@ (80094a0 <_dtoa_r+0x5c0>)
 8009256:	f004 020f 	and.w	r2, r4, #15
 800925a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800925e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009262:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009266:	f7f7 f9e7 	bl	8000638 <__aeabi_dmul>
 800926a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800926e:	1124      	asrs	r4, r4, #4
 8009270:	2300      	movs	r3, #0
 8009272:	2602      	movs	r6, #2
 8009274:	2c00      	cmp	r4, #0
 8009276:	f040 80b2 	bne.w	80093de <_dtoa_r+0x4fe>
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1d3      	bne.n	8009226 <_dtoa_r+0x346>
 800927e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009280:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009284:	2b00      	cmp	r3, #0
 8009286:	f000 80b7 	beq.w	80093f8 <_dtoa_r+0x518>
 800928a:	4b86      	ldr	r3, [pc, #536]	@ (80094a4 <_dtoa_r+0x5c4>)
 800928c:	2200      	movs	r2, #0
 800928e:	4620      	mov	r0, r4
 8009290:	4629      	mov	r1, r5
 8009292:	f7f7 fc43 	bl	8000b1c <__aeabi_dcmplt>
 8009296:	2800      	cmp	r0, #0
 8009298:	f000 80ae 	beq.w	80093f8 <_dtoa_r+0x518>
 800929c:	9b07      	ldr	r3, [sp, #28]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f000 80aa 	beq.w	80093f8 <_dtoa_r+0x518>
 80092a4:	9b00      	ldr	r3, [sp, #0]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	dd37      	ble.n	800931a <_dtoa_r+0x43a>
 80092aa:	1e7b      	subs	r3, r7, #1
 80092ac:	9304      	str	r3, [sp, #16]
 80092ae:	4620      	mov	r0, r4
 80092b0:	4b7d      	ldr	r3, [pc, #500]	@ (80094a8 <_dtoa_r+0x5c8>)
 80092b2:	2200      	movs	r2, #0
 80092b4:	4629      	mov	r1, r5
 80092b6:	f7f7 f9bf 	bl	8000638 <__aeabi_dmul>
 80092ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092be:	9c00      	ldr	r4, [sp, #0]
 80092c0:	3601      	adds	r6, #1
 80092c2:	4630      	mov	r0, r6
 80092c4:	f7f7 f94e 	bl	8000564 <__aeabi_i2d>
 80092c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80092cc:	f7f7 f9b4 	bl	8000638 <__aeabi_dmul>
 80092d0:	4b76      	ldr	r3, [pc, #472]	@ (80094ac <_dtoa_r+0x5cc>)
 80092d2:	2200      	movs	r2, #0
 80092d4:	f7f6 fffa 	bl	80002cc <__adddf3>
 80092d8:	4605      	mov	r5, r0
 80092da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80092de:	2c00      	cmp	r4, #0
 80092e0:	f040 808d 	bne.w	80093fe <_dtoa_r+0x51e>
 80092e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092e8:	4b71      	ldr	r3, [pc, #452]	@ (80094b0 <_dtoa_r+0x5d0>)
 80092ea:	2200      	movs	r2, #0
 80092ec:	f7f6 ffec 	bl	80002c8 <__aeabi_dsub>
 80092f0:	4602      	mov	r2, r0
 80092f2:	460b      	mov	r3, r1
 80092f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80092f8:	462a      	mov	r2, r5
 80092fa:	4633      	mov	r3, r6
 80092fc:	f7f7 fc2c 	bl	8000b58 <__aeabi_dcmpgt>
 8009300:	2800      	cmp	r0, #0
 8009302:	f040 828b 	bne.w	800981c <_dtoa_r+0x93c>
 8009306:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800930a:	462a      	mov	r2, r5
 800930c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009310:	f7f7 fc04 	bl	8000b1c <__aeabi_dcmplt>
 8009314:	2800      	cmp	r0, #0
 8009316:	f040 8128 	bne.w	800956a <_dtoa_r+0x68a>
 800931a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800931e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009322:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009324:	2b00      	cmp	r3, #0
 8009326:	f2c0 815a 	blt.w	80095de <_dtoa_r+0x6fe>
 800932a:	2f0e      	cmp	r7, #14
 800932c:	f300 8157 	bgt.w	80095de <_dtoa_r+0x6fe>
 8009330:	4b5a      	ldr	r3, [pc, #360]	@ (800949c <_dtoa_r+0x5bc>)
 8009332:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009336:	ed93 7b00 	vldr	d7, [r3]
 800933a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800933c:	2b00      	cmp	r3, #0
 800933e:	ed8d 7b00 	vstr	d7, [sp]
 8009342:	da03      	bge.n	800934c <_dtoa_r+0x46c>
 8009344:	9b07      	ldr	r3, [sp, #28]
 8009346:	2b00      	cmp	r3, #0
 8009348:	f340 8101 	ble.w	800954e <_dtoa_r+0x66e>
 800934c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009350:	4656      	mov	r6, sl
 8009352:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009356:	4620      	mov	r0, r4
 8009358:	4629      	mov	r1, r5
 800935a:	f7f7 fa97 	bl	800088c <__aeabi_ddiv>
 800935e:	f7f7 fc1b 	bl	8000b98 <__aeabi_d2iz>
 8009362:	4680      	mov	r8, r0
 8009364:	f7f7 f8fe 	bl	8000564 <__aeabi_i2d>
 8009368:	e9dd 2300 	ldrd	r2, r3, [sp]
 800936c:	f7f7 f964 	bl	8000638 <__aeabi_dmul>
 8009370:	4602      	mov	r2, r0
 8009372:	460b      	mov	r3, r1
 8009374:	4620      	mov	r0, r4
 8009376:	4629      	mov	r1, r5
 8009378:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800937c:	f7f6 ffa4 	bl	80002c8 <__aeabi_dsub>
 8009380:	f806 4b01 	strb.w	r4, [r6], #1
 8009384:	9d07      	ldr	r5, [sp, #28]
 8009386:	eba6 040a 	sub.w	r4, r6, sl
 800938a:	42a5      	cmp	r5, r4
 800938c:	4602      	mov	r2, r0
 800938e:	460b      	mov	r3, r1
 8009390:	f040 8117 	bne.w	80095c2 <_dtoa_r+0x6e2>
 8009394:	f7f6 ff9a 	bl	80002cc <__adddf3>
 8009398:	e9dd 2300 	ldrd	r2, r3, [sp]
 800939c:	4604      	mov	r4, r0
 800939e:	460d      	mov	r5, r1
 80093a0:	f7f7 fbda 	bl	8000b58 <__aeabi_dcmpgt>
 80093a4:	2800      	cmp	r0, #0
 80093a6:	f040 80f9 	bne.w	800959c <_dtoa_r+0x6bc>
 80093aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093ae:	4620      	mov	r0, r4
 80093b0:	4629      	mov	r1, r5
 80093b2:	f7f7 fba9 	bl	8000b08 <__aeabi_dcmpeq>
 80093b6:	b118      	cbz	r0, 80093c0 <_dtoa_r+0x4e0>
 80093b8:	f018 0f01 	tst.w	r8, #1
 80093bc:	f040 80ee 	bne.w	800959c <_dtoa_r+0x6bc>
 80093c0:	4649      	mov	r1, r9
 80093c2:	4658      	mov	r0, fp
 80093c4:	f000 ffdc 	bl	800a380 <_Bfree>
 80093c8:	2300      	movs	r3, #0
 80093ca:	7033      	strb	r3, [r6, #0]
 80093cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80093ce:	3701      	adds	r7, #1
 80093d0:	601f      	str	r7, [r3, #0]
 80093d2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	f000 831d 	beq.w	8009a14 <_dtoa_r+0xb34>
 80093da:	601e      	str	r6, [r3, #0]
 80093dc:	e31a      	b.n	8009a14 <_dtoa_r+0xb34>
 80093de:	07e2      	lsls	r2, r4, #31
 80093e0:	d505      	bpl.n	80093ee <_dtoa_r+0x50e>
 80093e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80093e6:	f7f7 f927 	bl	8000638 <__aeabi_dmul>
 80093ea:	3601      	adds	r6, #1
 80093ec:	2301      	movs	r3, #1
 80093ee:	1064      	asrs	r4, r4, #1
 80093f0:	3508      	adds	r5, #8
 80093f2:	e73f      	b.n	8009274 <_dtoa_r+0x394>
 80093f4:	2602      	movs	r6, #2
 80093f6:	e742      	b.n	800927e <_dtoa_r+0x39e>
 80093f8:	9c07      	ldr	r4, [sp, #28]
 80093fa:	9704      	str	r7, [sp, #16]
 80093fc:	e761      	b.n	80092c2 <_dtoa_r+0x3e2>
 80093fe:	4b27      	ldr	r3, [pc, #156]	@ (800949c <_dtoa_r+0x5bc>)
 8009400:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009402:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009406:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800940a:	4454      	add	r4, sl
 800940c:	2900      	cmp	r1, #0
 800940e:	d053      	beq.n	80094b8 <_dtoa_r+0x5d8>
 8009410:	4928      	ldr	r1, [pc, #160]	@ (80094b4 <_dtoa_r+0x5d4>)
 8009412:	2000      	movs	r0, #0
 8009414:	f7f7 fa3a 	bl	800088c <__aeabi_ddiv>
 8009418:	4633      	mov	r3, r6
 800941a:	462a      	mov	r2, r5
 800941c:	f7f6 ff54 	bl	80002c8 <__aeabi_dsub>
 8009420:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009424:	4656      	mov	r6, sl
 8009426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800942a:	f7f7 fbb5 	bl	8000b98 <__aeabi_d2iz>
 800942e:	4605      	mov	r5, r0
 8009430:	f7f7 f898 	bl	8000564 <__aeabi_i2d>
 8009434:	4602      	mov	r2, r0
 8009436:	460b      	mov	r3, r1
 8009438:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800943c:	f7f6 ff44 	bl	80002c8 <__aeabi_dsub>
 8009440:	3530      	adds	r5, #48	@ 0x30
 8009442:	4602      	mov	r2, r0
 8009444:	460b      	mov	r3, r1
 8009446:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800944a:	f806 5b01 	strb.w	r5, [r6], #1
 800944e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009452:	f7f7 fb63 	bl	8000b1c <__aeabi_dcmplt>
 8009456:	2800      	cmp	r0, #0
 8009458:	d171      	bne.n	800953e <_dtoa_r+0x65e>
 800945a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800945e:	4911      	ldr	r1, [pc, #68]	@ (80094a4 <_dtoa_r+0x5c4>)
 8009460:	2000      	movs	r0, #0
 8009462:	f7f6 ff31 	bl	80002c8 <__aeabi_dsub>
 8009466:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800946a:	f7f7 fb57 	bl	8000b1c <__aeabi_dcmplt>
 800946e:	2800      	cmp	r0, #0
 8009470:	f040 8095 	bne.w	800959e <_dtoa_r+0x6be>
 8009474:	42a6      	cmp	r6, r4
 8009476:	f43f af50 	beq.w	800931a <_dtoa_r+0x43a>
 800947a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800947e:	4b0a      	ldr	r3, [pc, #40]	@ (80094a8 <_dtoa_r+0x5c8>)
 8009480:	2200      	movs	r2, #0
 8009482:	f7f7 f8d9 	bl	8000638 <__aeabi_dmul>
 8009486:	4b08      	ldr	r3, [pc, #32]	@ (80094a8 <_dtoa_r+0x5c8>)
 8009488:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800948c:	2200      	movs	r2, #0
 800948e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009492:	f7f7 f8d1 	bl	8000638 <__aeabi_dmul>
 8009496:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800949a:	e7c4      	b.n	8009426 <_dtoa_r+0x546>
 800949c:	0800c410 	.word	0x0800c410
 80094a0:	0800c3e8 	.word	0x0800c3e8
 80094a4:	3ff00000 	.word	0x3ff00000
 80094a8:	40240000 	.word	0x40240000
 80094ac:	401c0000 	.word	0x401c0000
 80094b0:	40140000 	.word	0x40140000
 80094b4:	3fe00000 	.word	0x3fe00000
 80094b8:	4631      	mov	r1, r6
 80094ba:	4628      	mov	r0, r5
 80094bc:	f7f7 f8bc 	bl	8000638 <__aeabi_dmul>
 80094c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80094c4:	9415      	str	r4, [sp, #84]	@ 0x54
 80094c6:	4656      	mov	r6, sl
 80094c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094cc:	f7f7 fb64 	bl	8000b98 <__aeabi_d2iz>
 80094d0:	4605      	mov	r5, r0
 80094d2:	f7f7 f847 	bl	8000564 <__aeabi_i2d>
 80094d6:	4602      	mov	r2, r0
 80094d8:	460b      	mov	r3, r1
 80094da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094de:	f7f6 fef3 	bl	80002c8 <__aeabi_dsub>
 80094e2:	3530      	adds	r5, #48	@ 0x30
 80094e4:	f806 5b01 	strb.w	r5, [r6], #1
 80094e8:	4602      	mov	r2, r0
 80094ea:	460b      	mov	r3, r1
 80094ec:	42a6      	cmp	r6, r4
 80094ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80094f2:	f04f 0200 	mov.w	r2, #0
 80094f6:	d124      	bne.n	8009542 <_dtoa_r+0x662>
 80094f8:	4bac      	ldr	r3, [pc, #688]	@ (80097ac <_dtoa_r+0x8cc>)
 80094fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80094fe:	f7f6 fee5 	bl	80002cc <__adddf3>
 8009502:	4602      	mov	r2, r0
 8009504:	460b      	mov	r3, r1
 8009506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800950a:	f7f7 fb25 	bl	8000b58 <__aeabi_dcmpgt>
 800950e:	2800      	cmp	r0, #0
 8009510:	d145      	bne.n	800959e <_dtoa_r+0x6be>
 8009512:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009516:	49a5      	ldr	r1, [pc, #660]	@ (80097ac <_dtoa_r+0x8cc>)
 8009518:	2000      	movs	r0, #0
 800951a:	f7f6 fed5 	bl	80002c8 <__aeabi_dsub>
 800951e:	4602      	mov	r2, r0
 8009520:	460b      	mov	r3, r1
 8009522:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009526:	f7f7 faf9 	bl	8000b1c <__aeabi_dcmplt>
 800952a:	2800      	cmp	r0, #0
 800952c:	f43f aef5 	beq.w	800931a <_dtoa_r+0x43a>
 8009530:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009532:	1e73      	subs	r3, r6, #1
 8009534:	9315      	str	r3, [sp, #84]	@ 0x54
 8009536:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800953a:	2b30      	cmp	r3, #48	@ 0x30
 800953c:	d0f8      	beq.n	8009530 <_dtoa_r+0x650>
 800953e:	9f04      	ldr	r7, [sp, #16]
 8009540:	e73e      	b.n	80093c0 <_dtoa_r+0x4e0>
 8009542:	4b9b      	ldr	r3, [pc, #620]	@ (80097b0 <_dtoa_r+0x8d0>)
 8009544:	f7f7 f878 	bl	8000638 <__aeabi_dmul>
 8009548:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800954c:	e7bc      	b.n	80094c8 <_dtoa_r+0x5e8>
 800954e:	d10c      	bne.n	800956a <_dtoa_r+0x68a>
 8009550:	4b98      	ldr	r3, [pc, #608]	@ (80097b4 <_dtoa_r+0x8d4>)
 8009552:	2200      	movs	r2, #0
 8009554:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009558:	f7f7 f86e 	bl	8000638 <__aeabi_dmul>
 800955c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009560:	f7f7 faf0 	bl	8000b44 <__aeabi_dcmpge>
 8009564:	2800      	cmp	r0, #0
 8009566:	f000 8157 	beq.w	8009818 <_dtoa_r+0x938>
 800956a:	2400      	movs	r4, #0
 800956c:	4625      	mov	r5, r4
 800956e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009570:	43db      	mvns	r3, r3
 8009572:	9304      	str	r3, [sp, #16]
 8009574:	4656      	mov	r6, sl
 8009576:	2700      	movs	r7, #0
 8009578:	4621      	mov	r1, r4
 800957a:	4658      	mov	r0, fp
 800957c:	f000 ff00 	bl	800a380 <_Bfree>
 8009580:	2d00      	cmp	r5, #0
 8009582:	d0dc      	beq.n	800953e <_dtoa_r+0x65e>
 8009584:	b12f      	cbz	r7, 8009592 <_dtoa_r+0x6b2>
 8009586:	42af      	cmp	r7, r5
 8009588:	d003      	beq.n	8009592 <_dtoa_r+0x6b2>
 800958a:	4639      	mov	r1, r7
 800958c:	4658      	mov	r0, fp
 800958e:	f000 fef7 	bl	800a380 <_Bfree>
 8009592:	4629      	mov	r1, r5
 8009594:	4658      	mov	r0, fp
 8009596:	f000 fef3 	bl	800a380 <_Bfree>
 800959a:	e7d0      	b.n	800953e <_dtoa_r+0x65e>
 800959c:	9704      	str	r7, [sp, #16]
 800959e:	4633      	mov	r3, r6
 80095a0:	461e      	mov	r6, r3
 80095a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80095a6:	2a39      	cmp	r2, #57	@ 0x39
 80095a8:	d107      	bne.n	80095ba <_dtoa_r+0x6da>
 80095aa:	459a      	cmp	sl, r3
 80095ac:	d1f8      	bne.n	80095a0 <_dtoa_r+0x6c0>
 80095ae:	9a04      	ldr	r2, [sp, #16]
 80095b0:	3201      	adds	r2, #1
 80095b2:	9204      	str	r2, [sp, #16]
 80095b4:	2230      	movs	r2, #48	@ 0x30
 80095b6:	f88a 2000 	strb.w	r2, [sl]
 80095ba:	781a      	ldrb	r2, [r3, #0]
 80095bc:	3201      	adds	r2, #1
 80095be:	701a      	strb	r2, [r3, #0]
 80095c0:	e7bd      	b.n	800953e <_dtoa_r+0x65e>
 80095c2:	4b7b      	ldr	r3, [pc, #492]	@ (80097b0 <_dtoa_r+0x8d0>)
 80095c4:	2200      	movs	r2, #0
 80095c6:	f7f7 f837 	bl	8000638 <__aeabi_dmul>
 80095ca:	2200      	movs	r2, #0
 80095cc:	2300      	movs	r3, #0
 80095ce:	4604      	mov	r4, r0
 80095d0:	460d      	mov	r5, r1
 80095d2:	f7f7 fa99 	bl	8000b08 <__aeabi_dcmpeq>
 80095d6:	2800      	cmp	r0, #0
 80095d8:	f43f aebb 	beq.w	8009352 <_dtoa_r+0x472>
 80095dc:	e6f0      	b.n	80093c0 <_dtoa_r+0x4e0>
 80095de:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80095e0:	2a00      	cmp	r2, #0
 80095e2:	f000 80db 	beq.w	800979c <_dtoa_r+0x8bc>
 80095e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095e8:	2a01      	cmp	r2, #1
 80095ea:	f300 80bf 	bgt.w	800976c <_dtoa_r+0x88c>
 80095ee:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80095f0:	2a00      	cmp	r2, #0
 80095f2:	f000 80b7 	beq.w	8009764 <_dtoa_r+0x884>
 80095f6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80095fa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80095fc:	4646      	mov	r6, r8
 80095fe:	9a08      	ldr	r2, [sp, #32]
 8009600:	2101      	movs	r1, #1
 8009602:	441a      	add	r2, r3
 8009604:	4658      	mov	r0, fp
 8009606:	4498      	add	r8, r3
 8009608:	9208      	str	r2, [sp, #32]
 800960a:	f000 ffb7 	bl	800a57c <__i2b>
 800960e:	4605      	mov	r5, r0
 8009610:	b15e      	cbz	r6, 800962a <_dtoa_r+0x74a>
 8009612:	9b08      	ldr	r3, [sp, #32]
 8009614:	2b00      	cmp	r3, #0
 8009616:	dd08      	ble.n	800962a <_dtoa_r+0x74a>
 8009618:	42b3      	cmp	r3, r6
 800961a:	9a08      	ldr	r2, [sp, #32]
 800961c:	bfa8      	it	ge
 800961e:	4633      	movge	r3, r6
 8009620:	eba8 0803 	sub.w	r8, r8, r3
 8009624:	1af6      	subs	r6, r6, r3
 8009626:	1ad3      	subs	r3, r2, r3
 8009628:	9308      	str	r3, [sp, #32]
 800962a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800962c:	b1f3      	cbz	r3, 800966c <_dtoa_r+0x78c>
 800962e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009630:	2b00      	cmp	r3, #0
 8009632:	f000 80b7 	beq.w	80097a4 <_dtoa_r+0x8c4>
 8009636:	b18c      	cbz	r4, 800965c <_dtoa_r+0x77c>
 8009638:	4629      	mov	r1, r5
 800963a:	4622      	mov	r2, r4
 800963c:	4658      	mov	r0, fp
 800963e:	f001 f85d 	bl	800a6fc <__pow5mult>
 8009642:	464a      	mov	r2, r9
 8009644:	4601      	mov	r1, r0
 8009646:	4605      	mov	r5, r0
 8009648:	4658      	mov	r0, fp
 800964a:	f000 ffad 	bl	800a5a8 <__multiply>
 800964e:	4649      	mov	r1, r9
 8009650:	9004      	str	r0, [sp, #16]
 8009652:	4658      	mov	r0, fp
 8009654:	f000 fe94 	bl	800a380 <_Bfree>
 8009658:	9b04      	ldr	r3, [sp, #16]
 800965a:	4699      	mov	r9, r3
 800965c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800965e:	1b1a      	subs	r2, r3, r4
 8009660:	d004      	beq.n	800966c <_dtoa_r+0x78c>
 8009662:	4649      	mov	r1, r9
 8009664:	4658      	mov	r0, fp
 8009666:	f001 f849 	bl	800a6fc <__pow5mult>
 800966a:	4681      	mov	r9, r0
 800966c:	2101      	movs	r1, #1
 800966e:	4658      	mov	r0, fp
 8009670:	f000 ff84 	bl	800a57c <__i2b>
 8009674:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009676:	4604      	mov	r4, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	f000 81cf 	beq.w	8009a1c <_dtoa_r+0xb3c>
 800967e:	461a      	mov	r2, r3
 8009680:	4601      	mov	r1, r0
 8009682:	4658      	mov	r0, fp
 8009684:	f001 f83a 	bl	800a6fc <__pow5mult>
 8009688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800968a:	2b01      	cmp	r3, #1
 800968c:	4604      	mov	r4, r0
 800968e:	f300 8095 	bgt.w	80097bc <_dtoa_r+0x8dc>
 8009692:	9b02      	ldr	r3, [sp, #8]
 8009694:	2b00      	cmp	r3, #0
 8009696:	f040 8087 	bne.w	80097a8 <_dtoa_r+0x8c8>
 800969a:	9b03      	ldr	r3, [sp, #12]
 800969c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f040 8089 	bne.w	80097b8 <_dtoa_r+0x8d8>
 80096a6:	9b03      	ldr	r3, [sp, #12]
 80096a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80096ac:	0d1b      	lsrs	r3, r3, #20
 80096ae:	051b      	lsls	r3, r3, #20
 80096b0:	b12b      	cbz	r3, 80096be <_dtoa_r+0x7de>
 80096b2:	9b08      	ldr	r3, [sp, #32]
 80096b4:	3301      	adds	r3, #1
 80096b6:	9308      	str	r3, [sp, #32]
 80096b8:	f108 0801 	add.w	r8, r8, #1
 80096bc:	2301      	movs	r3, #1
 80096be:	930a      	str	r3, [sp, #40]	@ 0x28
 80096c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	f000 81b0 	beq.w	8009a28 <_dtoa_r+0xb48>
 80096c8:	6923      	ldr	r3, [r4, #16]
 80096ca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80096ce:	6918      	ldr	r0, [r3, #16]
 80096d0:	f000 ff08 	bl	800a4e4 <__hi0bits>
 80096d4:	f1c0 0020 	rsb	r0, r0, #32
 80096d8:	9b08      	ldr	r3, [sp, #32]
 80096da:	4418      	add	r0, r3
 80096dc:	f010 001f 	ands.w	r0, r0, #31
 80096e0:	d077      	beq.n	80097d2 <_dtoa_r+0x8f2>
 80096e2:	f1c0 0320 	rsb	r3, r0, #32
 80096e6:	2b04      	cmp	r3, #4
 80096e8:	dd6b      	ble.n	80097c2 <_dtoa_r+0x8e2>
 80096ea:	9b08      	ldr	r3, [sp, #32]
 80096ec:	f1c0 001c 	rsb	r0, r0, #28
 80096f0:	4403      	add	r3, r0
 80096f2:	4480      	add	r8, r0
 80096f4:	4406      	add	r6, r0
 80096f6:	9308      	str	r3, [sp, #32]
 80096f8:	f1b8 0f00 	cmp.w	r8, #0
 80096fc:	dd05      	ble.n	800970a <_dtoa_r+0x82a>
 80096fe:	4649      	mov	r1, r9
 8009700:	4642      	mov	r2, r8
 8009702:	4658      	mov	r0, fp
 8009704:	f001 f854 	bl	800a7b0 <__lshift>
 8009708:	4681      	mov	r9, r0
 800970a:	9b08      	ldr	r3, [sp, #32]
 800970c:	2b00      	cmp	r3, #0
 800970e:	dd05      	ble.n	800971c <_dtoa_r+0x83c>
 8009710:	4621      	mov	r1, r4
 8009712:	461a      	mov	r2, r3
 8009714:	4658      	mov	r0, fp
 8009716:	f001 f84b 	bl	800a7b0 <__lshift>
 800971a:	4604      	mov	r4, r0
 800971c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800971e:	2b00      	cmp	r3, #0
 8009720:	d059      	beq.n	80097d6 <_dtoa_r+0x8f6>
 8009722:	4621      	mov	r1, r4
 8009724:	4648      	mov	r0, r9
 8009726:	f001 f8af 	bl	800a888 <__mcmp>
 800972a:	2800      	cmp	r0, #0
 800972c:	da53      	bge.n	80097d6 <_dtoa_r+0x8f6>
 800972e:	1e7b      	subs	r3, r7, #1
 8009730:	9304      	str	r3, [sp, #16]
 8009732:	4649      	mov	r1, r9
 8009734:	2300      	movs	r3, #0
 8009736:	220a      	movs	r2, #10
 8009738:	4658      	mov	r0, fp
 800973a:	f000 fe43 	bl	800a3c4 <__multadd>
 800973e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009740:	4681      	mov	r9, r0
 8009742:	2b00      	cmp	r3, #0
 8009744:	f000 8172 	beq.w	8009a2c <_dtoa_r+0xb4c>
 8009748:	2300      	movs	r3, #0
 800974a:	4629      	mov	r1, r5
 800974c:	220a      	movs	r2, #10
 800974e:	4658      	mov	r0, fp
 8009750:	f000 fe38 	bl	800a3c4 <__multadd>
 8009754:	9b00      	ldr	r3, [sp, #0]
 8009756:	2b00      	cmp	r3, #0
 8009758:	4605      	mov	r5, r0
 800975a:	dc67      	bgt.n	800982c <_dtoa_r+0x94c>
 800975c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800975e:	2b02      	cmp	r3, #2
 8009760:	dc41      	bgt.n	80097e6 <_dtoa_r+0x906>
 8009762:	e063      	b.n	800982c <_dtoa_r+0x94c>
 8009764:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009766:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800976a:	e746      	b.n	80095fa <_dtoa_r+0x71a>
 800976c:	9b07      	ldr	r3, [sp, #28]
 800976e:	1e5c      	subs	r4, r3, #1
 8009770:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009772:	42a3      	cmp	r3, r4
 8009774:	bfbf      	itttt	lt
 8009776:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009778:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800977a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800977c:	1ae3      	sublt	r3, r4, r3
 800977e:	bfb4      	ite	lt
 8009780:	18d2      	addlt	r2, r2, r3
 8009782:	1b1c      	subge	r4, r3, r4
 8009784:	9b07      	ldr	r3, [sp, #28]
 8009786:	bfbc      	itt	lt
 8009788:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800978a:	2400      	movlt	r4, #0
 800978c:	2b00      	cmp	r3, #0
 800978e:	bfb5      	itete	lt
 8009790:	eba8 0603 	sublt.w	r6, r8, r3
 8009794:	9b07      	ldrge	r3, [sp, #28]
 8009796:	2300      	movlt	r3, #0
 8009798:	4646      	movge	r6, r8
 800979a:	e730      	b.n	80095fe <_dtoa_r+0x71e>
 800979c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800979e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80097a0:	4646      	mov	r6, r8
 80097a2:	e735      	b.n	8009610 <_dtoa_r+0x730>
 80097a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80097a6:	e75c      	b.n	8009662 <_dtoa_r+0x782>
 80097a8:	2300      	movs	r3, #0
 80097aa:	e788      	b.n	80096be <_dtoa_r+0x7de>
 80097ac:	3fe00000 	.word	0x3fe00000
 80097b0:	40240000 	.word	0x40240000
 80097b4:	40140000 	.word	0x40140000
 80097b8:	9b02      	ldr	r3, [sp, #8]
 80097ba:	e780      	b.n	80096be <_dtoa_r+0x7de>
 80097bc:	2300      	movs	r3, #0
 80097be:	930a      	str	r3, [sp, #40]	@ 0x28
 80097c0:	e782      	b.n	80096c8 <_dtoa_r+0x7e8>
 80097c2:	d099      	beq.n	80096f8 <_dtoa_r+0x818>
 80097c4:	9a08      	ldr	r2, [sp, #32]
 80097c6:	331c      	adds	r3, #28
 80097c8:	441a      	add	r2, r3
 80097ca:	4498      	add	r8, r3
 80097cc:	441e      	add	r6, r3
 80097ce:	9208      	str	r2, [sp, #32]
 80097d0:	e792      	b.n	80096f8 <_dtoa_r+0x818>
 80097d2:	4603      	mov	r3, r0
 80097d4:	e7f6      	b.n	80097c4 <_dtoa_r+0x8e4>
 80097d6:	9b07      	ldr	r3, [sp, #28]
 80097d8:	9704      	str	r7, [sp, #16]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	dc20      	bgt.n	8009820 <_dtoa_r+0x940>
 80097de:	9300      	str	r3, [sp, #0]
 80097e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097e2:	2b02      	cmp	r3, #2
 80097e4:	dd1e      	ble.n	8009824 <_dtoa_r+0x944>
 80097e6:	9b00      	ldr	r3, [sp, #0]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	f47f aec0 	bne.w	800956e <_dtoa_r+0x68e>
 80097ee:	4621      	mov	r1, r4
 80097f0:	2205      	movs	r2, #5
 80097f2:	4658      	mov	r0, fp
 80097f4:	f000 fde6 	bl	800a3c4 <__multadd>
 80097f8:	4601      	mov	r1, r0
 80097fa:	4604      	mov	r4, r0
 80097fc:	4648      	mov	r0, r9
 80097fe:	f001 f843 	bl	800a888 <__mcmp>
 8009802:	2800      	cmp	r0, #0
 8009804:	f77f aeb3 	ble.w	800956e <_dtoa_r+0x68e>
 8009808:	4656      	mov	r6, sl
 800980a:	2331      	movs	r3, #49	@ 0x31
 800980c:	f806 3b01 	strb.w	r3, [r6], #1
 8009810:	9b04      	ldr	r3, [sp, #16]
 8009812:	3301      	adds	r3, #1
 8009814:	9304      	str	r3, [sp, #16]
 8009816:	e6ae      	b.n	8009576 <_dtoa_r+0x696>
 8009818:	9c07      	ldr	r4, [sp, #28]
 800981a:	9704      	str	r7, [sp, #16]
 800981c:	4625      	mov	r5, r4
 800981e:	e7f3      	b.n	8009808 <_dtoa_r+0x928>
 8009820:	9b07      	ldr	r3, [sp, #28]
 8009822:	9300      	str	r3, [sp, #0]
 8009824:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009826:	2b00      	cmp	r3, #0
 8009828:	f000 8104 	beq.w	8009a34 <_dtoa_r+0xb54>
 800982c:	2e00      	cmp	r6, #0
 800982e:	dd05      	ble.n	800983c <_dtoa_r+0x95c>
 8009830:	4629      	mov	r1, r5
 8009832:	4632      	mov	r2, r6
 8009834:	4658      	mov	r0, fp
 8009836:	f000 ffbb 	bl	800a7b0 <__lshift>
 800983a:	4605      	mov	r5, r0
 800983c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800983e:	2b00      	cmp	r3, #0
 8009840:	d05a      	beq.n	80098f8 <_dtoa_r+0xa18>
 8009842:	6869      	ldr	r1, [r5, #4]
 8009844:	4658      	mov	r0, fp
 8009846:	f000 fd5b 	bl	800a300 <_Balloc>
 800984a:	4606      	mov	r6, r0
 800984c:	b928      	cbnz	r0, 800985a <_dtoa_r+0x97a>
 800984e:	4b84      	ldr	r3, [pc, #528]	@ (8009a60 <_dtoa_r+0xb80>)
 8009850:	4602      	mov	r2, r0
 8009852:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009856:	f7ff bb5a 	b.w	8008f0e <_dtoa_r+0x2e>
 800985a:	692a      	ldr	r2, [r5, #16]
 800985c:	3202      	adds	r2, #2
 800985e:	0092      	lsls	r2, r2, #2
 8009860:	f105 010c 	add.w	r1, r5, #12
 8009864:	300c      	adds	r0, #12
 8009866:	f7ff fa9a 	bl	8008d9e <memcpy>
 800986a:	2201      	movs	r2, #1
 800986c:	4631      	mov	r1, r6
 800986e:	4658      	mov	r0, fp
 8009870:	f000 ff9e 	bl	800a7b0 <__lshift>
 8009874:	f10a 0301 	add.w	r3, sl, #1
 8009878:	9307      	str	r3, [sp, #28]
 800987a:	9b00      	ldr	r3, [sp, #0]
 800987c:	4453      	add	r3, sl
 800987e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009880:	9b02      	ldr	r3, [sp, #8]
 8009882:	f003 0301 	and.w	r3, r3, #1
 8009886:	462f      	mov	r7, r5
 8009888:	930a      	str	r3, [sp, #40]	@ 0x28
 800988a:	4605      	mov	r5, r0
 800988c:	9b07      	ldr	r3, [sp, #28]
 800988e:	4621      	mov	r1, r4
 8009890:	3b01      	subs	r3, #1
 8009892:	4648      	mov	r0, r9
 8009894:	9300      	str	r3, [sp, #0]
 8009896:	f7ff fa9b 	bl	8008dd0 <quorem>
 800989a:	4639      	mov	r1, r7
 800989c:	9002      	str	r0, [sp, #8]
 800989e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80098a2:	4648      	mov	r0, r9
 80098a4:	f000 fff0 	bl	800a888 <__mcmp>
 80098a8:	462a      	mov	r2, r5
 80098aa:	9008      	str	r0, [sp, #32]
 80098ac:	4621      	mov	r1, r4
 80098ae:	4658      	mov	r0, fp
 80098b0:	f001 f806 	bl	800a8c0 <__mdiff>
 80098b4:	68c2      	ldr	r2, [r0, #12]
 80098b6:	4606      	mov	r6, r0
 80098b8:	bb02      	cbnz	r2, 80098fc <_dtoa_r+0xa1c>
 80098ba:	4601      	mov	r1, r0
 80098bc:	4648      	mov	r0, r9
 80098be:	f000 ffe3 	bl	800a888 <__mcmp>
 80098c2:	4602      	mov	r2, r0
 80098c4:	4631      	mov	r1, r6
 80098c6:	4658      	mov	r0, fp
 80098c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80098ca:	f000 fd59 	bl	800a380 <_Bfree>
 80098ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80098d2:	9e07      	ldr	r6, [sp, #28]
 80098d4:	ea43 0102 	orr.w	r1, r3, r2
 80098d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098da:	4319      	orrs	r1, r3
 80098dc:	d110      	bne.n	8009900 <_dtoa_r+0xa20>
 80098de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80098e2:	d029      	beq.n	8009938 <_dtoa_r+0xa58>
 80098e4:	9b08      	ldr	r3, [sp, #32]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	dd02      	ble.n	80098f0 <_dtoa_r+0xa10>
 80098ea:	9b02      	ldr	r3, [sp, #8]
 80098ec:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80098f0:	9b00      	ldr	r3, [sp, #0]
 80098f2:	f883 8000 	strb.w	r8, [r3]
 80098f6:	e63f      	b.n	8009578 <_dtoa_r+0x698>
 80098f8:	4628      	mov	r0, r5
 80098fa:	e7bb      	b.n	8009874 <_dtoa_r+0x994>
 80098fc:	2201      	movs	r2, #1
 80098fe:	e7e1      	b.n	80098c4 <_dtoa_r+0x9e4>
 8009900:	9b08      	ldr	r3, [sp, #32]
 8009902:	2b00      	cmp	r3, #0
 8009904:	db04      	blt.n	8009910 <_dtoa_r+0xa30>
 8009906:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009908:	430b      	orrs	r3, r1
 800990a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800990c:	430b      	orrs	r3, r1
 800990e:	d120      	bne.n	8009952 <_dtoa_r+0xa72>
 8009910:	2a00      	cmp	r2, #0
 8009912:	dded      	ble.n	80098f0 <_dtoa_r+0xa10>
 8009914:	4649      	mov	r1, r9
 8009916:	2201      	movs	r2, #1
 8009918:	4658      	mov	r0, fp
 800991a:	f000 ff49 	bl	800a7b0 <__lshift>
 800991e:	4621      	mov	r1, r4
 8009920:	4681      	mov	r9, r0
 8009922:	f000 ffb1 	bl	800a888 <__mcmp>
 8009926:	2800      	cmp	r0, #0
 8009928:	dc03      	bgt.n	8009932 <_dtoa_r+0xa52>
 800992a:	d1e1      	bne.n	80098f0 <_dtoa_r+0xa10>
 800992c:	f018 0f01 	tst.w	r8, #1
 8009930:	d0de      	beq.n	80098f0 <_dtoa_r+0xa10>
 8009932:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009936:	d1d8      	bne.n	80098ea <_dtoa_r+0xa0a>
 8009938:	9a00      	ldr	r2, [sp, #0]
 800993a:	2339      	movs	r3, #57	@ 0x39
 800993c:	7013      	strb	r3, [r2, #0]
 800993e:	4633      	mov	r3, r6
 8009940:	461e      	mov	r6, r3
 8009942:	3b01      	subs	r3, #1
 8009944:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009948:	2a39      	cmp	r2, #57	@ 0x39
 800994a:	d052      	beq.n	80099f2 <_dtoa_r+0xb12>
 800994c:	3201      	adds	r2, #1
 800994e:	701a      	strb	r2, [r3, #0]
 8009950:	e612      	b.n	8009578 <_dtoa_r+0x698>
 8009952:	2a00      	cmp	r2, #0
 8009954:	dd07      	ble.n	8009966 <_dtoa_r+0xa86>
 8009956:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800995a:	d0ed      	beq.n	8009938 <_dtoa_r+0xa58>
 800995c:	9a00      	ldr	r2, [sp, #0]
 800995e:	f108 0301 	add.w	r3, r8, #1
 8009962:	7013      	strb	r3, [r2, #0]
 8009964:	e608      	b.n	8009578 <_dtoa_r+0x698>
 8009966:	9b07      	ldr	r3, [sp, #28]
 8009968:	9a07      	ldr	r2, [sp, #28]
 800996a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800996e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009970:	4293      	cmp	r3, r2
 8009972:	d028      	beq.n	80099c6 <_dtoa_r+0xae6>
 8009974:	4649      	mov	r1, r9
 8009976:	2300      	movs	r3, #0
 8009978:	220a      	movs	r2, #10
 800997a:	4658      	mov	r0, fp
 800997c:	f000 fd22 	bl	800a3c4 <__multadd>
 8009980:	42af      	cmp	r7, r5
 8009982:	4681      	mov	r9, r0
 8009984:	f04f 0300 	mov.w	r3, #0
 8009988:	f04f 020a 	mov.w	r2, #10
 800998c:	4639      	mov	r1, r7
 800998e:	4658      	mov	r0, fp
 8009990:	d107      	bne.n	80099a2 <_dtoa_r+0xac2>
 8009992:	f000 fd17 	bl	800a3c4 <__multadd>
 8009996:	4607      	mov	r7, r0
 8009998:	4605      	mov	r5, r0
 800999a:	9b07      	ldr	r3, [sp, #28]
 800999c:	3301      	adds	r3, #1
 800999e:	9307      	str	r3, [sp, #28]
 80099a0:	e774      	b.n	800988c <_dtoa_r+0x9ac>
 80099a2:	f000 fd0f 	bl	800a3c4 <__multadd>
 80099a6:	4629      	mov	r1, r5
 80099a8:	4607      	mov	r7, r0
 80099aa:	2300      	movs	r3, #0
 80099ac:	220a      	movs	r2, #10
 80099ae:	4658      	mov	r0, fp
 80099b0:	f000 fd08 	bl	800a3c4 <__multadd>
 80099b4:	4605      	mov	r5, r0
 80099b6:	e7f0      	b.n	800999a <_dtoa_r+0xaba>
 80099b8:	9b00      	ldr	r3, [sp, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	bfcc      	ite	gt
 80099be:	461e      	movgt	r6, r3
 80099c0:	2601      	movle	r6, #1
 80099c2:	4456      	add	r6, sl
 80099c4:	2700      	movs	r7, #0
 80099c6:	4649      	mov	r1, r9
 80099c8:	2201      	movs	r2, #1
 80099ca:	4658      	mov	r0, fp
 80099cc:	f000 fef0 	bl	800a7b0 <__lshift>
 80099d0:	4621      	mov	r1, r4
 80099d2:	4681      	mov	r9, r0
 80099d4:	f000 ff58 	bl	800a888 <__mcmp>
 80099d8:	2800      	cmp	r0, #0
 80099da:	dcb0      	bgt.n	800993e <_dtoa_r+0xa5e>
 80099dc:	d102      	bne.n	80099e4 <_dtoa_r+0xb04>
 80099de:	f018 0f01 	tst.w	r8, #1
 80099e2:	d1ac      	bne.n	800993e <_dtoa_r+0xa5e>
 80099e4:	4633      	mov	r3, r6
 80099e6:	461e      	mov	r6, r3
 80099e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099ec:	2a30      	cmp	r2, #48	@ 0x30
 80099ee:	d0fa      	beq.n	80099e6 <_dtoa_r+0xb06>
 80099f0:	e5c2      	b.n	8009578 <_dtoa_r+0x698>
 80099f2:	459a      	cmp	sl, r3
 80099f4:	d1a4      	bne.n	8009940 <_dtoa_r+0xa60>
 80099f6:	9b04      	ldr	r3, [sp, #16]
 80099f8:	3301      	adds	r3, #1
 80099fa:	9304      	str	r3, [sp, #16]
 80099fc:	2331      	movs	r3, #49	@ 0x31
 80099fe:	f88a 3000 	strb.w	r3, [sl]
 8009a02:	e5b9      	b.n	8009578 <_dtoa_r+0x698>
 8009a04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009a06:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009a64 <_dtoa_r+0xb84>
 8009a0a:	b11b      	cbz	r3, 8009a14 <_dtoa_r+0xb34>
 8009a0c:	f10a 0308 	add.w	r3, sl, #8
 8009a10:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009a12:	6013      	str	r3, [r2, #0]
 8009a14:	4650      	mov	r0, sl
 8009a16:	b019      	add	sp, #100	@ 0x64
 8009a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	f77f ae37 	ble.w	8009692 <_dtoa_r+0x7b2>
 8009a24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a26:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a28:	2001      	movs	r0, #1
 8009a2a:	e655      	b.n	80096d8 <_dtoa_r+0x7f8>
 8009a2c:	9b00      	ldr	r3, [sp, #0]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f77f aed6 	ble.w	80097e0 <_dtoa_r+0x900>
 8009a34:	4656      	mov	r6, sl
 8009a36:	4621      	mov	r1, r4
 8009a38:	4648      	mov	r0, r9
 8009a3a:	f7ff f9c9 	bl	8008dd0 <quorem>
 8009a3e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009a42:	f806 8b01 	strb.w	r8, [r6], #1
 8009a46:	9b00      	ldr	r3, [sp, #0]
 8009a48:	eba6 020a 	sub.w	r2, r6, sl
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	ddb3      	ble.n	80099b8 <_dtoa_r+0xad8>
 8009a50:	4649      	mov	r1, r9
 8009a52:	2300      	movs	r3, #0
 8009a54:	220a      	movs	r2, #10
 8009a56:	4658      	mov	r0, fp
 8009a58:	f000 fcb4 	bl	800a3c4 <__multadd>
 8009a5c:	4681      	mov	r9, r0
 8009a5e:	e7ea      	b.n	8009a36 <_dtoa_r+0xb56>
 8009a60:	0800c311 	.word	0x0800c311
 8009a64:	0800c295 	.word	0x0800c295

08009a68 <_free_r>:
 8009a68:	b538      	push	{r3, r4, r5, lr}
 8009a6a:	4605      	mov	r5, r0
 8009a6c:	2900      	cmp	r1, #0
 8009a6e:	d041      	beq.n	8009af4 <_free_r+0x8c>
 8009a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a74:	1f0c      	subs	r4, r1, #4
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	bfb8      	it	lt
 8009a7a:	18e4      	addlt	r4, r4, r3
 8009a7c:	f000 fc34 	bl	800a2e8 <__malloc_lock>
 8009a80:	4a1d      	ldr	r2, [pc, #116]	@ (8009af8 <_free_r+0x90>)
 8009a82:	6813      	ldr	r3, [r2, #0]
 8009a84:	b933      	cbnz	r3, 8009a94 <_free_r+0x2c>
 8009a86:	6063      	str	r3, [r4, #4]
 8009a88:	6014      	str	r4, [r2, #0]
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a90:	f000 bc30 	b.w	800a2f4 <__malloc_unlock>
 8009a94:	42a3      	cmp	r3, r4
 8009a96:	d908      	bls.n	8009aaa <_free_r+0x42>
 8009a98:	6820      	ldr	r0, [r4, #0]
 8009a9a:	1821      	adds	r1, r4, r0
 8009a9c:	428b      	cmp	r3, r1
 8009a9e:	bf01      	itttt	eq
 8009aa0:	6819      	ldreq	r1, [r3, #0]
 8009aa2:	685b      	ldreq	r3, [r3, #4]
 8009aa4:	1809      	addeq	r1, r1, r0
 8009aa6:	6021      	streq	r1, [r4, #0]
 8009aa8:	e7ed      	b.n	8009a86 <_free_r+0x1e>
 8009aaa:	461a      	mov	r2, r3
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	b10b      	cbz	r3, 8009ab4 <_free_r+0x4c>
 8009ab0:	42a3      	cmp	r3, r4
 8009ab2:	d9fa      	bls.n	8009aaa <_free_r+0x42>
 8009ab4:	6811      	ldr	r1, [r2, #0]
 8009ab6:	1850      	adds	r0, r2, r1
 8009ab8:	42a0      	cmp	r0, r4
 8009aba:	d10b      	bne.n	8009ad4 <_free_r+0x6c>
 8009abc:	6820      	ldr	r0, [r4, #0]
 8009abe:	4401      	add	r1, r0
 8009ac0:	1850      	adds	r0, r2, r1
 8009ac2:	4283      	cmp	r3, r0
 8009ac4:	6011      	str	r1, [r2, #0]
 8009ac6:	d1e0      	bne.n	8009a8a <_free_r+0x22>
 8009ac8:	6818      	ldr	r0, [r3, #0]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	6053      	str	r3, [r2, #4]
 8009ace:	4408      	add	r0, r1
 8009ad0:	6010      	str	r0, [r2, #0]
 8009ad2:	e7da      	b.n	8009a8a <_free_r+0x22>
 8009ad4:	d902      	bls.n	8009adc <_free_r+0x74>
 8009ad6:	230c      	movs	r3, #12
 8009ad8:	602b      	str	r3, [r5, #0]
 8009ada:	e7d6      	b.n	8009a8a <_free_r+0x22>
 8009adc:	6820      	ldr	r0, [r4, #0]
 8009ade:	1821      	adds	r1, r4, r0
 8009ae0:	428b      	cmp	r3, r1
 8009ae2:	bf04      	itt	eq
 8009ae4:	6819      	ldreq	r1, [r3, #0]
 8009ae6:	685b      	ldreq	r3, [r3, #4]
 8009ae8:	6063      	str	r3, [r4, #4]
 8009aea:	bf04      	itt	eq
 8009aec:	1809      	addeq	r1, r1, r0
 8009aee:	6021      	streq	r1, [r4, #0]
 8009af0:	6054      	str	r4, [r2, #4]
 8009af2:	e7ca      	b.n	8009a8a <_free_r+0x22>
 8009af4:	bd38      	pop	{r3, r4, r5, pc}
 8009af6:	bf00      	nop
 8009af8:	20000e90 	.word	0x20000e90

08009afc <rshift>:
 8009afc:	6903      	ldr	r3, [r0, #16]
 8009afe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b02:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b06:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b0a:	f100 0414 	add.w	r4, r0, #20
 8009b0e:	dd45      	ble.n	8009b9c <rshift+0xa0>
 8009b10:	f011 011f 	ands.w	r1, r1, #31
 8009b14:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b18:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b1c:	d10c      	bne.n	8009b38 <rshift+0x3c>
 8009b1e:	f100 0710 	add.w	r7, r0, #16
 8009b22:	4629      	mov	r1, r5
 8009b24:	42b1      	cmp	r1, r6
 8009b26:	d334      	bcc.n	8009b92 <rshift+0x96>
 8009b28:	1a9b      	subs	r3, r3, r2
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	1eea      	subs	r2, r5, #3
 8009b2e:	4296      	cmp	r6, r2
 8009b30:	bf38      	it	cc
 8009b32:	2300      	movcc	r3, #0
 8009b34:	4423      	add	r3, r4
 8009b36:	e015      	b.n	8009b64 <rshift+0x68>
 8009b38:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b3c:	f1c1 0820 	rsb	r8, r1, #32
 8009b40:	40cf      	lsrs	r7, r1
 8009b42:	f105 0e04 	add.w	lr, r5, #4
 8009b46:	46a1      	mov	r9, r4
 8009b48:	4576      	cmp	r6, lr
 8009b4a:	46f4      	mov	ip, lr
 8009b4c:	d815      	bhi.n	8009b7a <rshift+0x7e>
 8009b4e:	1a9a      	subs	r2, r3, r2
 8009b50:	0092      	lsls	r2, r2, #2
 8009b52:	3a04      	subs	r2, #4
 8009b54:	3501      	adds	r5, #1
 8009b56:	42ae      	cmp	r6, r5
 8009b58:	bf38      	it	cc
 8009b5a:	2200      	movcc	r2, #0
 8009b5c:	18a3      	adds	r3, r4, r2
 8009b5e:	50a7      	str	r7, [r4, r2]
 8009b60:	b107      	cbz	r7, 8009b64 <rshift+0x68>
 8009b62:	3304      	adds	r3, #4
 8009b64:	1b1a      	subs	r2, r3, r4
 8009b66:	42a3      	cmp	r3, r4
 8009b68:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009b6c:	bf08      	it	eq
 8009b6e:	2300      	moveq	r3, #0
 8009b70:	6102      	str	r2, [r0, #16]
 8009b72:	bf08      	it	eq
 8009b74:	6143      	streq	r3, [r0, #20]
 8009b76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b7a:	f8dc c000 	ldr.w	ip, [ip]
 8009b7e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009b82:	ea4c 0707 	orr.w	r7, ip, r7
 8009b86:	f849 7b04 	str.w	r7, [r9], #4
 8009b8a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b8e:	40cf      	lsrs	r7, r1
 8009b90:	e7da      	b.n	8009b48 <rshift+0x4c>
 8009b92:	f851 cb04 	ldr.w	ip, [r1], #4
 8009b96:	f847 cf04 	str.w	ip, [r7, #4]!
 8009b9a:	e7c3      	b.n	8009b24 <rshift+0x28>
 8009b9c:	4623      	mov	r3, r4
 8009b9e:	e7e1      	b.n	8009b64 <rshift+0x68>

08009ba0 <__hexdig_fun>:
 8009ba0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009ba4:	2b09      	cmp	r3, #9
 8009ba6:	d802      	bhi.n	8009bae <__hexdig_fun+0xe>
 8009ba8:	3820      	subs	r0, #32
 8009baa:	b2c0      	uxtb	r0, r0
 8009bac:	4770      	bx	lr
 8009bae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009bb2:	2b05      	cmp	r3, #5
 8009bb4:	d801      	bhi.n	8009bba <__hexdig_fun+0x1a>
 8009bb6:	3847      	subs	r0, #71	@ 0x47
 8009bb8:	e7f7      	b.n	8009baa <__hexdig_fun+0xa>
 8009bba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009bbe:	2b05      	cmp	r3, #5
 8009bc0:	d801      	bhi.n	8009bc6 <__hexdig_fun+0x26>
 8009bc2:	3827      	subs	r0, #39	@ 0x27
 8009bc4:	e7f1      	b.n	8009baa <__hexdig_fun+0xa>
 8009bc6:	2000      	movs	r0, #0
 8009bc8:	4770      	bx	lr
	...

08009bcc <__gethex>:
 8009bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd0:	b085      	sub	sp, #20
 8009bd2:	468a      	mov	sl, r1
 8009bd4:	9302      	str	r3, [sp, #8]
 8009bd6:	680b      	ldr	r3, [r1, #0]
 8009bd8:	9001      	str	r0, [sp, #4]
 8009bda:	4690      	mov	r8, r2
 8009bdc:	1c9c      	adds	r4, r3, #2
 8009bde:	46a1      	mov	r9, r4
 8009be0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009be4:	2830      	cmp	r0, #48	@ 0x30
 8009be6:	d0fa      	beq.n	8009bde <__gethex+0x12>
 8009be8:	eba9 0303 	sub.w	r3, r9, r3
 8009bec:	f1a3 0b02 	sub.w	fp, r3, #2
 8009bf0:	f7ff ffd6 	bl	8009ba0 <__hexdig_fun>
 8009bf4:	4605      	mov	r5, r0
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	d168      	bne.n	8009ccc <__gethex+0x100>
 8009bfa:	49a0      	ldr	r1, [pc, #640]	@ (8009e7c <__gethex+0x2b0>)
 8009bfc:	2201      	movs	r2, #1
 8009bfe:	4648      	mov	r0, r9
 8009c00:	f7ff f843 	bl	8008c8a <strncmp>
 8009c04:	4607      	mov	r7, r0
 8009c06:	2800      	cmp	r0, #0
 8009c08:	d167      	bne.n	8009cda <__gethex+0x10e>
 8009c0a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009c0e:	4626      	mov	r6, r4
 8009c10:	f7ff ffc6 	bl	8009ba0 <__hexdig_fun>
 8009c14:	2800      	cmp	r0, #0
 8009c16:	d062      	beq.n	8009cde <__gethex+0x112>
 8009c18:	4623      	mov	r3, r4
 8009c1a:	7818      	ldrb	r0, [r3, #0]
 8009c1c:	2830      	cmp	r0, #48	@ 0x30
 8009c1e:	4699      	mov	r9, r3
 8009c20:	f103 0301 	add.w	r3, r3, #1
 8009c24:	d0f9      	beq.n	8009c1a <__gethex+0x4e>
 8009c26:	f7ff ffbb 	bl	8009ba0 <__hexdig_fun>
 8009c2a:	fab0 f580 	clz	r5, r0
 8009c2e:	096d      	lsrs	r5, r5, #5
 8009c30:	f04f 0b01 	mov.w	fp, #1
 8009c34:	464a      	mov	r2, r9
 8009c36:	4616      	mov	r6, r2
 8009c38:	3201      	adds	r2, #1
 8009c3a:	7830      	ldrb	r0, [r6, #0]
 8009c3c:	f7ff ffb0 	bl	8009ba0 <__hexdig_fun>
 8009c40:	2800      	cmp	r0, #0
 8009c42:	d1f8      	bne.n	8009c36 <__gethex+0x6a>
 8009c44:	498d      	ldr	r1, [pc, #564]	@ (8009e7c <__gethex+0x2b0>)
 8009c46:	2201      	movs	r2, #1
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f7ff f81e 	bl	8008c8a <strncmp>
 8009c4e:	2800      	cmp	r0, #0
 8009c50:	d13f      	bne.n	8009cd2 <__gethex+0x106>
 8009c52:	b944      	cbnz	r4, 8009c66 <__gethex+0x9a>
 8009c54:	1c74      	adds	r4, r6, #1
 8009c56:	4622      	mov	r2, r4
 8009c58:	4616      	mov	r6, r2
 8009c5a:	3201      	adds	r2, #1
 8009c5c:	7830      	ldrb	r0, [r6, #0]
 8009c5e:	f7ff ff9f 	bl	8009ba0 <__hexdig_fun>
 8009c62:	2800      	cmp	r0, #0
 8009c64:	d1f8      	bne.n	8009c58 <__gethex+0x8c>
 8009c66:	1ba4      	subs	r4, r4, r6
 8009c68:	00a7      	lsls	r7, r4, #2
 8009c6a:	7833      	ldrb	r3, [r6, #0]
 8009c6c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009c70:	2b50      	cmp	r3, #80	@ 0x50
 8009c72:	d13e      	bne.n	8009cf2 <__gethex+0x126>
 8009c74:	7873      	ldrb	r3, [r6, #1]
 8009c76:	2b2b      	cmp	r3, #43	@ 0x2b
 8009c78:	d033      	beq.n	8009ce2 <__gethex+0x116>
 8009c7a:	2b2d      	cmp	r3, #45	@ 0x2d
 8009c7c:	d034      	beq.n	8009ce8 <__gethex+0x11c>
 8009c7e:	1c71      	adds	r1, r6, #1
 8009c80:	2400      	movs	r4, #0
 8009c82:	7808      	ldrb	r0, [r1, #0]
 8009c84:	f7ff ff8c 	bl	8009ba0 <__hexdig_fun>
 8009c88:	1e43      	subs	r3, r0, #1
 8009c8a:	b2db      	uxtb	r3, r3
 8009c8c:	2b18      	cmp	r3, #24
 8009c8e:	d830      	bhi.n	8009cf2 <__gethex+0x126>
 8009c90:	f1a0 0210 	sub.w	r2, r0, #16
 8009c94:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009c98:	f7ff ff82 	bl	8009ba0 <__hexdig_fun>
 8009c9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009ca0:	fa5f fc8c 	uxtb.w	ip, ip
 8009ca4:	f1bc 0f18 	cmp.w	ip, #24
 8009ca8:	f04f 030a 	mov.w	r3, #10
 8009cac:	d91e      	bls.n	8009cec <__gethex+0x120>
 8009cae:	b104      	cbz	r4, 8009cb2 <__gethex+0xe6>
 8009cb0:	4252      	negs	r2, r2
 8009cb2:	4417      	add	r7, r2
 8009cb4:	f8ca 1000 	str.w	r1, [sl]
 8009cb8:	b1ed      	cbz	r5, 8009cf6 <__gethex+0x12a>
 8009cba:	f1bb 0f00 	cmp.w	fp, #0
 8009cbe:	bf0c      	ite	eq
 8009cc0:	2506      	moveq	r5, #6
 8009cc2:	2500      	movne	r5, #0
 8009cc4:	4628      	mov	r0, r5
 8009cc6:	b005      	add	sp, #20
 8009cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ccc:	2500      	movs	r5, #0
 8009cce:	462c      	mov	r4, r5
 8009cd0:	e7b0      	b.n	8009c34 <__gethex+0x68>
 8009cd2:	2c00      	cmp	r4, #0
 8009cd4:	d1c7      	bne.n	8009c66 <__gethex+0x9a>
 8009cd6:	4627      	mov	r7, r4
 8009cd8:	e7c7      	b.n	8009c6a <__gethex+0x9e>
 8009cda:	464e      	mov	r6, r9
 8009cdc:	462f      	mov	r7, r5
 8009cde:	2501      	movs	r5, #1
 8009ce0:	e7c3      	b.n	8009c6a <__gethex+0x9e>
 8009ce2:	2400      	movs	r4, #0
 8009ce4:	1cb1      	adds	r1, r6, #2
 8009ce6:	e7cc      	b.n	8009c82 <__gethex+0xb6>
 8009ce8:	2401      	movs	r4, #1
 8009cea:	e7fb      	b.n	8009ce4 <__gethex+0x118>
 8009cec:	fb03 0002 	mla	r0, r3, r2, r0
 8009cf0:	e7ce      	b.n	8009c90 <__gethex+0xc4>
 8009cf2:	4631      	mov	r1, r6
 8009cf4:	e7de      	b.n	8009cb4 <__gethex+0xe8>
 8009cf6:	eba6 0309 	sub.w	r3, r6, r9
 8009cfa:	3b01      	subs	r3, #1
 8009cfc:	4629      	mov	r1, r5
 8009cfe:	2b07      	cmp	r3, #7
 8009d00:	dc0a      	bgt.n	8009d18 <__gethex+0x14c>
 8009d02:	9801      	ldr	r0, [sp, #4]
 8009d04:	f000 fafc 	bl	800a300 <_Balloc>
 8009d08:	4604      	mov	r4, r0
 8009d0a:	b940      	cbnz	r0, 8009d1e <__gethex+0x152>
 8009d0c:	4b5c      	ldr	r3, [pc, #368]	@ (8009e80 <__gethex+0x2b4>)
 8009d0e:	4602      	mov	r2, r0
 8009d10:	21e4      	movs	r1, #228	@ 0xe4
 8009d12:	485c      	ldr	r0, [pc, #368]	@ (8009e84 <__gethex+0x2b8>)
 8009d14:	f001 f9e0 	bl	800b0d8 <__assert_func>
 8009d18:	3101      	adds	r1, #1
 8009d1a:	105b      	asrs	r3, r3, #1
 8009d1c:	e7ef      	b.n	8009cfe <__gethex+0x132>
 8009d1e:	f100 0a14 	add.w	sl, r0, #20
 8009d22:	2300      	movs	r3, #0
 8009d24:	4655      	mov	r5, sl
 8009d26:	469b      	mov	fp, r3
 8009d28:	45b1      	cmp	r9, r6
 8009d2a:	d337      	bcc.n	8009d9c <__gethex+0x1d0>
 8009d2c:	f845 bb04 	str.w	fp, [r5], #4
 8009d30:	eba5 050a 	sub.w	r5, r5, sl
 8009d34:	10ad      	asrs	r5, r5, #2
 8009d36:	6125      	str	r5, [r4, #16]
 8009d38:	4658      	mov	r0, fp
 8009d3a:	f000 fbd3 	bl	800a4e4 <__hi0bits>
 8009d3e:	016d      	lsls	r5, r5, #5
 8009d40:	f8d8 6000 	ldr.w	r6, [r8]
 8009d44:	1a2d      	subs	r5, r5, r0
 8009d46:	42b5      	cmp	r5, r6
 8009d48:	dd54      	ble.n	8009df4 <__gethex+0x228>
 8009d4a:	1bad      	subs	r5, r5, r6
 8009d4c:	4629      	mov	r1, r5
 8009d4e:	4620      	mov	r0, r4
 8009d50:	f000 ff67 	bl	800ac22 <__any_on>
 8009d54:	4681      	mov	r9, r0
 8009d56:	b178      	cbz	r0, 8009d78 <__gethex+0x1ac>
 8009d58:	1e6b      	subs	r3, r5, #1
 8009d5a:	1159      	asrs	r1, r3, #5
 8009d5c:	f003 021f 	and.w	r2, r3, #31
 8009d60:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009d64:	f04f 0901 	mov.w	r9, #1
 8009d68:	fa09 f202 	lsl.w	r2, r9, r2
 8009d6c:	420a      	tst	r2, r1
 8009d6e:	d003      	beq.n	8009d78 <__gethex+0x1ac>
 8009d70:	454b      	cmp	r3, r9
 8009d72:	dc36      	bgt.n	8009de2 <__gethex+0x216>
 8009d74:	f04f 0902 	mov.w	r9, #2
 8009d78:	4629      	mov	r1, r5
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	f7ff febe 	bl	8009afc <rshift>
 8009d80:	442f      	add	r7, r5
 8009d82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d86:	42bb      	cmp	r3, r7
 8009d88:	da42      	bge.n	8009e10 <__gethex+0x244>
 8009d8a:	9801      	ldr	r0, [sp, #4]
 8009d8c:	4621      	mov	r1, r4
 8009d8e:	f000 faf7 	bl	800a380 <_Bfree>
 8009d92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d94:	2300      	movs	r3, #0
 8009d96:	6013      	str	r3, [r2, #0]
 8009d98:	25a3      	movs	r5, #163	@ 0xa3
 8009d9a:	e793      	b.n	8009cc4 <__gethex+0xf8>
 8009d9c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009da0:	2a2e      	cmp	r2, #46	@ 0x2e
 8009da2:	d012      	beq.n	8009dca <__gethex+0x1fe>
 8009da4:	2b20      	cmp	r3, #32
 8009da6:	d104      	bne.n	8009db2 <__gethex+0x1e6>
 8009da8:	f845 bb04 	str.w	fp, [r5], #4
 8009dac:	f04f 0b00 	mov.w	fp, #0
 8009db0:	465b      	mov	r3, fp
 8009db2:	7830      	ldrb	r0, [r6, #0]
 8009db4:	9303      	str	r3, [sp, #12]
 8009db6:	f7ff fef3 	bl	8009ba0 <__hexdig_fun>
 8009dba:	9b03      	ldr	r3, [sp, #12]
 8009dbc:	f000 000f 	and.w	r0, r0, #15
 8009dc0:	4098      	lsls	r0, r3
 8009dc2:	ea4b 0b00 	orr.w	fp, fp, r0
 8009dc6:	3304      	adds	r3, #4
 8009dc8:	e7ae      	b.n	8009d28 <__gethex+0x15c>
 8009dca:	45b1      	cmp	r9, r6
 8009dcc:	d8ea      	bhi.n	8009da4 <__gethex+0x1d8>
 8009dce:	492b      	ldr	r1, [pc, #172]	@ (8009e7c <__gethex+0x2b0>)
 8009dd0:	9303      	str	r3, [sp, #12]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	4630      	mov	r0, r6
 8009dd6:	f7fe ff58 	bl	8008c8a <strncmp>
 8009dda:	9b03      	ldr	r3, [sp, #12]
 8009ddc:	2800      	cmp	r0, #0
 8009dde:	d1e1      	bne.n	8009da4 <__gethex+0x1d8>
 8009de0:	e7a2      	b.n	8009d28 <__gethex+0x15c>
 8009de2:	1ea9      	subs	r1, r5, #2
 8009de4:	4620      	mov	r0, r4
 8009de6:	f000 ff1c 	bl	800ac22 <__any_on>
 8009dea:	2800      	cmp	r0, #0
 8009dec:	d0c2      	beq.n	8009d74 <__gethex+0x1a8>
 8009dee:	f04f 0903 	mov.w	r9, #3
 8009df2:	e7c1      	b.n	8009d78 <__gethex+0x1ac>
 8009df4:	da09      	bge.n	8009e0a <__gethex+0x23e>
 8009df6:	1b75      	subs	r5, r6, r5
 8009df8:	4621      	mov	r1, r4
 8009dfa:	9801      	ldr	r0, [sp, #4]
 8009dfc:	462a      	mov	r2, r5
 8009dfe:	f000 fcd7 	bl	800a7b0 <__lshift>
 8009e02:	1b7f      	subs	r7, r7, r5
 8009e04:	4604      	mov	r4, r0
 8009e06:	f100 0a14 	add.w	sl, r0, #20
 8009e0a:	f04f 0900 	mov.w	r9, #0
 8009e0e:	e7b8      	b.n	8009d82 <__gethex+0x1b6>
 8009e10:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009e14:	42bd      	cmp	r5, r7
 8009e16:	dd6f      	ble.n	8009ef8 <__gethex+0x32c>
 8009e18:	1bed      	subs	r5, r5, r7
 8009e1a:	42ae      	cmp	r6, r5
 8009e1c:	dc34      	bgt.n	8009e88 <__gethex+0x2bc>
 8009e1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	d022      	beq.n	8009e6c <__gethex+0x2a0>
 8009e26:	2b03      	cmp	r3, #3
 8009e28:	d024      	beq.n	8009e74 <__gethex+0x2a8>
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d115      	bne.n	8009e5a <__gethex+0x28e>
 8009e2e:	42ae      	cmp	r6, r5
 8009e30:	d113      	bne.n	8009e5a <__gethex+0x28e>
 8009e32:	2e01      	cmp	r6, #1
 8009e34:	d10b      	bne.n	8009e4e <__gethex+0x282>
 8009e36:	9a02      	ldr	r2, [sp, #8]
 8009e38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009e3c:	6013      	str	r3, [r2, #0]
 8009e3e:	2301      	movs	r3, #1
 8009e40:	6123      	str	r3, [r4, #16]
 8009e42:	f8ca 3000 	str.w	r3, [sl]
 8009e46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e48:	2562      	movs	r5, #98	@ 0x62
 8009e4a:	601c      	str	r4, [r3, #0]
 8009e4c:	e73a      	b.n	8009cc4 <__gethex+0xf8>
 8009e4e:	1e71      	subs	r1, r6, #1
 8009e50:	4620      	mov	r0, r4
 8009e52:	f000 fee6 	bl	800ac22 <__any_on>
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d1ed      	bne.n	8009e36 <__gethex+0x26a>
 8009e5a:	9801      	ldr	r0, [sp, #4]
 8009e5c:	4621      	mov	r1, r4
 8009e5e:	f000 fa8f 	bl	800a380 <_Bfree>
 8009e62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e64:	2300      	movs	r3, #0
 8009e66:	6013      	str	r3, [r2, #0]
 8009e68:	2550      	movs	r5, #80	@ 0x50
 8009e6a:	e72b      	b.n	8009cc4 <__gethex+0xf8>
 8009e6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d1f3      	bne.n	8009e5a <__gethex+0x28e>
 8009e72:	e7e0      	b.n	8009e36 <__gethex+0x26a>
 8009e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1dd      	bne.n	8009e36 <__gethex+0x26a>
 8009e7a:	e7ee      	b.n	8009e5a <__gethex+0x28e>
 8009e7c:	0800c104 	.word	0x0800c104
 8009e80:	0800c311 	.word	0x0800c311
 8009e84:	0800c322 	.word	0x0800c322
 8009e88:	1e6f      	subs	r7, r5, #1
 8009e8a:	f1b9 0f00 	cmp.w	r9, #0
 8009e8e:	d130      	bne.n	8009ef2 <__gethex+0x326>
 8009e90:	b127      	cbz	r7, 8009e9c <__gethex+0x2d0>
 8009e92:	4639      	mov	r1, r7
 8009e94:	4620      	mov	r0, r4
 8009e96:	f000 fec4 	bl	800ac22 <__any_on>
 8009e9a:	4681      	mov	r9, r0
 8009e9c:	117a      	asrs	r2, r7, #5
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009ea4:	f007 071f 	and.w	r7, r7, #31
 8009ea8:	40bb      	lsls	r3, r7
 8009eaa:	4213      	tst	r3, r2
 8009eac:	4629      	mov	r1, r5
 8009eae:	4620      	mov	r0, r4
 8009eb0:	bf18      	it	ne
 8009eb2:	f049 0902 	orrne.w	r9, r9, #2
 8009eb6:	f7ff fe21 	bl	8009afc <rshift>
 8009eba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009ebe:	1b76      	subs	r6, r6, r5
 8009ec0:	2502      	movs	r5, #2
 8009ec2:	f1b9 0f00 	cmp.w	r9, #0
 8009ec6:	d047      	beq.n	8009f58 <__gethex+0x38c>
 8009ec8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	d015      	beq.n	8009efc <__gethex+0x330>
 8009ed0:	2b03      	cmp	r3, #3
 8009ed2:	d017      	beq.n	8009f04 <__gethex+0x338>
 8009ed4:	2b01      	cmp	r3, #1
 8009ed6:	d109      	bne.n	8009eec <__gethex+0x320>
 8009ed8:	f019 0f02 	tst.w	r9, #2
 8009edc:	d006      	beq.n	8009eec <__gethex+0x320>
 8009ede:	f8da 3000 	ldr.w	r3, [sl]
 8009ee2:	ea49 0903 	orr.w	r9, r9, r3
 8009ee6:	f019 0f01 	tst.w	r9, #1
 8009eea:	d10e      	bne.n	8009f0a <__gethex+0x33e>
 8009eec:	f045 0510 	orr.w	r5, r5, #16
 8009ef0:	e032      	b.n	8009f58 <__gethex+0x38c>
 8009ef2:	f04f 0901 	mov.w	r9, #1
 8009ef6:	e7d1      	b.n	8009e9c <__gethex+0x2d0>
 8009ef8:	2501      	movs	r5, #1
 8009efa:	e7e2      	b.n	8009ec2 <__gethex+0x2f6>
 8009efc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009efe:	f1c3 0301 	rsb	r3, r3, #1
 8009f02:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d0f0      	beq.n	8009eec <__gethex+0x320>
 8009f0a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f0e:	f104 0314 	add.w	r3, r4, #20
 8009f12:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009f16:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009f1a:	f04f 0c00 	mov.w	ip, #0
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f24:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009f28:	d01b      	beq.n	8009f62 <__gethex+0x396>
 8009f2a:	3201      	adds	r2, #1
 8009f2c:	6002      	str	r2, [r0, #0]
 8009f2e:	2d02      	cmp	r5, #2
 8009f30:	f104 0314 	add.w	r3, r4, #20
 8009f34:	d13c      	bne.n	8009fb0 <__gethex+0x3e4>
 8009f36:	f8d8 2000 	ldr.w	r2, [r8]
 8009f3a:	3a01      	subs	r2, #1
 8009f3c:	42b2      	cmp	r2, r6
 8009f3e:	d109      	bne.n	8009f54 <__gethex+0x388>
 8009f40:	1171      	asrs	r1, r6, #5
 8009f42:	2201      	movs	r2, #1
 8009f44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009f48:	f006 061f 	and.w	r6, r6, #31
 8009f4c:	fa02 f606 	lsl.w	r6, r2, r6
 8009f50:	421e      	tst	r6, r3
 8009f52:	d13a      	bne.n	8009fca <__gethex+0x3fe>
 8009f54:	f045 0520 	orr.w	r5, r5, #32
 8009f58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f5a:	601c      	str	r4, [r3, #0]
 8009f5c:	9b02      	ldr	r3, [sp, #8]
 8009f5e:	601f      	str	r7, [r3, #0]
 8009f60:	e6b0      	b.n	8009cc4 <__gethex+0xf8>
 8009f62:	4299      	cmp	r1, r3
 8009f64:	f843 cc04 	str.w	ip, [r3, #-4]
 8009f68:	d8d9      	bhi.n	8009f1e <__gethex+0x352>
 8009f6a:	68a3      	ldr	r3, [r4, #8]
 8009f6c:	459b      	cmp	fp, r3
 8009f6e:	db17      	blt.n	8009fa0 <__gethex+0x3d4>
 8009f70:	6861      	ldr	r1, [r4, #4]
 8009f72:	9801      	ldr	r0, [sp, #4]
 8009f74:	3101      	adds	r1, #1
 8009f76:	f000 f9c3 	bl	800a300 <_Balloc>
 8009f7a:	4681      	mov	r9, r0
 8009f7c:	b918      	cbnz	r0, 8009f86 <__gethex+0x3ba>
 8009f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8009fe8 <__gethex+0x41c>)
 8009f80:	4602      	mov	r2, r0
 8009f82:	2184      	movs	r1, #132	@ 0x84
 8009f84:	e6c5      	b.n	8009d12 <__gethex+0x146>
 8009f86:	6922      	ldr	r2, [r4, #16]
 8009f88:	3202      	adds	r2, #2
 8009f8a:	f104 010c 	add.w	r1, r4, #12
 8009f8e:	0092      	lsls	r2, r2, #2
 8009f90:	300c      	adds	r0, #12
 8009f92:	f7fe ff04 	bl	8008d9e <memcpy>
 8009f96:	4621      	mov	r1, r4
 8009f98:	9801      	ldr	r0, [sp, #4]
 8009f9a:	f000 f9f1 	bl	800a380 <_Bfree>
 8009f9e:	464c      	mov	r4, r9
 8009fa0:	6923      	ldr	r3, [r4, #16]
 8009fa2:	1c5a      	adds	r2, r3, #1
 8009fa4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009fa8:	6122      	str	r2, [r4, #16]
 8009faa:	2201      	movs	r2, #1
 8009fac:	615a      	str	r2, [r3, #20]
 8009fae:	e7be      	b.n	8009f2e <__gethex+0x362>
 8009fb0:	6922      	ldr	r2, [r4, #16]
 8009fb2:	455a      	cmp	r2, fp
 8009fb4:	dd0b      	ble.n	8009fce <__gethex+0x402>
 8009fb6:	2101      	movs	r1, #1
 8009fb8:	4620      	mov	r0, r4
 8009fba:	f7ff fd9f 	bl	8009afc <rshift>
 8009fbe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009fc2:	3701      	adds	r7, #1
 8009fc4:	42bb      	cmp	r3, r7
 8009fc6:	f6ff aee0 	blt.w	8009d8a <__gethex+0x1be>
 8009fca:	2501      	movs	r5, #1
 8009fcc:	e7c2      	b.n	8009f54 <__gethex+0x388>
 8009fce:	f016 061f 	ands.w	r6, r6, #31
 8009fd2:	d0fa      	beq.n	8009fca <__gethex+0x3fe>
 8009fd4:	4453      	add	r3, sl
 8009fd6:	f1c6 0620 	rsb	r6, r6, #32
 8009fda:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009fde:	f000 fa81 	bl	800a4e4 <__hi0bits>
 8009fe2:	42b0      	cmp	r0, r6
 8009fe4:	dbe7      	blt.n	8009fb6 <__gethex+0x3ea>
 8009fe6:	e7f0      	b.n	8009fca <__gethex+0x3fe>
 8009fe8:	0800c311 	.word	0x0800c311

08009fec <L_shift>:
 8009fec:	f1c2 0208 	rsb	r2, r2, #8
 8009ff0:	0092      	lsls	r2, r2, #2
 8009ff2:	b570      	push	{r4, r5, r6, lr}
 8009ff4:	f1c2 0620 	rsb	r6, r2, #32
 8009ff8:	6843      	ldr	r3, [r0, #4]
 8009ffa:	6804      	ldr	r4, [r0, #0]
 8009ffc:	fa03 f506 	lsl.w	r5, r3, r6
 800a000:	432c      	orrs	r4, r5
 800a002:	40d3      	lsrs	r3, r2
 800a004:	6004      	str	r4, [r0, #0]
 800a006:	f840 3f04 	str.w	r3, [r0, #4]!
 800a00a:	4288      	cmp	r0, r1
 800a00c:	d3f4      	bcc.n	8009ff8 <L_shift+0xc>
 800a00e:	bd70      	pop	{r4, r5, r6, pc}

0800a010 <__match>:
 800a010:	b530      	push	{r4, r5, lr}
 800a012:	6803      	ldr	r3, [r0, #0]
 800a014:	3301      	adds	r3, #1
 800a016:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a01a:	b914      	cbnz	r4, 800a022 <__match+0x12>
 800a01c:	6003      	str	r3, [r0, #0]
 800a01e:	2001      	movs	r0, #1
 800a020:	bd30      	pop	{r4, r5, pc}
 800a022:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a026:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a02a:	2d19      	cmp	r5, #25
 800a02c:	bf98      	it	ls
 800a02e:	3220      	addls	r2, #32
 800a030:	42a2      	cmp	r2, r4
 800a032:	d0f0      	beq.n	800a016 <__match+0x6>
 800a034:	2000      	movs	r0, #0
 800a036:	e7f3      	b.n	800a020 <__match+0x10>

0800a038 <__hexnan>:
 800a038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03c:	680b      	ldr	r3, [r1, #0]
 800a03e:	6801      	ldr	r1, [r0, #0]
 800a040:	115e      	asrs	r6, r3, #5
 800a042:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a046:	f013 031f 	ands.w	r3, r3, #31
 800a04a:	b087      	sub	sp, #28
 800a04c:	bf18      	it	ne
 800a04e:	3604      	addne	r6, #4
 800a050:	2500      	movs	r5, #0
 800a052:	1f37      	subs	r7, r6, #4
 800a054:	4682      	mov	sl, r0
 800a056:	4690      	mov	r8, r2
 800a058:	9301      	str	r3, [sp, #4]
 800a05a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a05e:	46b9      	mov	r9, r7
 800a060:	463c      	mov	r4, r7
 800a062:	9502      	str	r5, [sp, #8]
 800a064:	46ab      	mov	fp, r5
 800a066:	784a      	ldrb	r2, [r1, #1]
 800a068:	1c4b      	adds	r3, r1, #1
 800a06a:	9303      	str	r3, [sp, #12]
 800a06c:	b342      	cbz	r2, 800a0c0 <__hexnan+0x88>
 800a06e:	4610      	mov	r0, r2
 800a070:	9105      	str	r1, [sp, #20]
 800a072:	9204      	str	r2, [sp, #16]
 800a074:	f7ff fd94 	bl	8009ba0 <__hexdig_fun>
 800a078:	2800      	cmp	r0, #0
 800a07a:	d151      	bne.n	800a120 <__hexnan+0xe8>
 800a07c:	9a04      	ldr	r2, [sp, #16]
 800a07e:	9905      	ldr	r1, [sp, #20]
 800a080:	2a20      	cmp	r2, #32
 800a082:	d818      	bhi.n	800a0b6 <__hexnan+0x7e>
 800a084:	9b02      	ldr	r3, [sp, #8]
 800a086:	459b      	cmp	fp, r3
 800a088:	dd13      	ble.n	800a0b2 <__hexnan+0x7a>
 800a08a:	454c      	cmp	r4, r9
 800a08c:	d206      	bcs.n	800a09c <__hexnan+0x64>
 800a08e:	2d07      	cmp	r5, #7
 800a090:	dc04      	bgt.n	800a09c <__hexnan+0x64>
 800a092:	462a      	mov	r2, r5
 800a094:	4649      	mov	r1, r9
 800a096:	4620      	mov	r0, r4
 800a098:	f7ff ffa8 	bl	8009fec <L_shift>
 800a09c:	4544      	cmp	r4, r8
 800a09e:	d952      	bls.n	800a146 <__hexnan+0x10e>
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	f1a4 0904 	sub.w	r9, r4, #4
 800a0a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a0aa:	f8cd b008 	str.w	fp, [sp, #8]
 800a0ae:	464c      	mov	r4, r9
 800a0b0:	461d      	mov	r5, r3
 800a0b2:	9903      	ldr	r1, [sp, #12]
 800a0b4:	e7d7      	b.n	800a066 <__hexnan+0x2e>
 800a0b6:	2a29      	cmp	r2, #41	@ 0x29
 800a0b8:	d157      	bne.n	800a16a <__hexnan+0x132>
 800a0ba:	3102      	adds	r1, #2
 800a0bc:	f8ca 1000 	str.w	r1, [sl]
 800a0c0:	f1bb 0f00 	cmp.w	fp, #0
 800a0c4:	d051      	beq.n	800a16a <__hexnan+0x132>
 800a0c6:	454c      	cmp	r4, r9
 800a0c8:	d206      	bcs.n	800a0d8 <__hexnan+0xa0>
 800a0ca:	2d07      	cmp	r5, #7
 800a0cc:	dc04      	bgt.n	800a0d8 <__hexnan+0xa0>
 800a0ce:	462a      	mov	r2, r5
 800a0d0:	4649      	mov	r1, r9
 800a0d2:	4620      	mov	r0, r4
 800a0d4:	f7ff ff8a 	bl	8009fec <L_shift>
 800a0d8:	4544      	cmp	r4, r8
 800a0da:	d936      	bls.n	800a14a <__hexnan+0x112>
 800a0dc:	f1a8 0204 	sub.w	r2, r8, #4
 800a0e0:	4623      	mov	r3, r4
 800a0e2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a0e6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a0ea:	429f      	cmp	r7, r3
 800a0ec:	d2f9      	bcs.n	800a0e2 <__hexnan+0xaa>
 800a0ee:	1b3b      	subs	r3, r7, r4
 800a0f0:	f023 0303 	bic.w	r3, r3, #3
 800a0f4:	3304      	adds	r3, #4
 800a0f6:	3401      	adds	r4, #1
 800a0f8:	3e03      	subs	r6, #3
 800a0fa:	42b4      	cmp	r4, r6
 800a0fc:	bf88      	it	hi
 800a0fe:	2304      	movhi	r3, #4
 800a100:	4443      	add	r3, r8
 800a102:	2200      	movs	r2, #0
 800a104:	f843 2b04 	str.w	r2, [r3], #4
 800a108:	429f      	cmp	r7, r3
 800a10a:	d2fb      	bcs.n	800a104 <__hexnan+0xcc>
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	b91b      	cbnz	r3, 800a118 <__hexnan+0xe0>
 800a110:	4547      	cmp	r7, r8
 800a112:	d128      	bne.n	800a166 <__hexnan+0x12e>
 800a114:	2301      	movs	r3, #1
 800a116:	603b      	str	r3, [r7, #0]
 800a118:	2005      	movs	r0, #5
 800a11a:	b007      	add	sp, #28
 800a11c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a120:	3501      	adds	r5, #1
 800a122:	2d08      	cmp	r5, #8
 800a124:	f10b 0b01 	add.w	fp, fp, #1
 800a128:	dd06      	ble.n	800a138 <__hexnan+0x100>
 800a12a:	4544      	cmp	r4, r8
 800a12c:	d9c1      	bls.n	800a0b2 <__hexnan+0x7a>
 800a12e:	2300      	movs	r3, #0
 800a130:	f844 3c04 	str.w	r3, [r4, #-4]
 800a134:	2501      	movs	r5, #1
 800a136:	3c04      	subs	r4, #4
 800a138:	6822      	ldr	r2, [r4, #0]
 800a13a:	f000 000f 	and.w	r0, r0, #15
 800a13e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a142:	6020      	str	r0, [r4, #0]
 800a144:	e7b5      	b.n	800a0b2 <__hexnan+0x7a>
 800a146:	2508      	movs	r5, #8
 800a148:	e7b3      	b.n	800a0b2 <__hexnan+0x7a>
 800a14a:	9b01      	ldr	r3, [sp, #4]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d0dd      	beq.n	800a10c <__hexnan+0xd4>
 800a150:	f1c3 0320 	rsb	r3, r3, #32
 800a154:	f04f 32ff 	mov.w	r2, #4294967295
 800a158:	40da      	lsrs	r2, r3
 800a15a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a15e:	4013      	ands	r3, r2
 800a160:	f846 3c04 	str.w	r3, [r6, #-4]
 800a164:	e7d2      	b.n	800a10c <__hexnan+0xd4>
 800a166:	3f04      	subs	r7, #4
 800a168:	e7d0      	b.n	800a10c <__hexnan+0xd4>
 800a16a:	2004      	movs	r0, #4
 800a16c:	e7d5      	b.n	800a11a <__hexnan+0xe2>
	...

0800a170 <malloc>:
 800a170:	4b02      	ldr	r3, [pc, #8]	@ (800a17c <malloc+0xc>)
 800a172:	4601      	mov	r1, r0
 800a174:	6818      	ldr	r0, [r3, #0]
 800a176:	f000 b825 	b.w	800a1c4 <_malloc_r>
 800a17a:	bf00      	nop
 800a17c:	20000204 	.word	0x20000204

0800a180 <sbrk_aligned>:
 800a180:	b570      	push	{r4, r5, r6, lr}
 800a182:	4e0f      	ldr	r6, [pc, #60]	@ (800a1c0 <sbrk_aligned+0x40>)
 800a184:	460c      	mov	r4, r1
 800a186:	6831      	ldr	r1, [r6, #0]
 800a188:	4605      	mov	r5, r0
 800a18a:	b911      	cbnz	r1, 800a192 <sbrk_aligned+0x12>
 800a18c:	f000 ff94 	bl	800b0b8 <_sbrk_r>
 800a190:	6030      	str	r0, [r6, #0]
 800a192:	4621      	mov	r1, r4
 800a194:	4628      	mov	r0, r5
 800a196:	f000 ff8f 	bl	800b0b8 <_sbrk_r>
 800a19a:	1c43      	adds	r3, r0, #1
 800a19c:	d103      	bne.n	800a1a6 <sbrk_aligned+0x26>
 800a19e:	f04f 34ff 	mov.w	r4, #4294967295
 800a1a2:	4620      	mov	r0, r4
 800a1a4:	bd70      	pop	{r4, r5, r6, pc}
 800a1a6:	1cc4      	adds	r4, r0, #3
 800a1a8:	f024 0403 	bic.w	r4, r4, #3
 800a1ac:	42a0      	cmp	r0, r4
 800a1ae:	d0f8      	beq.n	800a1a2 <sbrk_aligned+0x22>
 800a1b0:	1a21      	subs	r1, r4, r0
 800a1b2:	4628      	mov	r0, r5
 800a1b4:	f000 ff80 	bl	800b0b8 <_sbrk_r>
 800a1b8:	3001      	adds	r0, #1
 800a1ba:	d1f2      	bne.n	800a1a2 <sbrk_aligned+0x22>
 800a1bc:	e7ef      	b.n	800a19e <sbrk_aligned+0x1e>
 800a1be:	bf00      	nop
 800a1c0:	20000e8c 	.word	0x20000e8c

0800a1c4 <_malloc_r>:
 800a1c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1c8:	1ccd      	adds	r5, r1, #3
 800a1ca:	f025 0503 	bic.w	r5, r5, #3
 800a1ce:	3508      	adds	r5, #8
 800a1d0:	2d0c      	cmp	r5, #12
 800a1d2:	bf38      	it	cc
 800a1d4:	250c      	movcc	r5, #12
 800a1d6:	2d00      	cmp	r5, #0
 800a1d8:	4606      	mov	r6, r0
 800a1da:	db01      	blt.n	800a1e0 <_malloc_r+0x1c>
 800a1dc:	42a9      	cmp	r1, r5
 800a1de:	d904      	bls.n	800a1ea <_malloc_r+0x26>
 800a1e0:	230c      	movs	r3, #12
 800a1e2:	6033      	str	r3, [r6, #0]
 800a1e4:	2000      	movs	r0, #0
 800a1e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a2c0 <_malloc_r+0xfc>
 800a1ee:	f000 f87b 	bl	800a2e8 <__malloc_lock>
 800a1f2:	f8d8 3000 	ldr.w	r3, [r8]
 800a1f6:	461c      	mov	r4, r3
 800a1f8:	bb44      	cbnz	r4, 800a24c <_malloc_r+0x88>
 800a1fa:	4629      	mov	r1, r5
 800a1fc:	4630      	mov	r0, r6
 800a1fe:	f7ff ffbf 	bl	800a180 <sbrk_aligned>
 800a202:	1c43      	adds	r3, r0, #1
 800a204:	4604      	mov	r4, r0
 800a206:	d158      	bne.n	800a2ba <_malloc_r+0xf6>
 800a208:	f8d8 4000 	ldr.w	r4, [r8]
 800a20c:	4627      	mov	r7, r4
 800a20e:	2f00      	cmp	r7, #0
 800a210:	d143      	bne.n	800a29a <_malloc_r+0xd6>
 800a212:	2c00      	cmp	r4, #0
 800a214:	d04b      	beq.n	800a2ae <_malloc_r+0xea>
 800a216:	6823      	ldr	r3, [r4, #0]
 800a218:	4639      	mov	r1, r7
 800a21a:	4630      	mov	r0, r6
 800a21c:	eb04 0903 	add.w	r9, r4, r3
 800a220:	f000 ff4a 	bl	800b0b8 <_sbrk_r>
 800a224:	4581      	cmp	r9, r0
 800a226:	d142      	bne.n	800a2ae <_malloc_r+0xea>
 800a228:	6821      	ldr	r1, [r4, #0]
 800a22a:	1a6d      	subs	r5, r5, r1
 800a22c:	4629      	mov	r1, r5
 800a22e:	4630      	mov	r0, r6
 800a230:	f7ff ffa6 	bl	800a180 <sbrk_aligned>
 800a234:	3001      	adds	r0, #1
 800a236:	d03a      	beq.n	800a2ae <_malloc_r+0xea>
 800a238:	6823      	ldr	r3, [r4, #0]
 800a23a:	442b      	add	r3, r5
 800a23c:	6023      	str	r3, [r4, #0]
 800a23e:	f8d8 3000 	ldr.w	r3, [r8]
 800a242:	685a      	ldr	r2, [r3, #4]
 800a244:	bb62      	cbnz	r2, 800a2a0 <_malloc_r+0xdc>
 800a246:	f8c8 7000 	str.w	r7, [r8]
 800a24a:	e00f      	b.n	800a26c <_malloc_r+0xa8>
 800a24c:	6822      	ldr	r2, [r4, #0]
 800a24e:	1b52      	subs	r2, r2, r5
 800a250:	d420      	bmi.n	800a294 <_malloc_r+0xd0>
 800a252:	2a0b      	cmp	r2, #11
 800a254:	d917      	bls.n	800a286 <_malloc_r+0xc2>
 800a256:	1961      	adds	r1, r4, r5
 800a258:	42a3      	cmp	r3, r4
 800a25a:	6025      	str	r5, [r4, #0]
 800a25c:	bf18      	it	ne
 800a25e:	6059      	strne	r1, [r3, #4]
 800a260:	6863      	ldr	r3, [r4, #4]
 800a262:	bf08      	it	eq
 800a264:	f8c8 1000 	streq.w	r1, [r8]
 800a268:	5162      	str	r2, [r4, r5]
 800a26a:	604b      	str	r3, [r1, #4]
 800a26c:	4630      	mov	r0, r6
 800a26e:	f000 f841 	bl	800a2f4 <__malloc_unlock>
 800a272:	f104 000b 	add.w	r0, r4, #11
 800a276:	1d23      	adds	r3, r4, #4
 800a278:	f020 0007 	bic.w	r0, r0, #7
 800a27c:	1ac2      	subs	r2, r0, r3
 800a27e:	bf1c      	itt	ne
 800a280:	1a1b      	subne	r3, r3, r0
 800a282:	50a3      	strne	r3, [r4, r2]
 800a284:	e7af      	b.n	800a1e6 <_malloc_r+0x22>
 800a286:	6862      	ldr	r2, [r4, #4]
 800a288:	42a3      	cmp	r3, r4
 800a28a:	bf0c      	ite	eq
 800a28c:	f8c8 2000 	streq.w	r2, [r8]
 800a290:	605a      	strne	r2, [r3, #4]
 800a292:	e7eb      	b.n	800a26c <_malloc_r+0xa8>
 800a294:	4623      	mov	r3, r4
 800a296:	6864      	ldr	r4, [r4, #4]
 800a298:	e7ae      	b.n	800a1f8 <_malloc_r+0x34>
 800a29a:	463c      	mov	r4, r7
 800a29c:	687f      	ldr	r7, [r7, #4]
 800a29e:	e7b6      	b.n	800a20e <_malloc_r+0x4a>
 800a2a0:	461a      	mov	r2, r3
 800a2a2:	685b      	ldr	r3, [r3, #4]
 800a2a4:	42a3      	cmp	r3, r4
 800a2a6:	d1fb      	bne.n	800a2a0 <_malloc_r+0xdc>
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	6053      	str	r3, [r2, #4]
 800a2ac:	e7de      	b.n	800a26c <_malloc_r+0xa8>
 800a2ae:	230c      	movs	r3, #12
 800a2b0:	6033      	str	r3, [r6, #0]
 800a2b2:	4630      	mov	r0, r6
 800a2b4:	f000 f81e 	bl	800a2f4 <__malloc_unlock>
 800a2b8:	e794      	b.n	800a1e4 <_malloc_r+0x20>
 800a2ba:	6005      	str	r5, [r0, #0]
 800a2bc:	e7d6      	b.n	800a26c <_malloc_r+0xa8>
 800a2be:	bf00      	nop
 800a2c0:	20000e90 	.word	0x20000e90

0800a2c4 <__ascii_mbtowc>:
 800a2c4:	b082      	sub	sp, #8
 800a2c6:	b901      	cbnz	r1, 800a2ca <__ascii_mbtowc+0x6>
 800a2c8:	a901      	add	r1, sp, #4
 800a2ca:	b142      	cbz	r2, 800a2de <__ascii_mbtowc+0x1a>
 800a2cc:	b14b      	cbz	r3, 800a2e2 <__ascii_mbtowc+0x1e>
 800a2ce:	7813      	ldrb	r3, [r2, #0]
 800a2d0:	600b      	str	r3, [r1, #0]
 800a2d2:	7812      	ldrb	r2, [r2, #0]
 800a2d4:	1e10      	subs	r0, r2, #0
 800a2d6:	bf18      	it	ne
 800a2d8:	2001      	movne	r0, #1
 800a2da:	b002      	add	sp, #8
 800a2dc:	4770      	bx	lr
 800a2de:	4610      	mov	r0, r2
 800a2e0:	e7fb      	b.n	800a2da <__ascii_mbtowc+0x16>
 800a2e2:	f06f 0001 	mvn.w	r0, #1
 800a2e6:	e7f8      	b.n	800a2da <__ascii_mbtowc+0x16>

0800a2e8 <__malloc_lock>:
 800a2e8:	4801      	ldr	r0, [pc, #4]	@ (800a2f0 <__malloc_lock+0x8>)
 800a2ea:	f7fe bd56 	b.w	8008d9a <__retarget_lock_acquire_recursive>
 800a2ee:	bf00      	nop
 800a2f0:	20000e88 	.word	0x20000e88

0800a2f4 <__malloc_unlock>:
 800a2f4:	4801      	ldr	r0, [pc, #4]	@ (800a2fc <__malloc_unlock+0x8>)
 800a2f6:	f7fe bd51 	b.w	8008d9c <__retarget_lock_release_recursive>
 800a2fa:	bf00      	nop
 800a2fc:	20000e88 	.word	0x20000e88

0800a300 <_Balloc>:
 800a300:	b570      	push	{r4, r5, r6, lr}
 800a302:	69c6      	ldr	r6, [r0, #28]
 800a304:	4604      	mov	r4, r0
 800a306:	460d      	mov	r5, r1
 800a308:	b976      	cbnz	r6, 800a328 <_Balloc+0x28>
 800a30a:	2010      	movs	r0, #16
 800a30c:	f7ff ff30 	bl	800a170 <malloc>
 800a310:	4602      	mov	r2, r0
 800a312:	61e0      	str	r0, [r4, #28]
 800a314:	b920      	cbnz	r0, 800a320 <_Balloc+0x20>
 800a316:	4b18      	ldr	r3, [pc, #96]	@ (800a378 <_Balloc+0x78>)
 800a318:	4818      	ldr	r0, [pc, #96]	@ (800a37c <_Balloc+0x7c>)
 800a31a:	216b      	movs	r1, #107	@ 0x6b
 800a31c:	f000 fedc 	bl	800b0d8 <__assert_func>
 800a320:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a324:	6006      	str	r6, [r0, #0]
 800a326:	60c6      	str	r6, [r0, #12]
 800a328:	69e6      	ldr	r6, [r4, #28]
 800a32a:	68f3      	ldr	r3, [r6, #12]
 800a32c:	b183      	cbz	r3, 800a350 <_Balloc+0x50>
 800a32e:	69e3      	ldr	r3, [r4, #28]
 800a330:	68db      	ldr	r3, [r3, #12]
 800a332:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a336:	b9b8      	cbnz	r0, 800a368 <_Balloc+0x68>
 800a338:	2101      	movs	r1, #1
 800a33a:	fa01 f605 	lsl.w	r6, r1, r5
 800a33e:	1d72      	adds	r2, r6, #5
 800a340:	0092      	lsls	r2, r2, #2
 800a342:	4620      	mov	r0, r4
 800a344:	f000 fee6 	bl	800b114 <_calloc_r>
 800a348:	b160      	cbz	r0, 800a364 <_Balloc+0x64>
 800a34a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a34e:	e00e      	b.n	800a36e <_Balloc+0x6e>
 800a350:	2221      	movs	r2, #33	@ 0x21
 800a352:	2104      	movs	r1, #4
 800a354:	4620      	mov	r0, r4
 800a356:	f000 fedd 	bl	800b114 <_calloc_r>
 800a35a:	69e3      	ldr	r3, [r4, #28]
 800a35c:	60f0      	str	r0, [r6, #12]
 800a35e:	68db      	ldr	r3, [r3, #12]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d1e4      	bne.n	800a32e <_Balloc+0x2e>
 800a364:	2000      	movs	r0, #0
 800a366:	bd70      	pop	{r4, r5, r6, pc}
 800a368:	6802      	ldr	r2, [r0, #0]
 800a36a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a36e:	2300      	movs	r3, #0
 800a370:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a374:	e7f7      	b.n	800a366 <_Balloc+0x66>
 800a376:	bf00      	nop
 800a378:	0800c2a2 	.word	0x0800c2a2
 800a37c:	0800c382 	.word	0x0800c382

0800a380 <_Bfree>:
 800a380:	b570      	push	{r4, r5, r6, lr}
 800a382:	69c6      	ldr	r6, [r0, #28]
 800a384:	4605      	mov	r5, r0
 800a386:	460c      	mov	r4, r1
 800a388:	b976      	cbnz	r6, 800a3a8 <_Bfree+0x28>
 800a38a:	2010      	movs	r0, #16
 800a38c:	f7ff fef0 	bl	800a170 <malloc>
 800a390:	4602      	mov	r2, r0
 800a392:	61e8      	str	r0, [r5, #28]
 800a394:	b920      	cbnz	r0, 800a3a0 <_Bfree+0x20>
 800a396:	4b09      	ldr	r3, [pc, #36]	@ (800a3bc <_Bfree+0x3c>)
 800a398:	4809      	ldr	r0, [pc, #36]	@ (800a3c0 <_Bfree+0x40>)
 800a39a:	218f      	movs	r1, #143	@ 0x8f
 800a39c:	f000 fe9c 	bl	800b0d8 <__assert_func>
 800a3a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3a4:	6006      	str	r6, [r0, #0]
 800a3a6:	60c6      	str	r6, [r0, #12]
 800a3a8:	b13c      	cbz	r4, 800a3ba <_Bfree+0x3a>
 800a3aa:	69eb      	ldr	r3, [r5, #28]
 800a3ac:	6862      	ldr	r2, [r4, #4]
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3b4:	6021      	str	r1, [r4, #0]
 800a3b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a3ba:	bd70      	pop	{r4, r5, r6, pc}
 800a3bc:	0800c2a2 	.word	0x0800c2a2
 800a3c0:	0800c382 	.word	0x0800c382

0800a3c4 <__multadd>:
 800a3c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3c8:	690d      	ldr	r5, [r1, #16]
 800a3ca:	4607      	mov	r7, r0
 800a3cc:	460c      	mov	r4, r1
 800a3ce:	461e      	mov	r6, r3
 800a3d0:	f101 0c14 	add.w	ip, r1, #20
 800a3d4:	2000      	movs	r0, #0
 800a3d6:	f8dc 3000 	ldr.w	r3, [ip]
 800a3da:	b299      	uxth	r1, r3
 800a3dc:	fb02 6101 	mla	r1, r2, r1, r6
 800a3e0:	0c1e      	lsrs	r6, r3, #16
 800a3e2:	0c0b      	lsrs	r3, r1, #16
 800a3e4:	fb02 3306 	mla	r3, r2, r6, r3
 800a3e8:	b289      	uxth	r1, r1
 800a3ea:	3001      	adds	r0, #1
 800a3ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a3f0:	4285      	cmp	r5, r0
 800a3f2:	f84c 1b04 	str.w	r1, [ip], #4
 800a3f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a3fa:	dcec      	bgt.n	800a3d6 <__multadd+0x12>
 800a3fc:	b30e      	cbz	r6, 800a442 <__multadd+0x7e>
 800a3fe:	68a3      	ldr	r3, [r4, #8]
 800a400:	42ab      	cmp	r3, r5
 800a402:	dc19      	bgt.n	800a438 <__multadd+0x74>
 800a404:	6861      	ldr	r1, [r4, #4]
 800a406:	4638      	mov	r0, r7
 800a408:	3101      	adds	r1, #1
 800a40a:	f7ff ff79 	bl	800a300 <_Balloc>
 800a40e:	4680      	mov	r8, r0
 800a410:	b928      	cbnz	r0, 800a41e <__multadd+0x5a>
 800a412:	4602      	mov	r2, r0
 800a414:	4b0c      	ldr	r3, [pc, #48]	@ (800a448 <__multadd+0x84>)
 800a416:	480d      	ldr	r0, [pc, #52]	@ (800a44c <__multadd+0x88>)
 800a418:	21ba      	movs	r1, #186	@ 0xba
 800a41a:	f000 fe5d 	bl	800b0d8 <__assert_func>
 800a41e:	6922      	ldr	r2, [r4, #16]
 800a420:	3202      	adds	r2, #2
 800a422:	f104 010c 	add.w	r1, r4, #12
 800a426:	0092      	lsls	r2, r2, #2
 800a428:	300c      	adds	r0, #12
 800a42a:	f7fe fcb8 	bl	8008d9e <memcpy>
 800a42e:	4621      	mov	r1, r4
 800a430:	4638      	mov	r0, r7
 800a432:	f7ff ffa5 	bl	800a380 <_Bfree>
 800a436:	4644      	mov	r4, r8
 800a438:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a43c:	3501      	adds	r5, #1
 800a43e:	615e      	str	r6, [r3, #20]
 800a440:	6125      	str	r5, [r4, #16]
 800a442:	4620      	mov	r0, r4
 800a444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a448:	0800c311 	.word	0x0800c311
 800a44c:	0800c382 	.word	0x0800c382

0800a450 <__s2b>:
 800a450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a454:	460c      	mov	r4, r1
 800a456:	4615      	mov	r5, r2
 800a458:	461f      	mov	r7, r3
 800a45a:	2209      	movs	r2, #9
 800a45c:	3308      	adds	r3, #8
 800a45e:	4606      	mov	r6, r0
 800a460:	fb93 f3f2 	sdiv	r3, r3, r2
 800a464:	2100      	movs	r1, #0
 800a466:	2201      	movs	r2, #1
 800a468:	429a      	cmp	r2, r3
 800a46a:	db09      	blt.n	800a480 <__s2b+0x30>
 800a46c:	4630      	mov	r0, r6
 800a46e:	f7ff ff47 	bl	800a300 <_Balloc>
 800a472:	b940      	cbnz	r0, 800a486 <__s2b+0x36>
 800a474:	4602      	mov	r2, r0
 800a476:	4b19      	ldr	r3, [pc, #100]	@ (800a4dc <__s2b+0x8c>)
 800a478:	4819      	ldr	r0, [pc, #100]	@ (800a4e0 <__s2b+0x90>)
 800a47a:	21d3      	movs	r1, #211	@ 0xd3
 800a47c:	f000 fe2c 	bl	800b0d8 <__assert_func>
 800a480:	0052      	lsls	r2, r2, #1
 800a482:	3101      	adds	r1, #1
 800a484:	e7f0      	b.n	800a468 <__s2b+0x18>
 800a486:	9b08      	ldr	r3, [sp, #32]
 800a488:	6143      	str	r3, [r0, #20]
 800a48a:	2d09      	cmp	r5, #9
 800a48c:	f04f 0301 	mov.w	r3, #1
 800a490:	6103      	str	r3, [r0, #16]
 800a492:	dd16      	ble.n	800a4c2 <__s2b+0x72>
 800a494:	f104 0909 	add.w	r9, r4, #9
 800a498:	46c8      	mov	r8, r9
 800a49a:	442c      	add	r4, r5
 800a49c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a4a0:	4601      	mov	r1, r0
 800a4a2:	3b30      	subs	r3, #48	@ 0x30
 800a4a4:	220a      	movs	r2, #10
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	f7ff ff8c 	bl	800a3c4 <__multadd>
 800a4ac:	45a0      	cmp	r8, r4
 800a4ae:	d1f5      	bne.n	800a49c <__s2b+0x4c>
 800a4b0:	f1a5 0408 	sub.w	r4, r5, #8
 800a4b4:	444c      	add	r4, r9
 800a4b6:	1b2d      	subs	r5, r5, r4
 800a4b8:	1963      	adds	r3, r4, r5
 800a4ba:	42bb      	cmp	r3, r7
 800a4bc:	db04      	blt.n	800a4c8 <__s2b+0x78>
 800a4be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4c2:	340a      	adds	r4, #10
 800a4c4:	2509      	movs	r5, #9
 800a4c6:	e7f6      	b.n	800a4b6 <__s2b+0x66>
 800a4c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a4cc:	4601      	mov	r1, r0
 800a4ce:	3b30      	subs	r3, #48	@ 0x30
 800a4d0:	220a      	movs	r2, #10
 800a4d2:	4630      	mov	r0, r6
 800a4d4:	f7ff ff76 	bl	800a3c4 <__multadd>
 800a4d8:	e7ee      	b.n	800a4b8 <__s2b+0x68>
 800a4da:	bf00      	nop
 800a4dc:	0800c311 	.word	0x0800c311
 800a4e0:	0800c382 	.word	0x0800c382

0800a4e4 <__hi0bits>:
 800a4e4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	bf36      	itet	cc
 800a4ec:	0403      	lslcc	r3, r0, #16
 800a4ee:	2000      	movcs	r0, #0
 800a4f0:	2010      	movcc	r0, #16
 800a4f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a4f6:	bf3c      	itt	cc
 800a4f8:	021b      	lslcc	r3, r3, #8
 800a4fa:	3008      	addcc	r0, #8
 800a4fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a500:	bf3c      	itt	cc
 800a502:	011b      	lslcc	r3, r3, #4
 800a504:	3004      	addcc	r0, #4
 800a506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a50a:	bf3c      	itt	cc
 800a50c:	009b      	lslcc	r3, r3, #2
 800a50e:	3002      	addcc	r0, #2
 800a510:	2b00      	cmp	r3, #0
 800a512:	db05      	blt.n	800a520 <__hi0bits+0x3c>
 800a514:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a518:	f100 0001 	add.w	r0, r0, #1
 800a51c:	bf08      	it	eq
 800a51e:	2020      	moveq	r0, #32
 800a520:	4770      	bx	lr

0800a522 <__lo0bits>:
 800a522:	6803      	ldr	r3, [r0, #0]
 800a524:	4602      	mov	r2, r0
 800a526:	f013 0007 	ands.w	r0, r3, #7
 800a52a:	d00b      	beq.n	800a544 <__lo0bits+0x22>
 800a52c:	07d9      	lsls	r1, r3, #31
 800a52e:	d421      	bmi.n	800a574 <__lo0bits+0x52>
 800a530:	0798      	lsls	r0, r3, #30
 800a532:	bf49      	itett	mi
 800a534:	085b      	lsrmi	r3, r3, #1
 800a536:	089b      	lsrpl	r3, r3, #2
 800a538:	2001      	movmi	r0, #1
 800a53a:	6013      	strmi	r3, [r2, #0]
 800a53c:	bf5c      	itt	pl
 800a53e:	6013      	strpl	r3, [r2, #0]
 800a540:	2002      	movpl	r0, #2
 800a542:	4770      	bx	lr
 800a544:	b299      	uxth	r1, r3
 800a546:	b909      	cbnz	r1, 800a54c <__lo0bits+0x2a>
 800a548:	0c1b      	lsrs	r3, r3, #16
 800a54a:	2010      	movs	r0, #16
 800a54c:	b2d9      	uxtb	r1, r3
 800a54e:	b909      	cbnz	r1, 800a554 <__lo0bits+0x32>
 800a550:	3008      	adds	r0, #8
 800a552:	0a1b      	lsrs	r3, r3, #8
 800a554:	0719      	lsls	r1, r3, #28
 800a556:	bf04      	itt	eq
 800a558:	091b      	lsreq	r3, r3, #4
 800a55a:	3004      	addeq	r0, #4
 800a55c:	0799      	lsls	r1, r3, #30
 800a55e:	bf04      	itt	eq
 800a560:	089b      	lsreq	r3, r3, #2
 800a562:	3002      	addeq	r0, #2
 800a564:	07d9      	lsls	r1, r3, #31
 800a566:	d403      	bmi.n	800a570 <__lo0bits+0x4e>
 800a568:	085b      	lsrs	r3, r3, #1
 800a56a:	f100 0001 	add.w	r0, r0, #1
 800a56e:	d003      	beq.n	800a578 <__lo0bits+0x56>
 800a570:	6013      	str	r3, [r2, #0]
 800a572:	4770      	bx	lr
 800a574:	2000      	movs	r0, #0
 800a576:	4770      	bx	lr
 800a578:	2020      	movs	r0, #32
 800a57a:	4770      	bx	lr

0800a57c <__i2b>:
 800a57c:	b510      	push	{r4, lr}
 800a57e:	460c      	mov	r4, r1
 800a580:	2101      	movs	r1, #1
 800a582:	f7ff febd 	bl	800a300 <_Balloc>
 800a586:	4602      	mov	r2, r0
 800a588:	b928      	cbnz	r0, 800a596 <__i2b+0x1a>
 800a58a:	4b05      	ldr	r3, [pc, #20]	@ (800a5a0 <__i2b+0x24>)
 800a58c:	4805      	ldr	r0, [pc, #20]	@ (800a5a4 <__i2b+0x28>)
 800a58e:	f240 1145 	movw	r1, #325	@ 0x145
 800a592:	f000 fda1 	bl	800b0d8 <__assert_func>
 800a596:	2301      	movs	r3, #1
 800a598:	6144      	str	r4, [r0, #20]
 800a59a:	6103      	str	r3, [r0, #16]
 800a59c:	bd10      	pop	{r4, pc}
 800a59e:	bf00      	nop
 800a5a0:	0800c311 	.word	0x0800c311
 800a5a4:	0800c382 	.word	0x0800c382

0800a5a8 <__multiply>:
 800a5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ac:	4614      	mov	r4, r2
 800a5ae:	690a      	ldr	r2, [r1, #16]
 800a5b0:	6923      	ldr	r3, [r4, #16]
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	bfa8      	it	ge
 800a5b6:	4623      	movge	r3, r4
 800a5b8:	460f      	mov	r7, r1
 800a5ba:	bfa4      	itt	ge
 800a5bc:	460c      	movge	r4, r1
 800a5be:	461f      	movge	r7, r3
 800a5c0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a5c4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a5c8:	68a3      	ldr	r3, [r4, #8]
 800a5ca:	6861      	ldr	r1, [r4, #4]
 800a5cc:	eb0a 0609 	add.w	r6, sl, r9
 800a5d0:	42b3      	cmp	r3, r6
 800a5d2:	b085      	sub	sp, #20
 800a5d4:	bfb8      	it	lt
 800a5d6:	3101      	addlt	r1, #1
 800a5d8:	f7ff fe92 	bl	800a300 <_Balloc>
 800a5dc:	b930      	cbnz	r0, 800a5ec <__multiply+0x44>
 800a5de:	4602      	mov	r2, r0
 800a5e0:	4b44      	ldr	r3, [pc, #272]	@ (800a6f4 <__multiply+0x14c>)
 800a5e2:	4845      	ldr	r0, [pc, #276]	@ (800a6f8 <__multiply+0x150>)
 800a5e4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a5e8:	f000 fd76 	bl	800b0d8 <__assert_func>
 800a5ec:	f100 0514 	add.w	r5, r0, #20
 800a5f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a5f4:	462b      	mov	r3, r5
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	4543      	cmp	r3, r8
 800a5fa:	d321      	bcc.n	800a640 <__multiply+0x98>
 800a5fc:	f107 0114 	add.w	r1, r7, #20
 800a600:	f104 0214 	add.w	r2, r4, #20
 800a604:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a608:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a60c:	9302      	str	r3, [sp, #8]
 800a60e:	1b13      	subs	r3, r2, r4
 800a610:	3b15      	subs	r3, #21
 800a612:	f023 0303 	bic.w	r3, r3, #3
 800a616:	3304      	adds	r3, #4
 800a618:	f104 0715 	add.w	r7, r4, #21
 800a61c:	42ba      	cmp	r2, r7
 800a61e:	bf38      	it	cc
 800a620:	2304      	movcc	r3, #4
 800a622:	9301      	str	r3, [sp, #4]
 800a624:	9b02      	ldr	r3, [sp, #8]
 800a626:	9103      	str	r1, [sp, #12]
 800a628:	428b      	cmp	r3, r1
 800a62a:	d80c      	bhi.n	800a646 <__multiply+0x9e>
 800a62c:	2e00      	cmp	r6, #0
 800a62e:	dd03      	ble.n	800a638 <__multiply+0x90>
 800a630:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a634:	2b00      	cmp	r3, #0
 800a636:	d05b      	beq.n	800a6f0 <__multiply+0x148>
 800a638:	6106      	str	r6, [r0, #16]
 800a63a:	b005      	add	sp, #20
 800a63c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a640:	f843 2b04 	str.w	r2, [r3], #4
 800a644:	e7d8      	b.n	800a5f8 <__multiply+0x50>
 800a646:	f8b1 a000 	ldrh.w	sl, [r1]
 800a64a:	f1ba 0f00 	cmp.w	sl, #0
 800a64e:	d024      	beq.n	800a69a <__multiply+0xf2>
 800a650:	f104 0e14 	add.w	lr, r4, #20
 800a654:	46a9      	mov	r9, r5
 800a656:	f04f 0c00 	mov.w	ip, #0
 800a65a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a65e:	f8d9 3000 	ldr.w	r3, [r9]
 800a662:	fa1f fb87 	uxth.w	fp, r7
 800a666:	b29b      	uxth	r3, r3
 800a668:	fb0a 330b 	mla	r3, sl, fp, r3
 800a66c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a670:	f8d9 7000 	ldr.w	r7, [r9]
 800a674:	4463      	add	r3, ip
 800a676:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a67a:	fb0a c70b 	mla	r7, sl, fp, ip
 800a67e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a682:	b29b      	uxth	r3, r3
 800a684:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a688:	4572      	cmp	r2, lr
 800a68a:	f849 3b04 	str.w	r3, [r9], #4
 800a68e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a692:	d8e2      	bhi.n	800a65a <__multiply+0xb2>
 800a694:	9b01      	ldr	r3, [sp, #4]
 800a696:	f845 c003 	str.w	ip, [r5, r3]
 800a69a:	9b03      	ldr	r3, [sp, #12]
 800a69c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a6a0:	3104      	adds	r1, #4
 800a6a2:	f1b9 0f00 	cmp.w	r9, #0
 800a6a6:	d021      	beq.n	800a6ec <__multiply+0x144>
 800a6a8:	682b      	ldr	r3, [r5, #0]
 800a6aa:	f104 0c14 	add.w	ip, r4, #20
 800a6ae:	46ae      	mov	lr, r5
 800a6b0:	f04f 0a00 	mov.w	sl, #0
 800a6b4:	f8bc b000 	ldrh.w	fp, [ip]
 800a6b8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a6bc:	fb09 770b 	mla	r7, r9, fp, r7
 800a6c0:	4457      	add	r7, sl
 800a6c2:	b29b      	uxth	r3, r3
 800a6c4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a6c8:	f84e 3b04 	str.w	r3, [lr], #4
 800a6cc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a6d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6d4:	f8be 3000 	ldrh.w	r3, [lr]
 800a6d8:	fb09 330a 	mla	r3, r9, sl, r3
 800a6dc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a6e0:	4562      	cmp	r2, ip
 800a6e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6e6:	d8e5      	bhi.n	800a6b4 <__multiply+0x10c>
 800a6e8:	9f01      	ldr	r7, [sp, #4]
 800a6ea:	51eb      	str	r3, [r5, r7]
 800a6ec:	3504      	adds	r5, #4
 800a6ee:	e799      	b.n	800a624 <__multiply+0x7c>
 800a6f0:	3e01      	subs	r6, #1
 800a6f2:	e79b      	b.n	800a62c <__multiply+0x84>
 800a6f4:	0800c311 	.word	0x0800c311
 800a6f8:	0800c382 	.word	0x0800c382

0800a6fc <__pow5mult>:
 800a6fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a700:	4615      	mov	r5, r2
 800a702:	f012 0203 	ands.w	r2, r2, #3
 800a706:	4607      	mov	r7, r0
 800a708:	460e      	mov	r6, r1
 800a70a:	d007      	beq.n	800a71c <__pow5mult+0x20>
 800a70c:	4c25      	ldr	r4, [pc, #148]	@ (800a7a4 <__pow5mult+0xa8>)
 800a70e:	3a01      	subs	r2, #1
 800a710:	2300      	movs	r3, #0
 800a712:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a716:	f7ff fe55 	bl	800a3c4 <__multadd>
 800a71a:	4606      	mov	r6, r0
 800a71c:	10ad      	asrs	r5, r5, #2
 800a71e:	d03d      	beq.n	800a79c <__pow5mult+0xa0>
 800a720:	69fc      	ldr	r4, [r7, #28]
 800a722:	b97c      	cbnz	r4, 800a744 <__pow5mult+0x48>
 800a724:	2010      	movs	r0, #16
 800a726:	f7ff fd23 	bl	800a170 <malloc>
 800a72a:	4602      	mov	r2, r0
 800a72c:	61f8      	str	r0, [r7, #28]
 800a72e:	b928      	cbnz	r0, 800a73c <__pow5mult+0x40>
 800a730:	4b1d      	ldr	r3, [pc, #116]	@ (800a7a8 <__pow5mult+0xac>)
 800a732:	481e      	ldr	r0, [pc, #120]	@ (800a7ac <__pow5mult+0xb0>)
 800a734:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a738:	f000 fcce 	bl	800b0d8 <__assert_func>
 800a73c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a740:	6004      	str	r4, [r0, #0]
 800a742:	60c4      	str	r4, [r0, #12]
 800a744:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a748:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a74c:	b94c      	cbnz	r4, 800a762 <__pow5mult+0x66>
 800a74e:	f240 2171 	movw	r1, #625	@ 0x271
 800a752:	4638      	mov	r0, r7
 800a754:	f7ff ff12 	bl	800a57c <__i2b>
 800a758:	2300      	movs	r3, #0
 800a75a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a75e:	4604      	mov	r4, r0
 800a760:	6003      	str	r3, [r0, #0]
 800a762:	f04f 0900 	mov.w	r9, #0
 800a766:	07eb      	lsls	r3, r5, #31
 800a768:	d50a      	bpl.n	800a780 <__pow5mult+0x84>
 800a76a:	4631      	mov	r1, r6
 800a76c:	4622      	mov	r2, r4
 800a76e:	4638      	mov	r0, r7
 800a770:	f7ff ff1a 	bl	800a5a8 <__multiply>
 800a774:	4631      	mov	r1, r6
 800a776:	4680      	mov	r8, r0
 800a778:	4638      	mov	r0, r7
 800a77a:	f7ff fe01 	bl	800a380 <_Bfree>
 800a77e:	4646      	mov	r6, r8
 800a780:	106d      	asrs	r5, r5, #1
 800a782:	d00b      	beq.n	800a79c <__pow5mult+0xa0>
 800a784:	6820      	ldr	r0, [r4, #0]
 800a786:	b938      	cbnz	r0, 800a798 <__pow5mult+0x9c>
 800a788:	4622      	mov	r2, r4
 800a78a:	4621      	mov	r1, r4
 800a78c:	4638      	mov	r0, r7
 800a78e:	f7ff ff0b 	bl	800a5a8 <__multiply>
 800a792:	6020      	str	r0, [r4, #0]
 800a794:	f8c0 9000 	str.w	r9, [r0]
 800a798:	4604      	mov	r4, r0
 800a79a:	e7e4      	b.n	800a766 <__pow5mult+0x6a>
 800a79c:	4630      	mov	r0, r6
 800a79e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7a2:	bf00      	nop
 800a7a4:	0800c3dc 	.word	0x0800c3dc
 800a7a8:	0800c2a2 	.word	0x0800c2a2
 800a7ac:	0800c382 	.word	0x0800c382

0800a7b0 <__lshift>:
 800a7b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7b4:	460c      	mov	r4, r1
 800a7b6:	6849      	ldr	r1, [r1, #4]
 800a7b8:	6923      	ldr	r3, [r4, #16]
 800a7ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a7be:	68a3      	ldr	r3, [r4, #8]
 800a7c0:	4607      	mov	r7, r0
 800a7c2:	4691      	mov	r9, r2
 800a7c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7c8:	f108 0601 	add.w	r6, r8, #1
 800a7cc:	42b3      	cmp	r3, r6
 800a7ce:	db0b      	blt.n	800a7e8 <__lshift+0x38>
 800a7d0:	4638      	mov	r0, r7
 800a7d2:	f7ff fd95 	bl	800a300 <_Balloc>
 800a7d6:	4605      	mov	r5, r0
 800a7d8:	b948      	cbnz	r0, 800a7ee <__lshift+0x3e>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	4b28      	ldr	r3, [pc, #160]	@ (800a880 <__lshift+0xd0>)
 800a7de:	4829      	ldr	r0, [pc, #164]	@ (800a884 <__lshift+0xd4>)
 800a7e0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a7e4:	f000 fc78 	bl	800b0d8 <__assert_func>
 800a7e8:	3101      	adds	r1, #1
 800a7ea:	005b      	lsls	r3, r3, #1
 800a7ec:	e7ee      	b.n	800a7cc <__lshift+0x1c>
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	f100 0114 	add.w	r1, r0, #20
 800a7f4:	f100 0210 	add.w	r2, r0, #16
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	4553      	cmp	r3, sl
 800a7fc:	db33      	blt.n	800a866 <__lshift+0xb6>
 800a7fe:	6920      	ldr	r0, [r4, #16]
 800a800:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a804:	f104 0314 	add.w	r3, r4, #20
 800a808:	f019 091f 	ands.w	r9, r9, #31
 800a80c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a810:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a814:	d02b      	beq.n	800a86e <__lshift+0xbe>
 800a816:	f1c9 0e20 	rsb	lr, r9, #32
 800a81a:	468a      	mov	sl, r1
 800a81c:	2200      	movs	r2, #0
 800a81e:	6818      	ldr	r0, [r3, #0]
 800a820:	fa00 f009 	lsl.w	r0, r0, r9
 800a824:	4310      	orrs	r0, r2
 800a826:	f84a 0b04 	str.w	r0, [sl], #4
 800a82a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a82e:	459c      	cmp	ip, r3
 800a830:	fa22 f20e 	lsr.w	r2, r2, lr
 800a834:	d8f3      	bhi.n	800a81e <__lshift+0x6e>
 800a836:	ebac 0304 	sub.w	r3, ip, r4
 800a83a:	3b15      	subs	r3, #21
 800a83c:	f023 0303 	bic.w	r3, r3, #3
 800a840:	3304      	adds	r3, #4
 800a842:	f104 0015 	add.w	r0, r4, #21
 800a846:	4584      	cmp	ip, r0
 800a848:	bf38      	it	cc
 800a84a:	2304      	movcc	r3, #4
 800a84c:	50ca      	str	r2, [r1, r3]
 800a84e:	b10a      	cbz	r2, 800a854 <__lshift+0xa4>
 800a850:	f108 0602 	add.w	r6, r8, #2
 800a854:	3e01      	subs	r6, #1
 800a856:	4638      	mov	r0, r7
 800a858:	612e      	str	r6, [r5, #16]
 800a85a:	4621      	mov	r1, r4
 800a85c:	f7ff fd90 	bl	800a380 <_Bfree>
 800a860:	4628      	mov	r0, r5
 800a862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a866:	f842 0f04 	str.w	r0, [r2, #4]!
 800a86a:	3301      	adds	r3, #1
 800a86c:	e7c5      	b.n	800a7fa <__lshift+0x4a>
 800a86e:	3904      	subs	r1, #4
 800a870:	f853 2b04 	ldr.w	r2, [r3], #4
 800a874:	f841 2f04 	str.w	r2, [r1, #4]!
 800a878:	459c      	cmp	ip, r3
 800a87a:	d8f9      	bhi.n	800a870 <__lshift+0xc0>
 800a87c:	e7ea      	b.n	800a854 <__lshift+0xa4>
 800a87e:	bf00      	nop
 800a880:	0800c311 	.word	0x0800c311
 800a884:	0800c382 	.word	0x0800c382

0800a888 <__mcmp>:
 800a888:	690a      	ldr	r2, [r1, #16]
 800a88a:	4603      	mov	r3, r0
 800a88c:	6900      	ldr	r0, [r0, #16]
 800a88e:	1a80      	subs	r0, r0, r2
 800a890:	b530      	push	{r4, r5, lr}
 800a892:	d10e      	bne.n	800a8b2 <__mcmp+0x2a>
 800a894:	3314      	adds	r3, #20
 800a896:	3114      	adds	r1, #20
 800a898:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a89c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a8a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a8a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a8a8:	4295      	cmp	r5, r2
 800a8aa:	d003      	beq.n	800a8b4 <__mcmp+0x2c>
 800a8ac:	d205      	bcs.n	800a8ba <__mcmp+0x32>
 800a8ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a8b2:	bd30      	pop	{r4, r5, pc}
 800a8b4:	42a3      	cmp	r3, r4
 800a8b6:	d3f3      	bcc.n	800a8a0 <__mcmp+0x18>
 800a8b8:	e7fb      	b.n	800a8b2 <__mcmp+0x2a>
 800a8ba:	2001      	movs	r0, #1
 800a8bc:	e7f9      	b.n	800a8b2 <__mcmp+0x2a>
	...

0800a8c0 <__mdiff>:
 800a8c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8c4:	4689      	mov	r9, r1
 800a8c6:	4606      	mov	r6, r0
 800a8c8:	4611      	mov	r1, r2
 800a8ca:	4648      	mov	r0, r9
 800a8cc:	4614      	mov	r4, r2
 800a8ce:	f7ff ffdb 	bl	800a888 <__mcmp>
 800a8d2:	1e05      	subs	r5, r0, #0
 800a8d4:	d112      	bne.n	800a8fc <__mdiff+0x3c>
 800a8d6:	4629      	mov	r1, r5
 800a8d8:	4630      	mov	r0, r6
 800a8da:	f7ff fd11 	bl	800a300 <_Balloc>
 800a8de:	4602      	mov	r2, r0
 800a8e0:	b928      	cbnz	r0, 800a8ee <__mdiff+0x2e>
 800a8e2:	4b3f      	ldr	r3, [pc, #252]	@ (800a9e0 <__mdiff+0x120>)
 800a8e4:	f240 2137 	movw	r1, #567	@ 0x237
 800a8e8:	483e      	ldr	r0, [pc, #248]	@ (800a9e4 <__mdiff+0x124>)
 800a8ea:	f000 fbf5 	bl	800b0d8 <__assert_func>
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a8f4:	4610      	mov	r0, r2
 800a8f6:	b003      	add	sp, #12
 800a8f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8fc:	bfbc      	itt	lt
 800a8fe:	464b      	movlt	r3, r9
 800a900:	46a1      	movlt	r9, r4
 800a902:	4630      	mov	r0, r6
 800a904:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a908:	bfba      	itte	lt
 800a90a:	461c      	movlt	r4, r3
 800a90c:	2501      	movlt	r5, #1
 800a90e:	2500      	movge	r5, #0
 800a910:	f7ff fcf6 	bl	800a300 <_Balloc>
 800a914:	4602      	mov	r2, r0
 800a916:	b918      	cbnz	r0, 800a920 <__mdiff+0x60>
 800a918:	4b31      	ldr	r3, [pc, #196]	@ (800a9e0 <__mdiff+0x120>)
 800a91a:	f240 2145 	movw	r1, #581	@ 0x245
 800a91e:	e7e3      	b.n	800a8e8 <__mdiff+0x28>
 800a920:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a924:	6926      	ldr	r6, [r4, #16]
 800a926:	60c5      	str	r5, [r0, #12]
 800a928:	f109 0310 	add.w	r3, r9, #16
 800a92c:	f109 0514 	add.w	r5, r9, #20
 800a930:	f104 0e14 	add.w	lr, r4, #20
 800a934:	f100 0b14 	add.w	fp, r0, #20
 800a938:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a93c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a940:	9301      	str	r3, [sp, #4]
 800a942:	46d9      	mov	r9, fp
 800a944:	f04f 0c00 	mov.w	ip, #0
 800a948:	9b01      	ldr	r3, [sp, #4]
 800a94a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a94e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a952:	9301      	str	r3, [sp, #4]
 800a954:	fa1f f38a 	uxth.w	r3, sl
 800a958:	4619      	mov	r1, r3
 800a95a:	b283      	uxth	r3, r0
 800a95c:	1acb      	subs	r3, r1, r3
 800a95e:	0c00      	lsrs	r0, r0, #16
 800a960:	4463      	add	r3, ip
 800a962:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a966:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a970:	4576      	cmp	r6, lr
 800a972:	f849 3b04 	str.w	r3, [r9], #4
 800a976:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a97a:	d8e5      	bhi.n	800a948 <__mdiff+0x88>
 800a97c:	1b33      	subs	r3, r6, r4
 800a97e:	3b15      	subs	r3, #21
 800a980:	f023 0303 	bic.w	r3, r3, #3
 800a984:	3415      	adds	r4, #21
 800a986:	3304      	adds	r3, #4
 800a988:	42a6      	cmp	r6, r4
 800a98a:	bf38      	it	cc
 800a98c:	2304      	movcc	r3, #4
 800a98e:	441d      	add	r5, r3
 800a990:	445b      	add	r3, fp
 800a992:	461e      	mov	r6, r3
 800a994:	462c      	mov	r4, r5
 800a996:	4544      	cmp	r4, r8
 800a998:	d30e      	bcc.n	800a9b8 <__mdiff+0xf8>
 800a99a:	f108 0103 	add.w	r1, r8, #3
 800a99e:	1b49      	subs	r1, r1, r5
 800a9a0:	f021 0103 	bic.w	r1, r1, #3
 800a9a4:	3d03      	subs	r5, #3
 800a9a6:	45a8      	cmp	r8, r5
 800a9a8:	bf38      	it	cc
 800a9aa:	2100      	movcc	r1, #0
 800a9ac:	440b      	add	r3, r1
 800a9ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a9b2:	b191      	cbz	r1, 800a9da <__mdiff+0x11a>
 800a9b4:	6117      	str	r7, [r2, #16]
 800a9b6:	e79d      	b.n	800a8f4 <__mdiff+0x34>
 800a9b8:	f854 1b04 	ldr.w	r1, [r4], #4
 800a9bc:	46e6      	mov	lr, ip
 800a9be:	0c08      	lsrs	r0, r1, #16
 800a9c0:	fa1c fc81 	uxtah	ip, ip, r1
 800a9c4:	4471      	add	r1, lr
 800a9c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a9ca:	b289      	uxth	r1, r1
 800a9cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a9d0:	f846 1b04 	str.w	r1, [r6], #4
 800a9d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a9d8:	e7dd      	b.n	800a996 <__mdiff+0xd6>
 800a9da:	3f01      	subs	r7, #1
 800a9dc:	e7e7      	b.n	800a9ae <__mdiff+0xee>
 800a9de:	bf00      	nop
 800a9e0:	0800c311 	.word	0x0800c311
 800a9e4:	0800c382 	.word	0x0800c382

0800a9e8 <__ulp>:
 800a9e8:	b082      	sub	sp, #8
 800a9ea:	ed8d 0b00 	vstr	d0, [sp]
 800a9ee:	9a01      	ldr	r2, [sp, #4]
 800a9f0:	4b0f      	ldr	r3, [pc, #60]	@ (800aa30 <__ulp+0x48>)
 800a9f2:	4013      	ands	r3, r2
 800a9f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	dc08      	bgt.n	800aa0e <__ulp+0x26>
 800a9fc:	425b      	negs	r3, r3
 800a9fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800aa02:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aa06:	da04      	bge.n	800aa12 <__ulp+0x2a>
 800aa08:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aa0c:	4113      	asrs	r3, r2
 800aa0e:	2200      	movs	r2, #0
 800aa10:	e008      	b.n	800aa24 <__ulp+0x3c>
 800aa12:	f1a2 0314 	sub.w	r3, r2, #20
 800aa16:	2b1e      	cmp	r3, #30
 800aa18:	bfda      	itte	le
 800aa1a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800aa1e:	40da      	lsrle	r2, r3
 800aa20:	2201      	movgt	r2, #1
 800aa22:	2300      	movs	r3, #0
 800aa24:	4619      	mov	r1, r3
 800aa26:	4610      	mov	r0, r2
 800aa28:	ec41 0b10 	vmov	d0, r0, r1
 800aa2c:	b002      	add	sp, #8
 800aa2e:	4770      	bx	lr
 800aa30:	7ff00000 	.word	0x7ff00000

0800aa34 <__b2d>:
 800aa34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa38:	6906      	ldr	r6, [r0, #16]
 800aa3a:	f100 0814 	add.w	r8, r0, #20
 800aa3e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800aa42:	1f37      	subs	r7, r6, #4
 800aa44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aa48:	4610      	mov	r0, r2
 800aa4a:	f7ff fd4b 	bl	800a4e4 <__hi0bits>
 800aa4e:	f1c0 0320 	rsb	r3, r0, #32
 800aa52:	280a      	cmp	r0, #10
 800aa54:	600b      	str	r3, [r1, #0]
 800aa56:	491b      	ldr	r1, [pc, #108]	@ (800aac4 <__b2d+0x90>)
 800aa58:	dc15      	bgt.n	800aa86 <__b2d+0x52>
 800aa5a:	f1c0 0c0b 	rsb	ip, r0, #11
 800aa5e:	fa22 f30c 	lsr.w	r3, r2, ip
 800aa62:	45b8      	cmp	r8, r7
 800aa64:	ea43 0501 	orr.w	r5, r3, r1
 800aa68:	bf34      	ite	cc
 800aa6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aa6e:	2300      	movcs	r3, #0
 800aa70:	3015      	adds	r0, #21
 800aa72:	fa02 f000 	lsl.w	r0, r2, r0
 800aa76:	fa23 f30c 	lsr.w	r3, r3, ip
 800aa7a:	4303      	orrs	r3, r0
 800aa7c:	461c      	mov	r4, r3
 800aa7e:	ec45 4b10 	vmov	d0, r4, r5
 800aa82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa86:	45b8      	cmp	r8, r7
 800aa88:	bf3a      	itte	cc
 800aa8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aa8e:	f1a6 0708 	subcc.w	r7, r6, #8
 800aa92:	2300      	movcs	r3, #0
 800aa94:	380b      	subs	r0, #11
 800aa96:	d012      	beq.n	800aabe <__b2d+0x8a>
 800aa98:	f1c0 0120 	rsb	r1, r0, #32
 800aa9c:	fa23 f401 	lsr.w	r4, r3, r1
 800aaa0:	4082      	lsls	r2, r0
 800aaa2:	4322      	orrs	r2, r4
 800aaa4:	4547      	cmp	r7, r8
 800aaa6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800aaaa:	bf8c      	ite	hi
 800aaac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800aab0:	2200      	movls	r2, #0
 800aab2:	4083      	lsls	r3, r0
 800aab4:	40ca      	lsrs	r2, r1
 800aab6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800aaba:	4313      	orrs	r3, r2
 800aabc:	e7de      	b.n	800aa7c <__b2d+0x48>
 800aabe:	ea42 0501 	orr.w	r5, r2, r1
 800aac2:	e7db      	b.n	800aa7c <__b2d+0x48>
 800aac4:	3ff00000 	.word	0x3ff00000

0800aac8 <__d2b>:
 800aac8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aacc:	460f      	mov	r7, r1
 800aace:	2101      	movs	r1, #1
 800aad0:	ec59 8b10 	vmov	r8, r9, d0
 800aad4:	4616      	mov	r6, r2
 800aad6:	f7ff fc13 	bl	800a300 <_Balloc>
 800aada:	4604      	mov	r4, r0
 800aadc:	b930      	cbnz	r0, 800aaec <__d2b+0x24>
 800aade:	4602      	mov	r2, r0
 800aae0:	4b23      	ldr	r3, [pc, #140]	@ (800ab70 <__d2b+0xa8>)
 800aae2:	4824      	ldr	r0, [pc, #144]	@ (800ab74 <__d2b+0xac>)
 800aae4:	f240 310f 	movw	r1, #783	@ 0x30f
 800aae8:	f000 faf6 	bl	800b0d8 <__assert_func>
 800aaec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aaf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aaf4:	b10d      	cbz	r5, 800aafa <__d2b+0x32>
 800aaf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aafa:	9301      	str	r3, [sp, #4]
 800aafc:	f1b8 0300 	subs.w	r3, r8, #0
 800ab00:	d023      	beq.n	800ab4a <__d2b+0x82>
 800ab02:	4668      	mov	r0, sp
 800ab04:	9300      	str	r3, [sp, #0]
 800ab06:	f7ff fd0c 	bl	800a522 <__lo0bits>
 800ab0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab0e:	b1d0      	cbz	r0, 800ab46 <__d2b+0x7e>
 800ab10:	f1c0 0320 	rsb	r3, r0, #32
 800ab14:	fa02 f303 	lsl.w	r3, r2, r3
 800ab18:	430b      	orrs	r3, r1
 800ab1a:	40c2      	lsrs	r2, r0
 800ab1c:	6163      	str	r3, [r4, #20]
 800ab1e:	9201      	str	r2, [sp, #4]
 800ab20:	9b01      	ldr	r3, [sp, #4]
 800ab22:	61a3      	str	r3, [r4, #24]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	bf0c      	ite	eq
 800ab28:	2201      	moveq	r2, #1
 800ab2a:	2202      	movne	r2, #2
 800ab2c:	6122      	str	r2, [r4, #16]
 800ab2e:	b1a5      	cbz	r5, 800ab5a <__d2b+0x92>
 800ab30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ab34:	4405      	add	r5, r0
 800ab36:	603d      	str	r5, [r7, #0]
 800ab38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ab3c:	6030      	str	r0, [r6, #0]
 800ab3e:	4620      	mov	r0, r4
 800ab40:	b003      	add	sp, #12
 800ab42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab46:	6161      	str	r1, [r4, #20]
 800ab48:	e7ea      	b.n	800ab20 <__d2b+0x58>
 800ab4a:	a801      	add	r0, sp, #4
 800ab4c:	f7ff fce9 	bl	800a522 <__lo0bits>
 800ab50:	9b01      	ldr	r3, [sp, #4]
 800ab52:	6163      	str	r3, [r4, #20]
 800ab54:	3020      	adds	r0, #32
 800ab56:	2201      	movs	r2, #1
 800ab58:	e7e8      	b.n	800ab2c <__d2b+0x64>
 800ab5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ab62:	6038      	str	r0, [r7, #0]
 800ab64:	6918      	ldr	r0, [r3, #16]
 800ab66:	f7ff fcbd 	bl	800a4e4 <__hi0bits>
 800ab6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab6e:	e7e5      	b.n	800ab3c <__d2b+0x74>
 800ab70:	0800c311 	.word	0x0800c311
 800ab74:	0800c382 	.word	0x0800c382

0800ab78 <__ratio>:
 800ab78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab7c:	b085      	sub	sp, #20
 800ab7e:	e9cd 1000 	strd	r1, r0, [sp]
 800ab82:	a902      	add	r1, sp, #8
 800ab84:	f7ff ff56 	bl	800aa34 <__b2d>
 800ab88:	9800      	ldr	r0, [sp, #0]
 800ab8a:	a903      	add	r1, sp, #12
 800ab8c:	ec55 4b10 	vmov	r4, r5, d0
 800ab90:	f7ff ff50 	bl	800aa34 <__b2d>
 800ab94:	9b01      	ldr	r3, [sp, #4]
 800ab96:	6919      	ldr	r1, [r3, #16]
 800ab98:	9b00      	ldr	r3, [sp, #0]
 800ab9a:	691b      	ldr	r3, [r3, #16]
 800ab9c:	1ac9      	subs	r1, r1, r3
 800ab9e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800aba2:	1a9b      	subs	r3, r3, r2
 800aba4:	ec5b ab10 	vmov	sl, fp, d0
 800aba8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800abac:	2b00      	cmp	r3, #0
 800abae:	bfce      	itee	gt
 800abb0:	462a      	movgt	r2, r5
 800abb2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800abb6:	465a      	movle	r2, fp
 800abb8:	462f      	mov	r7, r5
 800abba:	46d9      	mov	r9, fp
 800abbc:	bfcc      	ite	gt
 800abbe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800abc2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800abc6:	464b      	mov	r3, r9
 800abc8:	4652      	mov	r2, sl
 800abca:	4620      	mov	r0, r4
 800abcc:	4639      	mov	r1, r7
 800abce:	f7f5 fe5d 	bl	800088c <__aeabi_ddiv>
 800abd2:	ec41 0b10 	vmov	d0, r0, r1
 800abd6:	b005      	add	sp, #20
 800abd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800abdc <__copybits>:
 800abdc:	3901      	subs	r1, #1
 800abde:	b570      	push	{r4, r5, r6, lr}
 800abe0:	1149      	asrs	r1, r1, #5
 800abe2:	6914      	ldr	r4, [r2, #16]
 800abe4:	3101      	adds	r1, #1
 800abe6:	f102 0314 	add.w	r3, r2, #20
 800abea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800abee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800abf2:	1f05      	subs	r5, r0, #4
 800abf4:	42a3      	cmp	r3, r4
 800abf6:	d30c      	bcc.n	800ac12 <__copybits+0x36>
 800abf8:	1aa3      	subs	r3, r4, r2
 800abfa:	3b11      	subs	r3, #17
 800abfc:	f023 0303 	bic.w	r3, r3, #3
 800ac00:	3211      	adds	r2, #17
 800ac02:	42a2      	cmp	r2, r4
 800ac04:	bf88      	it	hi
 800ac06:	2300      	movhi	r3, #0
 800ac08:	4418      	add	r0, r3
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	4288      	cmp	r0, r1
 800ac0e:	d305      	bcc.n	800ac1c <__copybits+0x40>
 800ac10:	bd70      	pop	{r4, r5, r6, pc}
 800ac12:	f853 6b04 	ldr.w	r6, [r3], #4
 800ac16:	f845 6f04 	str.w	r6, [r5, #4]!
 800ac1a:	e7eb      	b.n	800abf4 <__copybits+0x18>
 800ac1c:	f840 3b04 	str.w	r3, [r0], #4
 800ac20:	e7f4      	b.n	800ac0c <__copybits+0x30>

0800ac22 <__any_on>:
 800ac22:	f100 0214 	add.w	r2, r0, #20
 800ac26:	6900      	ldr	r0, [r0, #16]
 800ac28:	114b      	asrs	r3, r1, #5
 800ac2a:	4298      	cmp	r0, r3
 800ac2c:	b510      	push	{r4, lr}
 800ac2e:	db11      	blt.n	800ac54 <__any_on+0x32>
 800ac30:	dd0a      	ble.n	800ac48 <__any_on+0x26>
 800ac32:	f011 011f 	ands.w	r1, r1, #31
 800ac36:	d007      	beq.n	800ac48 <__any_on+0x26>
 800ac38:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ac3c:	fa24 f001 	lsr.w	r0, r4, r1
 800ac40:	fa00 f101 	lsl.w	r1, r0, r1
 800ac44:	428c      	cmp	r4, r1
 800ac46:	d10b      	bne.n	800ac60 <__any_on+0x3e>
 800ac48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d803      	bhi.n	800ac58 <__any_on+0x36>
 800ac50:	2000      	movs	r0, #0
 800ac52:	bd10      	pop	{r4, pc}
 800ac54:	4603      	mov	r3, r0
 800ac56:	e7f7      	b.n	800ac48 <__any_on+0x26>
 800ac58:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac5c:	2900      	cmp	r1, #0
 800ac5e:	d0f5      	beq.n	800ac4c <__any_on+0x2a>
 800ac60:	2001      	movs	r0, #1
 800ac62:	e7f6      	b.n	800ac52 <__any_on+0x30>

0800ac64 <__ascii_wctomb>:
 800ac64:	4603      	mov	r3, r0
 800ac66:	4608      	mov	r0, r1
 800ac68:	b141      	cbz	r1, 800ac7c <__ascii_wctomb+0x18>
 800ac6a:	2aff      	cmp	r2, #255	@ 0xff
 800ac6c:	d904      	bls.n	800ac78 <__ascii_wctomb+0x14>
 800ac6e:	228a      	movs	r2, #138	@ 0x8a
 800ac70:	601a      	str	r2, [r3, #0]
 800ac72:	f04f 30ff 	mov.w	r0, #4294967295
 800ac76:	4770      	bx	lr
 800ac78:	700a      	strb	r2, [r1, #0]
 800ac7a:	2001      	movs	r0, #1
 800ac7c:	4770      	bx	lr

0800ac7e <__ssputs_r>:
 800ac7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac82:	688e      	ldr	r6, [r1, #8]
 800ac84:	461f      	mov	r7, r3
 800ac86:	42be      	cmp	r6, r7
 800ac88:	680b      	ldr	r3, [r1, #0]
 800ac8a:	4682      	mov	sl, r0
 800ac8c:	460c      	mov	r4, r1
 800ac8e:	4690      	mov	r8, r2
 800ac90:	d82d      	bhi.n	800acee <__ssputs_r+0x70>
 800ac92:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ac96:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ac9a:	d026      	beq.n	800acea <__ssputs_r+0x6c>
 800ac9c:	6965      	ldr	r5, [r4, #20]
 800ac9e:	6909      	ldr	r1, [r1, #16]
 800aca0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aca4:	eba3 0901 	sub.w	r9, r3, r1
 800aca8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800acac:	1c7b      	adds	r3, r7, #1
 800acae:	444b      	add	r3, r9
 800acb0:	106d      	asrs	r5, r5, #1
 800acb2:	429d      	cmp	r5, r3
 800acb4:	bf38      	it	cc
 800acb6:	461d      	movcc	r5, r3
 800acb8:	0553      	lsls	r3, r2, #21
 800acba:	d527      	bpl.n	800ad0c <__ssputs_r+0x8e>
 800acbc:	4629      	mov	r1, r5
 800acbe:	f7ff fa81 	bl	800a1c4 <_malloc_r>
 800acc2:	4606      	mov	r6, r0
 800acc4:	b360      	cbz	r0, 800ad20 <__ssputs_r+0xa2>
 800acc6:	6921      	ldr	r1, [r4, #16]
 800acc8:	464a      	mov	r2, r9
 800acca:	f7fe f868 	bl	8008d9e <memcpy>
 800acce:	89a3      	ldrh	r3, [r4, #12]
 800acd0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800acd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acd8:	81a3      	strh	r3, [r4, #12]
 800acda:	6126      	str	r6, [r4, #16]
 800acdc:	6165      	str	r5, [r4, #20]
 800acde:	444e      	add	r6, r9
 800ace0:	eba5 0509 	sub.w	r5, r5, r9
 800ace4:	6026      	str	r6, [r4, #0]
 800ace6:	60a5      	str	r5, [r4, #8]
 800ace8:	463e      	mov	r6, r7
 800acea:	42be      	cmp	r6, r7
 800acec:	d900      	bls.n	800acf0 <__ssputs_r+0x72>
 800acee:	463e      	mov	r6, r7
 800acf0:	6820      	ldr	r0, [r4, #0]
 800acf2:	4632      	mov	r2, r6
 800acf4:	4641      	mov	r1, r8
 800acf6:	f000 f9c5 	bl	800b084 <memmove>
 800acfa:	68a3      	ldr	r3, [r4, #8]
 800acfc:	1b9b      	subs	r3, r3, r6
 800acfe:	60a3      	str	r3, [r4, #8]
 800ad00:	6823      	ldr	r3, [r4, #0]
 800ad02:	4433      	add	r3, r6
 800ad04:	6023      	str	r3, [r4, #0]
 800ad06:	2000      	movs	r0, #0
 800ad08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad0c:	462a      	mov	r2, r5
 800ad0e:	f000 fa15 	bl	800b13c <_realloc_r>
 800ad12:	4606      	mov	r6, r0
 800ad14:	2800      	cmp	r0, #0
 800ad16:	d1e0      	bne.n	800acda <__ssputs_r+0x5c>
 800ad18:	6921      	ldr	r1, [r4, #16]
 800ad1a:	4650      	mov	r0, sl
 800ad1c:	f7fe fea4 	bl	8009a68 <_free_r>
 800ad20:	230c      	movs	r3, #12
 800ad22:	f8ca 3000 	str.w	r3, [sl]
 800ad26:	89a3      	ldrh	r3, [r4, #12]
 800ad28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad2c:	81a3      	strh	r3, [r4, #12]
 800ad2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad32:	e7e9      	b.n	800ad08 <__ssputs_r+0x8a>

0800ad34 <_svfiprintf_r>:
 800ad34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad38:	4698      	mov	r8, r3
 800ad3a:	898b      	ldrh	r3, [r1, #12]
 800ad3c:	061b      	lsls	r3, r3, #24
 800ad3e:	b09d      	sub	sp, #116	@ 0x74
 800ad40:	4607      	mov	r7, r0
 800ad42:	460d      	mov	r5, r1
 800ad44:	4614      	mov	r4, r2
 800ad46:	d510      	bpl.n	800ad6a <_svfiprintf_r+0x36>
 800ad48:	690b      	ldr	r3, [r1, #16]
 800ad4a:	b973      	cbnz	r3, 800ad6a <_svfiprintf_r+0x36>
 800ad4c:	2140      	movs	r1, #64	@ 0x40
 800ad4e:	f7ff fa39 	bl	800a1c4 <_malloc_r>
 800ad52:	6028      	str	r0, [r5, #0]
 800ad54:	6128      	str	r0, [r5, #16]
 800ad56:	b930      	cbnz	r0, 800ad66 <_svfiprintf_r+0x32>
 800ad58:	230c      	movs	r3, #12
 800ad5a:	603b      	str	r3, [r7, #0]
 800ad5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad60:	b01d      	add	sp, #116	@ 0x74
 800ad62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad66:	2340      	movs	r3, #64	@ 0x40
 800ad68:	616b      	str	r3, [r5, #20]
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad6e:	2320      	movs	r3, #32
 800ad70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad74:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad78:	2330      	movs	r3, #48	@ 0x30
 800ad7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800af18 <_svfiprintf_r+0x1e4>
 800ad7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad82:	f04f 0901 	mov.w	r9, #1
 800ad86:	4623      	mov	r3, r4
 800ad88:	469a      	mov	sl, r3
 800ad8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad8e:	b10a      	cbz	r2, 800ad94 <_svfiprintf_r+0x60>
 800ad90:	2a25      	cmp	r2, #37	@ 0x25
 800ad92:	d1f9      	bne.n	800ad88 <_svfiprintf_r+0x54>
 800ad94:	ebba 0b04 	subs.w	fp, sl, r4
 800ad98:	d00b      	beq.n	800adb2 <_svfiprintf_r+0x7e>
 800ad9a:	465b      	mov	r3, fp
 800ad9c:	4622      	mov	r2, r4
 800ad9e:	4629      	mov	r1, r5
 800ada0:	4638      	mov	r0, r7
 800ada2:	f7ff ff6c 	bl	800ac7e <__ssputs_r>
 800ada6:	3001      	adds	r0, #1
 800ada8:	f000 80a7 	beq.w	800aefa <_svfiprintf_r+0x1c6>
 800adac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adae:	445a      	add	r2, fp
 800adb0:	9209      	str	r2, [sp, #36]	@ 0x24
 800adb2:	f89a 3000 	ldrb.w	r3, [sl]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	f000 809f 	beq.w	800aefa <_svfiprintf_r+0x1c6>
 800adbc:	2300      	movs	r3, #0
 800adbe:	f04f 32ff 	mov.w	r2, #4294967295
 800adc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adc6:	f10a 0a01 	add.w	sl, sl, #1
 800adca:	9304      	str	r3, [sp, #16]
 800adcc:	9307      	str	r3, [sp, #28]
 800adce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800add2:	931a      	str	r3, [sp, #104]	@ 0x68
 800add4:	4654      	mov	r4, sl
 800add6:	2205      	movs	r2, #5
 800add8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800addc:	484e      	ldr	r0, [pc, #312]	@ (800af18 <_svfiprintf_r+0x1e4>)
 800adde:	f7f5 fa17 	bl	8000210 <memchr>
 800ade2:	9a04      	ldr	r2, [sp, #16]
 800ade4:	b9d8      	cbnz	r0, 800ae1e <_svfiprintf_r+0xea>
 800ade6:	06d0      	lsls	r0, r2, #27
 800ade8:	bf44      	itt	mi
 800adea:	2320      	movmi	r3, #32
 800adec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adf0:	0711      	lsls	r1, r2, #28
 800adf2:	bf44      	itt	mi
 800adf4:	232b      	movmi	r3, #43	@ 0x2b
 800adf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adfa:	f89a 3000 	ldrb.w	r3, [sl]
 800adfe:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae00:	d015      	beq.n	800ae2e <_svfiprintf_r+0xfa>
 800ae02:	9a07      	ldr	r2, [sp, #28]
 800ae04:	4654      	mov	r4, sl
 800ae06:	2000      	movs	r0, #0
 800ae08:	f04f 0c0a 	mov.w	ip, #10
 800ae0c:	4621      	mov	r1, r4
 800ae0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae12:	3b30      	subs	r3, #48	@ 0x30
 800ae14:	2b09      	cmp	r3, #9
 800ae16:	d94b      	bls.n	800aeb0 <_svfiprintf_r+0x17c>
 800ae18:	b1b0      	cbz	r0, 800ae48 <_svfiprintf_r+0x114>
 800ae1a:	9207      	str	r2, [sp, #28]
 800ae1c:	e014      	b.n	800ae48 <_svfiprintf_r+0x114>
 800ae1e:	eba0 0308 	sub.w	r3, r0, r8
 800ae22:	fa09 f303 	lsl.w	r3, r9, r3
 800ae26:	4313      	orrs	r3, r2
 800ae28:	9304      	str	r3, [sp, #16]
 800ae2a:	46a2      	mov	sl, r4
 800ae2c:	e7d2      	b.n	800add4 <_svfiprintf_r+0xa0>
 800ae2e:	9b03      	ldr	r3, [sp, #12]
 800ae30:	1d19      	adds	r1, r3, #4
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	9103      	str	r1, [sp, #12]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	bfbb      	ittet	lt
 800ae3a:	425b      	neglt	r3, r3
 800ae3c:	f042 0202 	orrlt.w	r2, r2, #2
 800ae40:	9307      	strge	r3, [sp, #28]
 800ae42:	9307      	strlt	r3, [sp, #28]
 800ae44:	bfb8      	it	lt
 800ae46:	9204      	strlt	r2, [sp, #16]
 800ae48:	7823      	ldrb	r3, [r4, #0]
 800ae4a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae4c:	d10a      	bne.n	800ae64 <_svfiprintf_r+0x130>
 800ae4e:	7863      	ldrb	r3, [r4, #1]
 800ae50:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae52:	d132      	bne.n	800aeba <_svfiprintf_r+0x186>
 800ae54:	9b03      	ldr	r3, [sp, #12]
 800ae56:	1d1a      	adds	r2, r3, #4
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	9203      	str	r2, [sp, #12]
 800ae5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ae60:	3402      	adds	r4, #2
 800ae62:	9305      	str	r3, [sp, #20]
 800ae64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800af28 <_svfiprintf_r+0x1f4>
 800ae68:	7821      	ldrb	r1, [r4, #0]
 800ae6a:	2203      	movs	r2, #3
 800ae6c:	4650      	mov	r0, sl
 800ae6e:	f7f5 f9cf 	bl	8000210 <memchr>
 800ae72:	b138      	cbz	r0, 800ae84 <_svfiprintf_r+0x150>
 800ae74:	9b04      	ldr	r3, [sp, #16]
 800ae76:	eba0 000a 	sub.w	r0, r0, sl
 800ae7a:	2240      	movs	r2, #64	@ 0x40
 800ae7c:	4082      	lsls	r2, r0
 800ae7e:	4313      	orrs	r3, r2
 800ae80:	3401      	adds	r4, #1
 800ae82:	9304      	str	r3, [sp, #16]
 800ae84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae88:	4824      	ldr	r0, [pc, #144]	@ (800af1c <_svfiprintf_r+0x1e8>)
 800ae8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae8e:	2206      	movs	r2, #6
 800ae90:	f7f5 f9be 	bl	8000210 <memchr>
 800ae94:	2800      	cmp	r0, #0
 800ae96:	d036      	beq.n	800af06 <_svfiprintf_r+0x1d2>
 800ae98:	4b21      	ldr	r3, [pc, #132]	@ (800af20 <_svfiprintf_r+0x1ec>)
 800ae9a:	bb1b      	cbnz	r3, 800aee4 <_svfiprintf_r+0x1b0>
 800ae9c:	9b03      	ldr	r3, [sp, #12]
 800ae9e:	3307      	adds	r3, #7
 800aea0:	f023 0307 	bic.w	r3, r3, #7
 800aea4:	3308      	adds	r3, #8
 800aea6:	9303      	str	r3, [sp, #12]
 800aea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeaa:	4433      	add	r3, r6
 800aeac:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeae:	e76a      	b.n	800ad86 <_svfiprintf_r+0x52>
 800aeb0:	fb0c 3202 	mla	r2, ip, r2, r3
 800aeb4:	460c      	mov	r4, r1
 800aeb6:	2001      	movs	r0, #1
 800aeb8:	e7a8      	b.n	800ae0c <_svfiprintf_r+0xd8>
 800aeba:	2300      	movs	r3, #0
 800aebc:	3401      	adds	r4, #1
 800aebe:	9305      	str	r3, [sp, #20]
 800aec0:	4619      	mov	r1, r3
 800aec2:	f04f 0c0a 	mov.w	ip, #10
 800aec6:	4620      	mov	r0, r4
 800aec8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aecc:	3a30      	subs	r2, #48	@ 0x30
 800aece:	2a09      	cmp	r2, #9
 800aed0:	d903      	bls.n	800aeda <_svfiprintf_r+0x1a6>
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d0c6      	beq.n	800ae64 <_svfiprintf_r+0x130>
 800aed6:	9105      	str	r1, [sp, #20]
 800aed8:	e7c4      	b.n	800ae64 <_svfiprintf_r+0x130>
 800aeda:	fb0c 2101 	mla	r1, ip, r1, r2
 800aede:	4604      	mov	r4, r0
 800aee0:	2301      	movs	r3, #1
 800aee2:	e7f0      	b.n	800aec6 <_svfiprintf_r+0x192>
 800aee4:	ab03      	add	r3, sp, #12
 800aee6:	9300      	str	r3, [sp, #0]
 800aee8:	462a      	mov	r2, r5
 800aeea:	4b0e      	ldr	r3, [pc, #56]	@ (800af24 <_svfiprintf_r+0x1f0>)
 800aeec:	a904      	add	r1, sp, #16
 800aeee:	4638      	mov	r0, r7
 800aef0:	f7fd f9d2 	bl	8008298 <_printf_float>
 800aef4:	1c42      	adds	r2, r0, #1
 800aef6:	4606      	mov	r6, r0
 800aef8:	d1d6      	bne.n	800aea8 <_svfiprintf_r+0x174>
 800aefa:	89ab      	ldrh	r3, [r5, #12]
 800aefc:	065b      	lsls	r3, r3, #25
 800aefe:	f53f af2d 	bmi.w	800ad5c <_svfiprintf_r+0x28>
 800af02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af04:	e72c      	b.n	800ad60 <_svfiprintf_r+0x2c>
 800af06:	ab03      	add	r3, sp, #12
 800af08:	9300      	str	r3, [sp, #0]
 800af0a:	462a      	mov	r2, r5
 800af0c:	4b05      	ldr	r3, [pc, #20]	@ (800af24 <_svfiprintf_r+0x1f0>)
 800af0e:	a904      	add	r1, sp, #16
 800af10:	4638      	mov	r0, r7
 800af12:	f7fd fc59 	bl	80087c8 <_printf_i>
 800af16:	e7ed      	b.n	800aef4 <_svfiprintf_r+0x1c0>
 800af18:	0800c4d8 	.word	0x0800c4d8
 800af1c:	0800c4e2 	.word	0x0800c4e2
 800af20:	08008299 	.word	0x08008299
 800af24:	0800ac7f 	.word	0x0800ac7f
 800af28:	0800c4de 	.word	0x0800c4de

0800af2c <__sflush_r>:
 800af2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af34:	0716      	lsls	r6, r2, #28
 800af36:	4605      	mov	r5, r0
 800af38:	460c      	mov	r4, r1
 800af3a:	d454      	bmi.n	800afe6 <__sflush_r+0xba>
 800af3c:	684b      	ldr	r3, [r1, #4]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	dc02      	bgt.n	800af48 <__sflush_r+0x1c>
 800af42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800af44:	2b00      	cmp	r3, #0
 800af46:	dd48      	ble.n	800afda <__sflush_r+0xae>
 800af48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af4a:	2e00      	cmp	r6, #0
 800af4c:	d045      	beq.n	800afda <__sflush_r+0xae>
 800af4e:	2300      	movs	r3, #0
 800af50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800af54:	682f      	ldr	r7, [r5, #0]
 800af56:	6a21      	ldr	r1, [r4, #32]
 800af58:	602b      	str	r3, [r5, #0]
 800af5a:	d030      	beq.n	800afbe <__sflush_r+0x92>
 800af5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800af5e:	89a3      	ldrh	r3, [r4, #12]
 800af60:	0759      	lsls	r1, r3, #29
 800af62:	d505      	bpl.n	800af70 <__sflush_r+0x44>
 800af64:	6863      	ldr	r3, [r4, #4]
 800af66:	1ad2      	subs	r2, r2, r3
 800af68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800af6a:	b10b      	cbz	r3, 800af70 <__sflush_r+0x44>
 800af6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800af6e:	1ad2      	subs	r2, r2, r3
 800af70:	2300      	movs	r3, #0
 800af72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800af74:	6a21      	ldr	r1, [r4, #32]
 800af76:	4628      	mov	r0, r5
 800af78:	47b0      	blx	r6
 800af7a:	1c43      	adds	r3, r0, #1
 800af7c:	89a3      	ldrh	r3, [r4, #12]
 800af7e:	d106      	bne.n	800af8e <__sflush_r+0x62>
 800af80:	6829      	ldr	r1, [r5, #0]
 800af82:	291d      	cmp	r1, #29
 800af84:	d82b      	bhi.n	800afde <__sflush_r+0xb2>
 800af86:	4a2a      	ldr	r2, [pc, #168]	@ (800b030 <__sflush_r+0x104>)
 800af88:	410a      	asrs	r2, r1
 800af8a:	07d6      	lsls	r6, r2, #31
 800af8c:	d427      	bmi.n	800afde <__sflush_r+0xb2>
 800af8e:	2200      	movs	r2, #0
 800af90:	6062      	str	r2, [r4, #4]
 800af92:	04d9      	lsls	r1, r3, #19
 800af94:	6922      	ldr	r2, [r4, #16]
 800af96:	6022      	str	r2, [r4, #0]
 800af98:	d504      	bpl.n	800afa4 <__sflush_r+0x78>
 800af9a:	1c42      	adds	r2, r0, #1
 800af9c:	d101      	bne.n	800afa2 <__sflush_r+0x76>
 800af9e:	682b      	ldr	r3, [r5, #0]
 800afa0:	b903      	cbnz	r3, 800afa4 <__sflush_r+0x78>
 800afa2:	6560      	str	r0, [r4, #84]	@ 0x54
 800afa4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afa6:	602f      	str	r7, [r5, #0]
 800afa8:	b1b9      	cbz	r1, 800afda <__sflush_r+0xae>
 800afaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800afae:	4299      	cmp	r1, r3
 800afb0:	d002      	beq.n	800afb8 <__sflush_r+0x8c>
 800afb2:	4628      	mov	r0, r5
 800afb4:	f7fe fd58 	bl	8009a68 <_free_r>
 800afb8:	2300      	movs	r3, #0
 800afba:	6363      	str	r3, [r4, #52]	@ 0x34
 800afbc:	e00d      	b.n	800afda <__sflush_r+0xae>
 800afbe:	2301      	movs	r3, #1
 800afc0:	4628      	mov	r0, r5
 800afc2:	47b0      	blx	r6
 800afc4:	4602      	mov	r2, r0
 800afc6:	1c50      	adds	r0, r2, #1
 800afc8:	d1c9      	bne.n	800af5e <__sflush_r+0x32>
 800afca:	682b      	ldr	r3, [r5, #0]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d0c6      	beq.n	800af5e <__sflush_r+0x32>
 800afd0:	2b1d      	cmp	r3, #29
 800afd2:	d001      	beq.n	800afd8 <__sflush_r+0xac>
 800afd4:	2b16      	cmp	r3, #22
 800afd6:	d11e      	bne.n	800b016 <__sflush_r+0xea>
 800afd8:	602f      	str	r7, [r5, #0]
 800afda:	2000      	movs	r0, #0
 800afdc:	e022      	b.n	800b024 <__sflush_r+0xf8>
 800afde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afe2:	b21b      	sxth	r3, r3
 800afe4:	e01b      	b.n	800b01e <__sflush_r+0xf2>
 800afe6:	690f      	ldr	r7, [r1, #16]
 800afe8:	2f00      	cmp	r7, #0
 800afea:	d0f6      	beq.n	800afda <__sflush_r+0xae>
 800afec:	0793      	lsls	r3, r2, #30
 800afee:	680e      	ldr	r6, [r1, #0]
 800aff0:	bf08      	it	eq
 800aff2:	694b      	ldreq	r3, [r1, #20]
 800aff4:	600f      	str	r7, [r1, #0]
 800aff6:	bf18      	it	ne
 800aff8:	2300      	movne	r3, #0
 800affa:	eba6 0807 	sub.w	r8, r6, r7
 800affe:	608b      	str	r3, [r1, #8]
 800b000:	f1b8 0f00 	cmp.w	r8, #0
 800b004:	dde9      	ble.n	800afda <__sflush_r+0xae>
 800b006:	6a21      	ldr	r1, [r4, #32]
 800b008:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b00a:	4643      	mov	r3, r8
 800b00c:	463a      	mov	r2, r7
 800b00e:	4628      	mov	r0, r5
 800b010:	47b0      	blx	r6
 800b012:	2800      	cmp	r0, #0
 800b014:	dc08      	bgt.n	800b028 <__sflush_r+0xfc>
 800b016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b01a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b01e:	81a3      	strh	r3, [r4, #12]
 800b020:	f04f 30ff 	mov.w	r0, #4294967295
 800b024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b028:	4407      	add	r7, r0
 800b02a:	eba8 0800 	sub.w	r8, r8, r0
 800b02e:	e7e7      	b.n	800b000 <__sflush_r+0xd4>
 800b030:	dfbffffe 	.word	0xdfbffffe

0800b034 <_fflush_r>:
 800b034:	b538      	push	{r3, r4, r5, lr}
 800b036:	690b      	ldr	r3, [r1, #16]
 800b038:	4605      	mov	r5, r0
 800b03a:	460c      	mov	r4, r1
 800b03c:	b913      	cbnz	r3, 800b044 <_fflush_r+0x10>
 800b03e:	2500      	movs	r5, #0
 800b040:	4628      	mov	r0, r5
 800b042:	bd38      	pop	{r3, r4, r5, pc}
 800b044:	b118      	cbz	r0, 800b04e <_fflush_r+0x1a>
 800b046:	6a03      	ldr	r3, [r0, #32]
 800b048:	b90b      	cbnz	r3, 800b04e <_fflush_r+0x1a>
 800b04a:	f7fd fd69 	bl	8008b20 <__sinit>
 800b04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d0f3      	beq.n	800b03e <_fflush_r+0xa>
 800b056:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b058:	07d0      	lsls	r0, r2, #31
 800b05a:	d404      	bmi.n	800b066 <_fflush_r+0x32>
 800b05c:	0599      	lsls	r1, r3, #22
 800b05e:	d402      	bmi.n	800b066 <_fflush_r+0x32>
 800b060:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b062:	f7fd fe9a 	bl	8008d9a <__retarget_lock_acquire_recursive>
 800b066:	4628      	mov	r0, r5
 800b068:	4621      	mov	r1, r4
 800b06a:	f7ff ff5f 	bl	800af2c <__sflush_r>
 800b06e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b070:	07da      	lsls	r2, r3, #31
 800b072:	4605      	mov	r5, r0
 800b074:	d4e4      	bmi.n	800b040 <_fflush_r+0xc>
 800b076:	89a3      	ldrh	r3, [r4, #12]
 800b078:	059b      	lsls	r3, r3, #22
 800b07a:	d4e1      	bmi.n	800b040 <_fflush_r+0xc>
 800b07c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b07e:	f7fd fe8d 	bl	8008d9c <__retarget_lock_release_recursive>
 800b082:	e7dd      	b.n	800b040 <_fflush_r+0xc>

0800b084 <memmove>:
 800b084:	4288      	cmp	r0, r1
 800b086:	b510      	push	{r4, lr}
 800b088:	eb01 0402 	add.w	r4, r1, r2
 800b08c:	d902      	bls.n	800b094 <memmove+0x10>
 800b08e:	4284      	cmp	r4, r0
 800b090:	4623      	mov	r3, r4
 800b092:	d807      	bhi.n	800b0a4 <memmove+0x20>
 800b094:	1e43      	subs	r3, r0, #1
 800b096:	42a1      	cmp	r1, r4
 800b098:	d008      	beq.n	800b0ac <memmove+0x28>
 800b09a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b09e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b0a2:	e7f8      	b.n	800b096 <memmove+0x12>
 800b0a4:	4402      	add	r2, r0
 800b0a6:	4601      	mov	r1, r0
 800b0a8:	428a      	cmp	r2, r1
 800b0aa:	d100      	bne.n	800b0ae <memmove+0x2a>
 800b0ac:	bd10      	pop	{r4, pc}
 800b0ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b0b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b0b6:	e7f7      	b.n	800b0a8 <memmove+0x24>

0800b0b8 <_sbrk_r>:
 800b0b8:	b538      	push	{r3, r4, r5, lr}
 800b0ba:	4d06      	ldr	r5, [pc, #24]	@ (800b0d4 <_sbrk_r+0x1c>)
 800b0bc:	2300      	movs	r3, #0
 800b0be:	4604      	mov	r4, r0
 800b0c0:	4608      	mov	r0, r1
 800b0c2:	602b      	str	r3, [r5, #0]
 800b0c4:	f7f7 fc52 	bl	800296c <_sbrk>
 800b0c8:	1c43      	adds	r3, r0, #1
 800b0ca:	d102      	bne.n	800b0d2 <_sbrk_r+0x1a>
 800b0cc:	682b      	ldr	r3, [r5, #0]
 800b0ce:	b103      	cbz	r3, 800b0d2 <_sbrk_r+0x1a>
 800b0d0:	6023      	str	r3, [r4, #0]
 800b0d2:	bd38      	pop	{r3, r4, r5, pc}
 800b0d4:	20000e84 	.word	0x20000e84

0800b0d8 <__assert_func>:
 800b0d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0da:	4614      	mov	r4, r2
 800b0dc:	461a      	mov	r2, r3
 800b0de:	4b09      	ldr	r3, [pc, #36]	@ (800b104 <__assert_func+0x2c>)
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	4605      	mov	r5, r0
 800b0e4:	68d8      	ldr	r0, [r3, #12]
 800b0e6:	b954      	cbnz	r4, 800b0fe <__assert_func+0x26>
 800b0e8:	4b07      	ldr	r3, [pc, #28]	@ (800b108 <__assert_func+0x30>)
 800b0ea:	461c      	mov	r4, r3
 800b0ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0f0:	9100      	str	r1, [sp, #0]
 800b0f2:	462b      	mov	r3, r5
 800b0f4:	4905      	ldr	r1, [pc, #20]	@ (800b10c <__assert_func+0x34>)
 800b0f6:	f000 f84f 	bl	800b198 <fiprintf>
 800b0fa:	f000 f85f 	bl	800b1bc <abort>
 800b0fe:	4b04      	ldr	r3, [pc, #16]	@ (800b110 <__assert_func+0x38>)
 800b100:	e7f4      	b.n	800b0ec <__assert_func+0x14>
 800b102:	bf00      	nop
 800b104:	20000204 	.word	0x20000204
 800b108:	0800c524 	.word	0x0800c524
 800b10c:	0800c4f6 	.word	0x0800c4f6
 800b110:	0800c4e9 	.word	0x0800c4e9

0800b114 <_calloc_r>:
 800b114:	b570      	push	{r4, r5, r6, lr}
 800b116:	fba1 5402 	umull	r5, r4, r1, r2
 800b11a:	b93c      	cbnz	r4, 800b12c <_calloc_r+0x18>
 800b11c:	4629      	mov	r1, r5
 800b11e:	f7ff f851 	bl	800a1c4 <_malloc_r>
 800b122:	4606      	mov	r6, r0
 800b124:	b928      	cbnz	r0, 800b132 <_calloc_r+0x1e>
 800b126:	2600      	movs	r6, #0
 800b128:	4630      	mov	r0, r6
 800b12a:	bd70      	pop	{r4, r5, r6, pc}
 800b12c:	220c      	movs	r2, #12
 800b12e:	6002      	str	r2, [r0, #0]
 800b130:	e7f9      	b.n	800b126 <_calloc_r+0x12>
 800b132:	462a      	mov	r2, r5
 800b134:	4621      	mov	r1, r4
 800b136:	f7fd fda0 	bl	8008c7a <memset>
 800b13a:	e7f5      	b.n	800b128 <_calloc_r+0x14>

0800b13c <_realloc_r>:
 800b13c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b140:	4680      	mov	r8, r0
 800b142:	4615      	mov	r5, r2
 800b144:	460c      	mov	r4, r1
 800b146:	b921      	cbnz	r1, 800b152 <_realloc_r+0x16>
 800b148:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b14c:	4611      	mov	r1, r2
 800b14e:	f7ff b839 	b.w	800a1c4 <_malloc_r>
 800b152:	b92a      	cbnz	r2, 800b160 <_realloc_r+0x24>
 800b154:	f7fe fc88 	bl	8009a68 <_free_r>
 800b158:	2400      	movs	r4, #0
 800b15a:	4620      	mov	r0, r4
 800b15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b160:	f000 f833 	bl	800b1ca <_malloc_usable_size_r>
 800b164:	4285      	cmp	r5, r0
 800b166:	4606      	mov	r6, r0
 800b168:	d802      	bhi.n	800b170 <_realloc_r+0x34>
 800b16a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b16e:	d8f4      	bhi.n	800b15a <_realloc_r+0x1e>
 800b170:	4629      	mov	r1, r5
 800b172:	4640      	mov	r0, r8
 800b174:	f7ff f826 	bl	800a1c4 <_malloc_r>
 800b178:	4607      	mov	r7, r0
 800b17a:	2800      	cmp	r0, #0
 800b17c:	d0ec      	beq.n	800b158 <_realloc_r+0x1c>
 800b17e:	42b5      	cmp	r5, r6
 800b180:	462a      	mov	r2, r5
 800b182:	4621      	mov	r1, r4
 800b184:	bf28      	it	cs
 800b186:	4632      	movcs	r2, r6
 800b188:	f7fd fe09 	bl	8008d9e <memcpy>
 800b18c:	4621      	mov	r1, r4
 800b18e:	4640      	mov	r0, r8
 800b190:	f7fe fc6a 	bl	8009a68 <_free_r>
 800b194:	463c      	mov	r4, r7
 800b196:	e7e0      	b.n	800b15a <_realloc_r+0x1e>

0800b198 <fiprintf>:
 800b198:	b40e      	push	{r1, r2, r3}
 800b19a:	b503      	push	{r0, r1, lr}
 800b19c:	4601      	mov	r1, r0
 800b19e:	ab03      	add	r3, sp, #12
 800b1a0:	4805      	ldr	r0, [pc, #20]	@ (800b1b8 <fiprintf+0x20>)
 800b1a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1a6:	6800      	ldr	r0, [r0, #0]
 800b1a8:	9301      	str	r3, [sp, #4]
 800b1aa:	f000 f83f 	bl	800b22c <_vfiprintf_r>
 800b1ae:	b002      	add	sp, #8
 800b1b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1b4:	b003      	add	sp, #12
 800b1b6:	4770      	bx	lr
 800b1b8:	20000204 	.word	0x20000204

0800b1bc <abort>:
 800b1bc:	b508      	push	{r3, lr}
 800b1be:	2006      	movs	r0, #6
 800b1c0:	f000 fa08 	bl	800b5d4 <raise>
 800b1c4:	2001      	movs	r0, #1
 800b1c6:	f7f7 fb58 	bl	800287a <_exit>

0800b1ca <_malloc_usable_size_r>:
 800b1ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1ce:	1f18      	subs	r0, r3, #4
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	bfbc      	itt	lt
 800b1d4:	580b      	ldrlt	r3, [r1, r0]
 800b1d6:	18c0      	addlt	r0, r0, r3
 800b1d8:	4770      	bx	lr

0800b1da <__sfputc_r>:
 800b1da:	6893      	ldr	r3, [r2, #8]
 800b1dc:	3b01      	subs	r3, #1
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	b410      	push	{r4}
 800b1e2:	6093      	str	r3, [r2, #8]
 800b1e4:	da08      	bge.n	800b1f8 <__sfputc_r+0x1e>
 800b1e6:	6994      	ldr	r4, [r2, #24]
 800b1e8:	42a3      	cmp	r3, r4
 800b1ea:	db01      	blt.n	800b1f0 <__sfputc_r+0x16>
 800b1ec:	290a      	cmp	r1, #10
 800b1ee:	d103      	bne.n	800b1f8 <__sfputc_r+0x1e>
 800b1f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1f4:	f000 b932 	b.w	800b45c <__swbuf_r>
 800b1f8:	6813      	ldr	r3, [r2, #0]
 800b1fa:	1c58      	adds	r0, r3, #1
 800b1fc:	6010      	str	r0, [r2, #0]
 800b1fe:	7019      	strb	r1, [r3, #0]
 800b200:	4608      	mov	r0, r1
 800b202:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b206:	4770      	bx	lr

0800b208 <__sfputs_r>:
 800b208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b20a:	4606      	mov	r6, r0
 800b20c:	460f      	mov	r7, r1
 800b20e:	4614      	mov	r4, r2
 800b210:	18d5      	adds	r5, r2, r3
 800b212:	42ac      	cmp	r4, r5
 800b214:	d101      	bne.n	800b21a <__sfputs_r+0x12>
 800b216:	2000      	movs	r0, #0
 800b218:	e007      	b.n	800b22a <__sfputs_r+0x22>
 800b21a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b21e:	463a      	mov	r2, r7
 800b220:	4630      	mov	r0, r6
 800b222:	f7ff ffda 	bl	800b1da <__sfputc_r>
 800b226:	1c43      	adds	r3, r0, #1
 800b228:	d1f3      	bne.n	800b212 <__sfputs_r+0xa>
 800b22a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b22c <_vfiprintf_r>:
 800b22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b230:	460d      	mov	r5, r1
 800b232:	b09d      	sub	sp, #116	@ 0x74
 800b234:	4614      	mov	r4, r2
 800b236:	4698      	mov	r8, r3
 800b238:	4606      	mov	r6, r0
 800b23a:	b118      	cbz	r0, 800b244 <_vfiprintf_r+0x18>
 800b23c:	6a03      	ldr	r3, [r0, #32]
 800b23e:	b90b      	cbnz	r3, 800b244 <_vfiprintf_r+0x18>
 800b240:	f7fd fc6e 	bl	8008b20 <__sinit>
 800b244:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b246:	07d9      	lsls	r1, r3, #31
 800b248:	d405      	bmi.n	800b256 <_vfiprintf_r+0x2a>
 800b24a:	89ab      	ldrh	r3, [r5, #12]
 800b24c:	059a      	lsls	r2, r3, #22
 800b24e:	d402      	bmi.n	800b256 <_vfiprintf_r+0x2a>
 800b250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b252:	f7fd fda2 	bl	8008d9a <__retarget_lock_acquire_recursive>
 800b256:	89ab      	ldrh	r3, [r5, #12]
 800b258:	071b      	lsls	r3, r3, #28
 800b25a:	d501      	bpl.n	800b260 <_vfiprintf_r+0x34>
 800b25c:	692b      	ldr	r3, [r5, #16]
 800b25e:	b99b      	cbnz	r3, 800b288 <_vfiprintf_r+0x5c>
 800b260:	4629      	mov	r1, r5
 800b262:	4630      	mov	r0, r6
 800b264:	f000 f938 	bl	800b4d8 <__swsetup_r>
 800b268:	b170      	cbz	r0, 800b288 <_vfiprintf_r+0x5c>
 800b26a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b26c:	07dc      	lsls	r4, r3, #31
 800b26e:	d504      	bpl.n	800b27a <_vfiprintf_r+0x4e>
 800b270:	f04f 30ff 	mov.w	r0, #4294967295
 800b274:	b01d      	add	sp, #116	@ 0x74
 800b276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b27a:	89ab      	ldrh	r3, [r5, #12]
 800b27c:	0598      	lsls	r0, r3, #22
 800b27e:	d4f7      	bmi.n	800b270 <_vfiprintf_r+0x44>
 800b280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b282:	f7fd fd8b 	bl	8008d9c <__retarget_lock_release_recursive>
 800b286:	e7f3      	b.n	800b270 <_vfiprintf_r+0x44>
 800b288:	2300      	movs	r3, #0
 800b28a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b28c:	2320      	movs	r3, #32
 800b28e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b292:	f8cd 800c 	str.w	r8, [sp, #12]
 800b296:	2330      	movs	r3, #48	@ 0x30
 800b298:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b448 <_vfiprintf_r+0x21c>
 800b29c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b2a0:	f04f 0901 	mov.w	r9, #1
 800b2a4:	4623      	mov	r3, r4
 800b2a6:	469a      	mov	sl, r3
 800b2a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2ac:	b10a      	cbz	r2, 800b2b2 <_vfiprintf_r+0x86>
 800b2ae:	2a25      	cmp	r2, #37	@ 0x25
 800b2b0:	d1f9      	bne.n	800b2a6 <_vfiprintf_r+0x7a>
 800b2b2:	ebba 0b04 	subs.w	fp, sl, r4
 800b2b6:	d00b      	beq.n	800b2d0 <_vfiprintf_r+0xa4>
 800b2b8:	465b      	mov	r3, fp
 800b2ba:	4622      	mov	r2, r4
 800b2bc:	4629      	mov	r1, r5
 800b2be:	4630      	mov	r0, r6
 800b2c0:	f7ff ffa2 	bl	800b208 <__sfputs_r>
 800b2c4:	3001      	adds	r0, #1
 800b2c6:	f000 80a7 	beq.w	800b418 <_vfiprintf_r+0x1ec>
 800b2ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2cc:	445a      	add	r2, fp
 800b2ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2d0:	f89a 3000 	ldrb.w	r3, [sl]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	f000 809f 	beq.w	800b418 <_vfiprintf_r+0x1ec>
 800b2da:	2300      	movs	r3, #0
 800b2dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b2e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2e4:	f10a 0a01 	add.w	sl, sl, #1
 800b2e8:	9304      	str	r3, [sp, #16]
 800b2ea:	9307      	str	r3, [sp, #28]
 800b2ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2f0:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2f2:	4654      	mov	r4, sl
 800b2f4:	2205      	movs	r2, #5
 800b2f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2fa:	4853      	ldr	r0, [pc, #332]	@ (800b448 <_vfiprintf_r+0x21c>)
 800b2fc:	f7f4 ff88 	bl	8000210 <memchr>
 800b300:	9a04      	ldr	r2, [sp, #16]
 800b302:	b9d8      	cbnz	r0, 800b33c <_vfiprintf_r+0x110>
 800b304:	06d1      	lsls	r1, r2, #27
 800b306:	bf44      	itt	mi
 800b308:	2320      	movmi	r3, #32
 800b30a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b30e:	0713      	lsls	r3, r2, #28
 800b310:	bf44      	itt	mi
 800b312:	232b      	movmi	r3, #43	@ 0x2b
 800b314:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b318:	f89a 3000 	ldrb.w	r3, [sl]
 800b31c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b31e:	d015      	beq.n	800b34c <_vfiprintf_r+0x120>
 800b320:	9a07      	ldr	r2, [sp, #28]
 800b322:	4654      	mov	r4, sl
 800b324:	2000      	movs	r0, #0
 800b326:	f04f 0c0a 	mov.w	ip, #10
 800b32a:	4621      	mov	r1, r4
 800b32c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b330:	3b30      	subs	r3, #48	@ 0x30
 800b332:	2b09      	cmp	r3, #9
 800b334:	d94b      	bls.n	800b3ce <_vfiprintf_r+0x1a2>
 800b336:	b1b0      	cbz	r0, 800b366 <_vfiprintf_r+0x13a>
 800b338:	9207      	str	r2, [sp, #28]
 800b33a:	e014      	b.n	800b366 <_vfiprintf_r+0x13a>
 800b33c:	eba0 0308 	sub.w	r3, r0, r8
 800b340:	fa09 f303 	lsl.w	r3, r9, r3
 800b344:	4313      	orrs	r3, r2
 800b346:	9304      	str	r3, [sp, #16]
 800b348:	46a2      	mov	sl, r4
 800b34a:	e7d2      	b.n	800b2f2 <_vfiprintf_r+0xc6>
 800b34c:	9b03      	ldr	r3, [sp, #12]
 800b34e:	1d19      	adds	r1, r3, #4
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	9103      	str	r1, [sp, #12]
 800b354:	2b00      	cmp	r3, #0
 800b356:	bfbb      	ittet	lt
 800b358:	425b      	neglt	r3, r3
 800b35a:	f042 0202 	orrlt.w	r2, r2, #2
 800b35e:	9307      	strge	r3, [sp, #28]
 800b360:	9307      	strlt	r3, [sp, #28]
 800b362:	bfb8      	it	lt
 800b364:	9204      	strlt	r2, [sp, #16]
 800b366:	7823      	ldrb	r3, [r4, #0]
 800b368:	2b2e      	cmp	r3, #46	@ 0x2e
 800b36a:	d10a      	bne.n	800b382 <_vfiprintf_r+0x156>
 800b36c:	7863      	ldrb	r3, [r4, #1]
 800b36e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b370:	d132      	bne.n	800b3d8 <_vfiprintf_r+0x1ac>
 800b372:	9b03      	ldr	r3, [sp, #12]
 800b374:	1d1a      	adds	r2, r3, #4
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	9203      	str	r2, [sp, #12]
 800b37a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b37e:	3402      	adds	r4, #2
 800b380:	9305      	str	r3, [sp, #20]
 800b382:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b458 <_vfiprintf_r+0x22c>
 800b386:	7821      	ldrb	r1, [r4, #0]
 800b388:	2203      	movs	r2, #3
 800b38a:	4650      	mov	r0, sl
 800b38c:	f7f4 ff40 	bl	8000210 <memchr>
 800b390:	b138      	cbz	r0, 800b3a2 <_vfiprintf_r+0x176>
 800b392:	9b04      	ldr	r3, [sp, #16]
 800b394:	eba0 000a 	sub.w	r0, r0, sl
 800b398:	2240      	movs	r2, #64	@ 0x40
 800b39a:	4082      	lsls	r2, r0
 800b39c:	4313      	orrs	r3, r2
 800b39e:	3401      	adds	r4, #1
 800b3a0:	9304      	str	r3, [sp, #16]
 800b3a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3a6:	4829      	ldr	r0, [pc, #164]	@ (800b44c <_vfiprintf_r+0x220>)
 800b3a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b3ac:	2206      	movs	r2, #6
 800b3ae:	f7f4 ff2f 	bl	8000210 <memchr>
 800b3b2:	2800      	cmp	r0, #0
 800b3b4:	d03f      	beq.n	800b436 <_vfiprintf_r+0x20a>
 800b3b6:	4b26      	ldr	r3, [pc, #152]	@ (800b450 <_vfiprintf_r+0x224>)
 800b3b8:	bb1b      	cbnz	r3, 800b402 <_vfiprintf_r+0x1d6>
 800b3ba:	9b03      	ldr	r3, [sp, #12]
 800b3bc:	3307      	adds	r3, #7
 800b3be:	f023 0307 	bic.w	r3, r3, #7
 800b3c2:	3308      	adds	r3, #8
 800b3c4:	9303      	str	r3, [sp, #12]
 800b3c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3c8:	443b      	add	r3, r7
 800b3ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3cc:	e76a      	b.n	800b2a4 <_vfiprintf_r+0x78>
 800b3ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3d2:	460c      	mov	r4, r1
 800b3d4:	2001      	movs	r0, #1
 800b3d6:	e7a8      	b.n	800b32a <_vfiprintf_r+0xfe>
 800b3d8:	2300      	movs	r3, #0
 800b3da:	3401      	adds	r4, #1
 800b3dc:	9305      	str	r3, [sp, #20]
 800b3de:	4619      	mov	r1, r3
 800b3e0:	f04f 0c0a 	mov.w	ip, #10
 800b3e4:	4620      	mov	r0, r4
 800b3e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3ea:	3a30      	subs	r2, #48	@ 0x30
 800b3ec:	2a09      	cmp	r2, #9
 800b3ee:	d903      	bls.n	800b3f8 <_vfiprintf_r+0x1cc>
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d0c6      	beq.n	800b382 <_vfiprintf_r+0x156>
 800b3f4:	9105      	str	r1, [sp, #20]
 800b3f6:	e7c4      	b.n	800b382 <_vfiprintf_r+0x156>
 800b3f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3fc:	4604      	mov	r4, r0
 800b3fe:	2301      	movs	r3, #1
 800b400:	e7f0      	b.n	800b3e4 <_vfiprintf_r+0x1b8>
 800b402:	ab03      	add	r3, sp, #12
 800b404:	9300      	str	r3, [sp, #0]
 800b406:	462a      	mov	r2, r5
 800b408:	4b12      	ldr	r3, [pc, #72]	@ (800b454 <_vfiprintf_r+0x228>)
 800b40a:	a904      	add	r1, sp, #16
 800b40c:	4630      	mov	r0, r6
 800b40e:	f7fc ff43 	bl	8008298 <_printf_float>
 800b412:	4607      	mov	r7, r0
 800b414:	1c78      	adds	r0, r7, #1
 800b416:	d1d6      	bne.n	800b3c6 <_vfiprintf_r+0x19a>
 800b418:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b41a:	07d9      	lsls	r1, r3, #31
 800b41c:	d405      	bmi.n	800b42a <_vfiprintf_r+0x1fe>
 800b41e:	89ab      	ldrh	r3, [r5, #12]
 800b420:	059a      	lsls	r2, r3, #22
 800b422:	d402      	bmi.n	800b42a <_vfiprintf_r+0x1fe>
 800b424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b426:	f7fd fcb9 	bl	8008d9c <__retarget_lock_release_recursive>
 800b42a:	89ab      	ldrh	r3, [r5, #12]
 800b42c:	065b      	lsls	r3, r3, #25
 800b42e:	f53f af1f 	bmi.w	800b270 <_vfiprintf_r+0x44>
 800b432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b434:	e71e      	b.n	800b274 <_vfiprintf_r+0x48>
 800b436:	ab03      	add	r3, sp, #12
 800b438:	9300      	str	r3, [sp, #0]
 800b43a:	462a      	mov	r2, r5
 800b43c:	4b05      	ldr	r3, [pc, #20]	@ (800b454 <_vfiprintf_r+0x228>)
 800b43e:	a904      	add	r1, sp, #16
 800b440:	4630      	mov	r0, r6
 800b442:	f7fd f9c1 	bl	80087c8 <_printf_i>
 800b446:	e7e4      	b.n	800b412 <_vfiprintf_r+0x1e6>
 800b448:	0800c4d8 	.word	0x0800c4d8
 800b44c:	0800c4e2 	.word	0x0800c4e2
 800b450:	08008299 	.word	0x08008299
 800b454:	0800b209 	.word	0x0800b209
 800b458:	0800c4de 	.word	0x0800c4de

0800b45c <__swbuf_r>:
 800b45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b45e:	460e      	mov	r6, r1
 800b460:	4614      	mov	r4, r2
 800b462:	4605      	mov	r5, r0
 800b464:	b118      	cbz	r0, 800b46e <__swbuf_r+0x12>
 800b466:	6a03      	ldr	r3, [r0, #32]
 800b468:	b90b      	cbnz	r3, 800b46e <__swbuf_r+0x12>
 800b46a:	f7fd fb59 	bl	8008b20 <__sinit>
 800b46e:	69a3      	ldr	r3, [r4, #24]
 800b470:	60a3      	str	r3, [r4, #8]
 800b472:	89a3      	ldrh	r3, [r4, #12]
 800b474:	071a      	lsls	r2, r3, #28
 800b476:	d501      	bpl.n	800b47c <__swbuf_r+0x20>
 800b478:	6923      	ldr	r3, [r4, #16]
 800b47a:	b943      	cbnz	r3, 800b48e <__swbuf_r+0x32>
 800b47c:	4621      	mov	r1, r4
 800b47e:	4628      	mov	r0, r5
 800b480:	f000 f82a 	bl	800b4d8 <__swsetup_r>
 800b484:	b118      	cbz	r0, 800b48e <__swbuf_r+0x32>
 800b486:	f04f 37ff 	mov.w	r7, #4294967295
 800b48a:	4638      	mov	r0, r7
 800b48c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b48e:	6823      	ldr	r3, [r4, #0]
 800b490:	6922      	ldr	r2, [r4, #16]
 800b492:	1a98      	subs	r0, r3, r2
 800b494:	6963      	ldr	r3, [r4, #20]
 800b496:	b2f6      	uxtb	r6, r6
 800b498:	4283      	cmp	r3, r0
 800b49a:	4637      	mov	r7, r6
 800b49c:	dc05      	bgt.n	800b4aa <__swbuf_r+0x4e>
 800b49e:	4621      	mov	r1, r4
 800b4a0:	4628      	mov	r0, r5
 800b4a2:	f7ff fdc7 	bl	800b034 <_fflush_r>
 800b4a6:	2800      	cmp	r0, #0
 800b4a8:	d1ed      	bne.n	800b486 <__swbuf_r+0x2a>
 800b4aa:	68a3      	ldr	r3, [r4, #8]
 800b4ac:	3b01      	subs	r3, #1
 800b4ae:	60a3      	str	r3, [r4, #8]
 800b4b0:	6823      	ldr	r3, [r4, #0]
 800b4b2:	1c5a      	adds	r2, r3, #1
 800b4b4:	6022      	str	r2, [r4, #0]
 800b4b6:	701e      	strb	r6, [r3, #0]
 800b4b8:	6962      	ldr	r2, [r4, #20]
 800b4ba:	1c43      	adds	r3, r0, #1
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	d004      	beq.n	800b4ca <__swbuf_r+0x6e>
 800b4c0:	89a3      	ldrh	r3, [r4, #12]
 800b4c2:	07db      	lsls	r3, r3, #31
 800b4c4:	d5e1      	bpl.n	800b48a <__swbuf_r+0x2e>
 800b4c6:	2e0a      	cmp	r6, #10
 800b4c8:	d1df      	bne.n	800b48a <__swbuf_r+0x2e>
 800b4ca:	4621      	mov	r1, r4
 800b4cc:	4628      	mov	r0, r5
 800b4ce:	f7ff fdb1 	bl	800b034 <_fflush_r>
 800b4d2:	2800      	cmp	r0, #0
 800b4d4:	d0d9      	beq.n	800b48a <__swbuf_r+0x2e>
 800b4d6:	e7d6      	b.n	800b486 <__swbuf_r+0x2a>

0800b4d8 <__swsetup_r>:
 800b4d8:	b538      	push	{r3, r4, r5, lr}
 800b4da:	4b29      	ldr	r3, [pc, #164]	@ (800b580 <__swsetup_r+0xa8>)
 800b4dc:	4605      	mov	r5, r0
 800b4de:	6818      	ldr	r0, [r3, #0]
 800b4e0:	460c      	mov	r4, r1
 800b4e2:	b118      	cbz	r0, 800b4ec <__swsetup_r+0x14>
 800b4e4:	6a03      	ldr	r3, [r0, #32]
 800b4e6:	b90b      	cbnz	r3, 800b4ec <__swsetup_r+0x14>
 800b4e8:	f7fd fb1a 	bl	8008b20 <__sinit>
 800b4ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4f0:	0719      	lsls	r1, r3, #28
 800b4f2:	d422      	bmi.n	800b53a <__swsetup_r+0x62>
 800b4f4:	06da      	lsls	r2, r3, #27
 800b4f6:	d407      	bmi.n	800b508 <__swsetup_r+0x30>
 800b4f8:	2209      	movs	r2, #9
 800b4fa:	602a      	str	r2, [r5, #0]
 800b4fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b500:	81a3      	strh	r3, [r4, #12]
 800b502:	f04f 30ff 	mov.w	r0, #4294967295
 800b506:	e033      	b.n	800b570 <__swsetup_r+0x98>
 800b508:	0758      	lsls	r0, r3, #29
 800b50a:	d512      	bpl.n	800b532 <__swsetup_r+0x5a>
 800b50c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b50e:	b141      	cbz	r1, 800b522 <__swsetup_r+0x4a>
 800b510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b514:	4299      	cmp	r1, r3
 800b516:	d002      	beq.n	800b51e <__swsetup_r+0x46>
 800b518:	4628      	mov	r0, r5
 800b51a:	f7fe faa5 	bl	8009a68 <_free_r>
 800b51e:	2300      	movs	r3, #0
 800b520:	6363      	str	r3, [r4, #52]	@ 0x34
 800b522:	89a3      	ldrh	r3, [r4, #12]
 800b524:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b528:	81a3      	strh	r3, [r4, #12]
 800b52a:	2300      	movs	r3, #0
 800b52c:	6063      	str	r3, [r4, #4]
 800b52e:	6923      	ldr	r3, [r4, #16]
 800b530:	6023      	str	r3, [r4, #0]
 800b532:	89a3      	ldrh	r3, [r4, #12]
 800b534:	f043 0308 	orr.w	r3, r3, #8
 800b538:	81a3      	strh	r3, [r4, #12]
 800b53a:	6923      	ldr	r3, [r4, #16]
 800b53c:	b94b      	cbnz	r3, 800b552 <__swsetup_r+0x7a>
 800b53e:	89a3      	ldrh	r3, [r4, #12]
 800b540:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b548:	d003      	beq.n	800b552 <__swsetup_r+0x7a>
 800b54a:	4621      	mov	r1, r4
 800b54c:	4628      	mov	r0, r5
 800b54e:	f000 f883 	bl	800b658 <__smakebuf_r>
 800b552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b556:	f013 0201 	ands.w	r2, r3, #1
 800b55a:	d00a      	beq.n	800b572 <__swsetup_r+0x9a>
 800b55c:	2200      	movs	r2, #0
 800b55e:	60a2      	str	r2, [r4, #8]
 800b560:	6962      	ldr	r2, [r4, #20]
 800b562:	4252      	negs	r2, r2
 800b564:	61a2      	str	r2, [r4, #24]
 800b566:	6922      	ldr	r2, [r4, #16]
 800b568:	b942      	cbnz	r2, 800b57c <__swsetup_r+0xa4>
 800b56a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b56e:	d1c5      	bne.n	800b4fc <__swsetup_r+0x24>
 800b570:	bd38      	pop	{r3, r4, r5, pc}
 800b572:	0799      	lsls	r1, r3, #30
 800b574:	bf58      	it	pl
 800b576:	6962      	ldrpl	r2, [r4, #20]
 800b578:	60a2      	str	r2, [r4, #8]
 800b57a:	e7f4      	b.n	800b566 <__swsetup_r+0x8e>
 800b57c:	2000      	movs	r0, #0
 800b57e:	e7f7      	b.n	800b570 <__swsetup_r+0x98>
 800b580:	20000204 	.word	0x20000204

0800b584 <_raise_r>:
 800b584:	291f      	cmp	r1, #31
 800b586:	b538      	push	{r3, r4, r5, lr}
 800b588:	4605      	mov	r5, r0
 800b58a:	460c      	mov	r4, r1
 800b58c:	d904      	bls.n	800b598 <_raise_r+0x14>
 800b58e:	2316      	movs	r3, #22
 800b590:	6003      	str	r3, [r0, #0]
 800b592:	f04f 30ff 	mov.w	r0, #4294967295
 800b596:	bd38      	pop	{r3, r4, r5, pc}
 800b598:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b59a:	b112      	cbz	r2, 800b5a2 <_raise_r+0x1e>
 800b59c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b5a0:	b94b      	cbnz	r3, 800b5b6 <_raise_r+0x32>
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	f000 f830 	bl	800b608 <_getpid_r>
 800b5a8:	4622      	mov	r2, r4
 800b5aa:	4601      	mov	r1, r0
 800b5ac:	4628      	mov	r0, r5
 800b5ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5b2:	f000 b817 	b.w	800b5e4 <_kill_r>
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	d00a      	beq.n	800b5d0 <_raise_r+0x4c>
 800b5ba:	1c59      	adds	r1, r3, #1
 800b5bc:	d103      	bne.n	800b5c6 <_raise_r+0x42>
 800b5be:	2316      	movs	r3, #22
 800b5c0:	6003      	str	r3, [r0, #0]
 800b5c2:	2001      	movs	r0, #1
 800b5c4:	e7e7      	b.n	800b596 <_raise_r+0x12>
 800b5c6:	2100      	movs	r1, #0
 800b5c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	4798      	blx	r3
 800b5d0:	2000      	movs	r0, #0
 800b5d2:	e7e0      	b.n	800b596 <_raise_r+0x12>

0800b5d4 <raise>:
 800b5d4:	4b02      	ldr	r3, [pc, #8]	@ (800b5e0 <raise+0xc>)
 800b5d6:	4601      	mov	r1, r0
 800b5d8:	6818      	ldr	r0, [r3, #0]
 800b5da:	f7ff bfd3 	b.w	800b584 <_raise_r>
 800b5de:	bf00      	nop
 800b5e0:	20000204 	.word	0x20000204

0800b5e4 <_kill_r>:
 800b5e4:	b538      	push	{r3, r4, r5, lr}
 800b5e6:	4d07      	ldr	r5, [pc, #28]	@ (800b604 <_kill_r+0x20>)
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	4604      	mov	r4, r0
 800b5ec:	4608      	mov	r0, r1
 800b5ee:	4611      	mov	r1, r2
 800b5f0:	602b      	str	r3, [r5, #0]
 800b5f2:	f7f7 f932 	bl	800285a <_kill>
 800b5f6:	1c43      	adds	r3, r0, #1
 800b5f8:	d102      	bne.n	800b600 <_kill_r+0x1c>
 800b5fa:	682b      	ldr	r3, [r5, #0]
 800b5fc:	b103      	cbz	r3, 800b600 <_kill_r+0x1c>
 800b5fe:	6023      	str	r3, [r4, #0]
 800b600:	bd38      	pop	{r3, r4, r5, pc}
 800b602:	bf00      	nop
 800b604:	20000e84 	.word	0x20000e84

0800b608 <_getpid_r>:
 800b608:	f7f7 b91f 	b.w	800284a <_getpid>

0800b60c <__swhatbuf_r>:
 800b60c:	b570      	push	{r4, r5, r6, lr}
 800b60e:	460c      	mov	r4, r1
 800b610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b614:	2900      	cmp	r1, #0
 800b616:	b096      	sub	sp, #88	@ 0x58
 800b618:	4615      	mov	r5, r2
 800b61a:	461e      	mov	r6, r3
 800b61c:	da0d      	bge.n	800b63a <__swhatbuf_r+0x2e>
 800b61e:	89a3      	ldrh	r3, [r4, #12]
 800b620:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b624:	f04f 0100 	mov.w	r1, #0
 800b628:	bf14      	ite	ne
 800b62a:	2340      	movne	r3, #64	@ 0x40
 800b62c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b630:	2000      	movs	r0, #0
 800b632:	6031      	str	r1, [r6, #0]
 800b634:	602b      	str	r3, [r5, #0]
 800b636:	b016      	add	sp, #88	@ 0x58
 800b638:	bd70      	pop	{r4, r5, r6, pc}
 800b63a:	466a      	mov	r2, sp
 800b63c:	f000 f848 	bl	800b6d0 <_fstat_r>
 800b640:	2800      	cmp	r0, #0
 800b642:	dbec      	blt.n	800b61e <__swhatbuf_r+0x12>
 800b644:	9901      	ldr	r1, [sp, #4]
 800b646:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b64a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b64e:	4259      	negs	r1, r3
 800b650:	4159      	adcs	r1, r3
 800b652:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b656:	e7eb      	b.n	800b630 <__swhatbuf_r+0x24>

0800b658 <__smakebuf_r>:
 800b658:	898b      	ldrh	r3, [r1, #12]
 800b65a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b65c:	079d      	lsls	r5, r3, #30
 800b65e:	4606      	mov	r6, r0
 800b660:	460c      	mov	r4, r1
 800b662:	d507      	bpl.n	800b674 <__smakebuf_r+0x1c>
 800b664:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b668:	6023      	str	r3, [r4, #0]
 800b66a:	6123      	str	r3, [r4, #16]
 800b66c:	2301      	movs	r3, #1
 800b66e:	6163      	str	r3, [r4, #20]
 800b670:	b003      	add	sp, #12
 800b672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b674:	ab01      	add	r3, sp, #4
 800b676:	466a      	mov	r2, sp
 800b678:	f7ff ffc8 	bl	800b60c <__swhatbuf_r>
 800b67c:	9f00      	ldr	r7, [sp, #0]
 800b67e:	4605      	mov	r5, r0
 800b680:	4639      	mov	r1, r7
 800b682:	4630      	mov	r0, r6
 800b684:	f7fe fd9e 	bl	800a1c4 <_malloc_r>
 800b688:	b948      	cbnz	r0, 800b69e <__smakebuf_r+0x46>
 800b68a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b68e:	059a      	lsls	r2, r3, #22
 800b690:	d4ee      	bmi.n	800b670 <__smakebuf_r+0x18>
 800b692:	f023 0303 	bic.w	r3, r3, #3
 800b696:	f043 0302 	orr.w	r3, r3, #2
 800b69a:	81a3      	strh	r3, [r4, #12]
 800b69c:	e7e2      	b.n	800b664 <__smakebuf_r+0xc>
 800b69e:	89a3      	ldrh	r3, [r4, #12]
 800b6a0:	6020      	str	r0, [r4, #0]
 800b6a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6a6:	81a3      	strh	r3, [r4, #12]
 800b6a8:	9b01      	ldr	r3, [sp, #4]
 800b6aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b6ae:	b15b      	cbz	r3, 800b6c8 <__smakebuf_r+0x70>
 800b6b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b6b4:	4630      	mov	r0, r6
 800b6b6:	f000 f81d 	bl	800b6f4 <_isatty_r>
 800b6ba:	b128      	cbz	r0, 800b6c8 <__smakebuf_r+0x70>
 800b6bc:	89a3      	ldrh	r3, [r4, #12]
 800b6be:	f023 0303 	bic.w	r3, r3, #3
 800b6c2:	f043 0301 	orr.w	r3, r3, #1
 800b6c6:	81a3      	strh	r3, [r4, #12]
 800b6c8:	89a3      	ldrh	r3, [r4, #12]
 800b6ca:	431d      	orrs	r5, r3
 800b6cc:	81a5      	strh	r5, [r4, #12]
 800b6ce:	e7cf      	b.n	800b670 <__smakebuf_r+0x18>

0800b6d0 <_fstat_r>:
 800b6d0:	b538      	push	{r3, r4, r5, lr}
 800b6d2:	4d07      	ldr	r5, [pc, #28]	@ (800b6f0 <_fstat_r+0x20>)
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	4604      	mov	r4, r0
 800b6d8:	4608      	mov	r0, r1
 800b6da:	4611      	mov	r1, r2
 800b6dc:	602b      	str	r3, [r5, #0]
 800b6de:	f7f7 f91c 	bl	800291a <_fstat>
 800b6e2:	1c43      	adds	r3, r0, #1
 800b6e4:	d102      	bne.n	800b6ec <_fstat_r+0x1c>
 800b6e6:	682b      	ldr	r3, [r5, #0]
 800b6e8:	b103      	cbz	r3, 800b6ec <_fstat_r+0x1c>
 800b6ea:	6023      	str	r3, [r4, #0]
 800b6ec:	bd38      	pop	{r3, r4, r5, pc}
 800b6ee:	bf00      	nop
 800b6f0:	20000e84 	.word	0x20000e84

0800b6f4 <_isatty_r>:
 800b6f4:	b538      	push	{r3, r4, r5, lr}
 800b6f6:	4d06      	ldr	r5, [pc, #24]	@ (800b710 <_isatty_r+0x1c>)
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	4604      	mov	r4, r0
 800b6fc:	4608      	mov	r0, r1
 800b6fe:	602b      	str	r3, [r5, #0]
 800b700:	f7f7 f91b 	bl	800293a <_isatty>
 800b704:	1c43      	adds	r3, r0, #1
 800b706:	d102      	bne.n	800b70e <_isatty_r+0x1a>
 800b708:	682b      	ldr	r3, [r5, #0]
 800b70a:	b103      	cbz	r3, 800b70e <_isatty_r+0x1a>
 800b70c:	6023      	str	r3, [r4, #0]
 800b70e:	bd38      	pop	{r3, r4, r5, pc}
 800b710:	20000e84 	.word	0x20000e84

0800b714 <powf>:
 800b714:	b508      	push	{r3, lr}
 800b716:	ed2d 8b04 	vpush	{d8-d9}
 800b71a:	eeb0 8a60 	vmov.f32	s16, s1
 800b71e:	eeb0 9a40 	vmov.f32	s18, s0
 800b722:	f000 f859 	bl	800b7d8 <__ieee754_powf>
 800b726:	eeb4 8a48 	vcmp.f32	s16, s16
 800b72a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b72e:	eef0 8a40 	vmov.f32	s17, s0
 800b732:	d63e      	bvs.n	800b7b2 <powf+0x9e>
 800b734:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800b738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b73c:	d112      	bne.n	800b764 <powf+0x50>
 800b73e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b746:	d039      	beq.n	800b7bc <powf+0xa8>
 800b748:	eeb0 0a48 	vmov.f32	s0, s16
 800b74c:	f000 f839 	bl	800b7c2 <finitef>
 800b750:	b378      	cbz	r0, 800b7b2 <powf+0x9e>
 800b752:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b75a:	d52a      	bpl.n	800b7b2 <powf+0x9e>
 800b75c:	f7fd faf2 	bl	8008d44 <__errno>
 800b760:	2322      	movs	r3, #34	@ 0x22
 800b762:	e014      	b.n	800b78e <powf+0x7a>
 800b764:	f000 f82d 	bl	800b7c2 <finitef>
 800b768:	b998      	cbnz	r0, 800b792 <powf+0x7e>
 800b76a:	eeb0 0a49 	vmov.f32	s0, s18
 800b76e:	f000 f828 	bl	800b7c2 <finitef>
 800b772:	b170      	cbz	r0, 800b792 <powf+0x7e>
 800b774:	eeb0 0a48 	vmov.f32	s0, s16
 800b778:	f000 f823 	bl	800b7c2 <finitef>
 800b77c:	b148      	cbz	r0, 800b792 <powf+0x7e>
 800b77e:	eef4 8a68 	vcmp.f32	s17, s17
 800b782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b786:	d7e9      	bvc.n	800b75c <powf+0x48>
 800b788:	f7fd fadc 	bl	8008d44 <__errno>
 800b78c:	2321      	movs	r3, #33	@ 0x21
 800b78e:	6003      	str	r3, [r0, #0]
 800b790:	e00f      	b.n	800b7b2 <powf+0x9e>
 800b792:	eef5 8a40 	vcmp.f32	s17, #0.0
 800b796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b79a:	d10a      	bne.n	800b7b2 <powf+0x9e>
 800b79c:	eeb0 0a49 	vmov.f32	s0, s18
 800b7a0:	f000 f80f 	bl	800b7c2 <finitef>
 800b7a4:	b128      	cbz	r0, 800b7b2 <powf+0x9e>
 800b7a6:	eeb0 0a48 	vmov.f32	s0, s16
 800b7aa:	f000 f80a 	bl	800b7c2 <finitef>
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	d1d4      	bne.n	800b75c <powf+0x48>
 800b7b2:	eeb0 0a68 	vmov.f32	s0, s17
 800b7b6:	ecbd 8b04 	vpop	{d8-d9}
 800b7ba:	bd08      	pop	{r3, pc}
 800b7bc:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800b7c0:	e7f7      	b.n	800b7b2 <powf+0x9e>

0800b7c2 <finitef>:
 800b7c2:	ee10 3a10 	vmov	r3, s0
 800b7c6:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800b7ca:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800b7ce:	bfac      	ite	ge
 800b7d0:	2000      	movge	r0, #0
 800b7d2:	2001      	movlt	r0, #1
 800b7d4:	4770      	bx	lr
	...

0800b7d8 <__ieee754_powf>:
 800b7d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7dc:	ee10 4a90 	vmov	r4, s1
 800b7e0:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800b7e4:	ed2d 8b02 	vpush	{d8}
 800b7e8:	ee10 6a10 	vmov	r6, s0
 800b7ec:	eeb0 8a40 	vmov.f32	s16, s0
 800b7f0:	eef0 8a60 	vmov.f32	s17, s1
 800b7f4:	d10c      	bne.n	800b810 <__ieee754_powf+0x38>
 800b7f6:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800b7fa:	0076      	lsls	r6, r6, #1
 800b7fc:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800b800:	f240 829c 	bls.w	800bd3c <__ieee754_powf+0x564>
 800b804:	ee38 0a28 	vadd.f32	s0, s16, s17
 800b808:	ecbd 8b02 	vpop	{d8}
 800b80c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b810:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800b814:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800b818:	d802      	bhi.n	800b820 <__ieee754_powf+0x48>
 800b81a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800b81e:	d908      	bls.n	800b832 <__ieee754_powf+0x5a>
 800b820:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800b824:	d1ee      	bne.n	800b804 <__ieee754_powf+0x2c>
 800b826:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800b82a:	0064      	lsls	r4, r4, #1
 800b82c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800b830:	e7e6      	b.n	800b800 <__ieee754_powf+0x28>
 800b832:	2e00      	cmp	r6, #0
 800b834:	da1e      	bge.n	800b874 <__ieee754_powf+0x9c>
 800b836:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800b83a:	d22b      	bcs.n	800b894 <__ieee754_powf+0xbc>
 800b83c:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800b840:	d332      	bcc.n	800b8a8 <__ieee754_powf+0xd0>
 800b842:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800b846:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800b84a:	fa49 f503 	asr.w	r5, r9, r3
 800b84e:	fa05 f303 	lsl.w	r3, r5, r3
 800b852:	454b      	cmp	r3, r9
 800b854:	d126      	bne.n	800b8a4 <__ieee754_powf+0xcc>
 800b856:	f005 0501 	and.w	r5, r5, #1
 800b85a:	f1c5 0502 	rsb	r5, r5, #2
 800b85e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800b862:	d122      	bne.n	800b8aa <__ieee754_powf+0xd2>
 800b864:	2c00      	cmp	r4, #0
 800b866:	f280 826f 	bge.w	800bd48 <__ieee754_powf+0x570>
 800b86a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b86e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800b872:	e7c9      	b.n	800b808 <__ieee754_powf+0x30>
 800b874:	2500      	movs	r5, #0
 800b876:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800b87a:	d1f0      	bne.n	800b85e <__ieee754_powf+0x86>
 800b87c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800b880:	f000 825c 	beq.w	800bd3c <__ieee754_powf+0x564>
 800b884:	d908      	bls.n	800b898 <__ieee754_powf+0xc0>
 800b886:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800bbe8 <__ieee754_powf+0x410>
 800b88a:	2c00      	cmp	r4, #0
 800b88c:	bfa8      	it	ge
 800b88e:	eeb0 0a68 	vmovge.f32	s0, s17
 800b892:	e7b9      	b.n	800b808 <__ieee754_powf+0x30>
 800b894:	2502      	movs	r5, #2
 800b896:	e7ee      	b.n	800b876 <__ieee754_powf+0x9e>
 800b898:	2c00      	cmp	r4, #0
 800b89a:	f280 8252 	bge.w	800bd42 <__ieee754_powf+0x56a>
 800b89e:	eeb1 0a68 	vneg.f32	s0, s17
 800b8a2:	e7b1      	b.n	800b808 <__ieee754_powf+0x30>
 800b8a4:	2500      	movs	r5, #0
 800b8a6:	e7da      	b.n	800b85e <__ieee754_powf+0x86>
 800b8a8:	2500      	movs	r5, #0
 800b8aa:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800b8ae:	d102      	bne.n	800b8b6 <__ieee754_powf+0xde>
 800b8b0:	ee28 0a08 	vmul.f32	s0, s16, s16
 800b8b4:	e7a8      	b.n	800b808 <__ieee754_powf+0x30>
 800b8b6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800b8ba:	d109      	bne.n	800b8d0 <__ieee754_powf+0xf8>
 800b8bc:	2e00      	cmp	r6, #0
 800b8be:	db07      	blt.n	800b8d0 <__ieee754_powf+0xf8>
 800b8c0:	eeb0 0a48 	vmov.f32	s0, s16
 800b8c4:	ecbd 8b02 	vpop	{d8}
 800b8c8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8cc:	f000 bae8 	b.w	800bea0 <__ieee754_sqrtf>
 800b8d0:	eeb0 0a48 	vmov.f32	s0, s16
 800b8d4:	f000 fa50 	bl	800bd78 <fabsf>
 800b8d8:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800b8dc:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800b8e0:	4647      	mov	r7, r8
 800b8e2:	d002      	beq.n	800b8ea <__ieee754_powf+0x112>
 800b8e4:	f1b8 0f00 	cmp.w	r8, #0
 800b8e8:	d117      	bne.n	800b91a <__ieee754_powf+0x142>
 800b8ea:	2c00      	cmp	r4, #0
 800b8ec:	bfbc      	itt	lt
 800b8ee:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800b8f2:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800b8f6:	2e00      	cmp	r6, #0
 800b8f8:	da86      	bge.n	800b808 <__ieee754_powf+0x30>
 800b8fa:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800b8fe:	ea58 0805 	orrs.w	r8, r8, r5
 800b902:	d104      	bne.n	800b90e <__ieee754_powf+0x136>
 800b904:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b908:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800b90c:	e77c      	b.n	800b808 <__ieee754_powf+0x30>
 800b90e:	2d01      	cmp	r5, #1
 800b910:	f47f af7a 	bne.w	800b808 <__ieee754_powf+0x30>
 800b914:	eeb1 0a40 	vneg.f32	s0, s0
 800b918:	e776      	b.n	800b808 <__ieee754_powf+0x30>
 800b91a:	0ff0      	lsrs	r0, r6, #31
 800b91c:	3801      	subs	r0, #1
 800b91e:	ea55 0300 	orrs.w	r3, r5, r0
 800b922:	d104      	bne.n	800b92e <__ieee754_powf+0x156>
 800b924:	ee38 8a48 	vsub.f32	s16, s16, s16
 800b928:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800b92c:	e76c      	b.n	800b808 <__ieee754_powf+0x30>
 800b92e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800b932:	d973      	bls.n	800ba1c <__ieee754_powf+0x244>
 800b934:	4bad      	ldr	r3, [pc, #692]	@ (800bbec <__ieee754_powf+0x414>)
 800b936:	4598      	cmp	r8, r3
 800b938:	d808      	bhi.n	800b94c <__ieee754_powf+0x174>
 800b93a:	2c00      	cmp	r4, #0
 800b93c:	da0b      	bge.n	800b956 <__ieee754_powf+0x17e>
 800b93e:	2000      	movs	r0, #0
 800b940:	ecbd 8b02 	vpop	{d8}
 800b944:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b948:	f000 baa4 	b.w	800be94 <__math_oflowf>
 800b94c:	4ba8      	ldr	r3, [pc, #672]	@ (800bbf0 <__ieee754_powf+0x418>)
 800b94e:	4598      	cmp	r8, r3
 800b950:	d908      	bls.n	800b964 <__ieee754_powf+0x18c>
 800b952:	2c00      	cmp	r4, #0
 800b954:	dcf3      	bgt.n	800b93e <__ieee754_powf+0x166>
 800b956:	2000      	movs	r0, #0
 800b958:	ecbd 8b02 	vpop	{d8}
 800b95c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b960:	f000 ba92 	b.w	800be88 <__math_uflowf>
 800b964:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b968:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b96c:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800bbf4 <__ieee754_powf+0x41c>
 800b970:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800b974:	eee0 6a67 	vfms.f32	s13, s0, s15
 800b978:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b97c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800b980:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b984:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b988:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800bbf8 <__ieee754_powf+0x420>
 800b98c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800b990:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800bbfc <__ieee754_powf+0x424>
 800b994:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b998:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800bc00 <__ieee754_powf+0x428>
 800b99c:	eef0 6a67 	vmov.f32	s13, s15
 800b9a0:	eee0 6a07 	vfma.f32	s13, s0, s14
 800b9a4:	ee16 3a90 	vmov	r3, s13
 800b9a8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800b9ac:	f023 030f 	bic.w	r3, r3, #15
 800b9b0:	ee06 3a90 	vmov	s13, r3
 800b9b4:	eee0 6a47 	vfms.f32	s13, s0, s14
 800b9b8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b9bc:	3d01      	subs	r5, #1
 800b9be:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800b9c2:	4305      	orrs	r5, r0
 800b9c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9c8:	f024 040f 	bic.w	r4, r4, #15
 800b9cc:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800b9d0:	bf18      	it	ne
 800b9d2:	eeb0 8a47 	vmovne.f32	s16, s14
 800b9d6:	ee07 4a10 	vmov	s14, r4
 800b9da:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800b9de:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800b9e2:	ee07 3a90 	vmov	s15, r3
 800b9e6:	eee7 0a27 	vfma.f32	s1, s14, s15
 800b9ea:	ee07 4a10 	vmov	s14, r4
 800b9ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b9f2:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800b9f6:	ee17 1a10 	vmov	r1, s14
 800b9fa:	2900      	cmp	r1, #0
 800b9fc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ba00:	f340 80dd 	ble.w	800bbbe <__ieee754_powf+0x3e6>
 800ba04:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800ba08:	f240 80ca 	bls.w	800bba0 <__ieee754_powf+0x3c8>
 800ba0c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ba10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba14:	bf4c      	ite	mi
 800ba16:	2001      	movmi	r0, #1
 800ba18:	2000      	movpl	r0, #0
 800ba1a:	e791      	b.n	800b940 <__ieee754_powf+0x168>
 800ba1c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800ba20:	bf01      	itttt	eq
 800ba22:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800bc04 <__ieee754_powf+0x42c>
 800ba26:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800ba2a:	f06f 0317 	mvneq.w	r3, #23
 800ba2e:	ee17 7a90 	vmoveq	r7, s15
 800ba32:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800ba36:	bf18      	it	ne
 800ba38:	2300      	movne	r3, #0
 800ba3a:	3a7f      	subs	r2, #127	@ 0x7f
 800ba3c:	441a      	add	r2, r3
 800ba3e:	4b72      	ldr	r3, [pc, #456]	@ (800bc08 <__ieee754_powf+0x430>)
 800ba40:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800ba44:	429f      	cmp	r7, r3
 800ba46:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800ba4a:	dd06      	ble.n	800ba5a <__ieee754_powf+0x282>
 800ba4c:	4b6f      	ldr	r3, [pc, #444]	@ (800bc0c <__ieee754_powf+0x434>)
 800ba4e:	429f      	cmp	r7, r3
 800ba50:	f340 80a4 	ble.w	800bb9c <__ieee754_powf+0x3c4>
 800ba54:	3201      	adds	r2, #1
 800ba56:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800ba5a:	2600      	movs	r6, #0
 800ba5c:	4b6c      	ldr	r3, [pc, #432]	@ (800bc10 <__ieee754_powf+0x438>)
 800ba5e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800ba62:	ee07 1a10 	vmov	s14, r1
 800ba66:	edd3 5a00 	vldr	s11, [r3]
 800ba6a:	4b6a      	ldr	r3, [pc, #424]	@ (800bc14 <__ieee754_powf+0x43c>)
 800ba6c:	ee75 7a87 	vadd.f32	s15, s11, s14
 800ba70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ba74:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800ba78:	1049      	asrs	r1, r1, #1
 800ba7a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800ba7e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800ba82:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800ba86:	ee37 6a65 	vsub.f32	s12, s14, s11
 800ba8a:	ee07 1a90 	vmov	s15, r1
 800ba8e:	ee26 5a24 	vmul.f32	s10, s12, s9
 800ba92:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800ba96:	ee15 7a10 	vmov	r7, s10
 800ba9a:	401f      	ands	r7, r3
 800ba9c:	ee06 7a90 	vmov	s13, r7
 800baa0:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800baa4:	ee37 7a65 	vsub.f32	s14, s14, s11
 800baa8:	ee65 7a05 	vmul.f32	s15, s10, s10
 800baac:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800bab0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800bc18 <__ieee754_powf+0x440>
 800bab4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800bc1c <__ieee754_powf+0x444>
 800bab8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800babc:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800bc20 <__ieee754_powf+0x448>
 800bac0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800bac4:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800bbf4 <__ieee754_powf+0x41c>
 800bac8:	eee7 5a27 	vfma.f32	s11, s14, s15
 800bacc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800bc24 <__ieee754_powf+0x44c>
 800bad0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800bad4:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800bc28 <__ieee754_powf+0x450>
 800bad8:	ee26 6a24 	vmul.f32	s12, s12, s9
 800badc:	eee7 5a27 	vfma.f32	s11, s14, s15
 800bae0:	ee35 7a26 	vadd.f32	s14, s10, s13
 800bae4:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800bae8:	ee27 7a06 	vmul.f32	s14, s14, s12
 800baec:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800baf0:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800baf4:	eef0 5a67 	vmov.f32	s11, s15
 800baf8:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800bafc:	ee75 5a87 	vadd.f32	s11, s11, s14
 800bb00:	ee15 1a90 	vmov	r1, s11
 800bb04:	4019      	ands	r1, r3
 800bb06:	ee05 1a90 	vmov	s11, r1
 800bb0a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800bb0e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800bb12:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bb16:	ee67 7a85 	vmul.f32	s15, s15, s10
 800bb1a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bb1e:	eeb0 6a67 	vmov.f32	s12, s15
 800bb22:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800bb26:	ee16 1a10 	vmov	r1, s12
 800bb2a:	4019      	ands	r1, r3
 800bb2c:	ee06 1a10 	vmov	s12, r1
 800bb30:	eeb0 7a46 	vmov.f32	s14, s12
 800bb34:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800bb38:	493c      	ldr	r1, [pc, #240]	@ (800bc2c <__ieee754_powf+0x454>)
 800bb3a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800bb3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb42:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800bc30 <__ieee754_powf+0x458>
 800bb46:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800bc34 <__ieee754_powf+0x45c>
 800bb4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bb4e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800bc38 <__ieee754_powf+0x460>
 800bb52:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bb56:	ed91 7a00 	vldr	s14, [r1]
 800bb5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bb5e:	ee07 2a10 	vmov	s14, r2
 800bb62:	eef0 6a67 	vmov.f32	s13, s15
 800bb66:	4a35      	ldr	r2, [pc, #212]	@ (800bc3c <__ieee754_powf+0x464>)
 800bb68:	eee6 6a25 	vfma.f32	s13, s12, s11
 800bb6c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800bb70:	ed92 5a00 	vldr	s10, [r2]
 800bb74:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bb78:	ee76 6a85 	vadd.f32	s13, s13, s10
 800bb7c:	ee76 6a87 	vadd.f32	s13, s13, s14
 800bb80:	ee16 2a90 	vmov	r2, s13
 800bb84:	4013      	ands	r3, r2
 800bb86:	ee06 3a90 	vmov	s13, r3
 800bb8a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800bb8e:	ee37 7a45 	vsub.f32	s14, s14, s10
 800bb92:	eea6 7a65 	vfms.f32	s14, s12, s11
 800bb96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb9a:	e70f      	b.n	800b9bc <__ieee754_powf+0x1e4>
 800bb9c:	2601      	movs	r6, #1
 800bb9e:	e75d      	b.n	800ba5c <__ieee754_powf+0x284>
 800bba0:	d152      	bne.n	800bc48 <__ieee754_powf+0x470>
 800bba2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800bc40 <__ieee754_powf+0x468>
 800bba6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bbaa:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800bbae:	eef4 6ac7 	vcmpe.f32	s13, s14
 800bbb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbb6:	f73f af29 	bgt.w	800ba0c <__ieee754_powf+0x234>
 800bbba:	2386      	movs	r3, #134	@ 0x86
 800bbbc:	e048      	b.n	800bc50 <__ieee754_powf+0x478>
 800bbbe:	4a21      	ldr	r2, [pc, #132]	@ (800bc44 <__ieee754_powf+0x46c>)
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	d907      	bls.n	800bbd4 <__ieee754_powf+0x3fc>
 800bbc4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800bbc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbcc:	bf4c      	ite	mi
 800bbce:	2001      	movmi	r0, #1
 800bbd0:	2000      	movpl	r0, #0
 800bbd2:	e6c1      	b.n	800b958 <__ieee754_powf+0x180>
 800bbd4:	d138      	bne.n	800bc48 <__ieee754_powf+0x470>
 800bbd6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bbda:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800bbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbe2:	dbea      	blt.n	800bbba <__ieee754_powf+0x3e2>
 800bbe4:	e7ee      	b.n	800bbc4 <__ieee754_powf+0x3ec>
 800bbe6:	bf00      	nop
 800bbe8:	00000000 	.word	0x00000000
 800bbec:	3f7ffff3 	.word	0x3f7ffff3
 800bbf0:	3f800007 	.word	0x3f800007
 800bbf4:	3eaaaaab 	.word	0x3eaaaaab
 800bbf8:	3fb8aa3b 	.word	0x3fb8aa3b
 800bbfc:	36eca570 	.word	0x36eca570
 800bc00:	3fb8aa00 	.word	0x3fb8aa00
 800bc04:	4b800000 	.word	0x4b800000
 800bc08:	001cc471 	.word	0x001cc471
 800bc0c:	005db3d6 	.word	0x005db3d6
 800bc10:	0800c538 	.word	0x0800c538
 800bc14:	fffff000 	.word	0xfffff000
 800bc18:	3e6c3255 	.word	0x3e6c3255
 800bc1c:	3e53f142 	.word	0x3e53f142
 800bc20:	3e8ba305 	.word	0x3e8ba305
 800bc24:	3edb6db7 	.word	0x3edb6db7
 800bc28:	3f19999a 	.word	0x3f19999a
 800bc2c:	0800c528 	.word	0x0800c528
 800bc30:	3f76384f 	.word	0x3f76384f
 800bc34:	3f763800 	.word	0x3f763800
 800bc38:	369dc3a0 	.word	0x369dc3a0
 800bc3c:	0800c530 	.word	0x0800c530
 800bc40:	3338aa3c 	.word	0x3338aa3c
 800bc44:	43160000 	.word	0x43160000
 800bc48:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800bc4c:	d971      	bls.n	800bd32 <__ieee754_powf+0x55a>
 800bc4e:	15db      	asrs	r3, r3, #23
 800bc50:	3b7e      	subs	r3, #126	@ 0x7e
 800bc52:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800bc56:	4118      	asrs	r0, r3
 800bc58:	4408      	add	r0, r1
 800bc5a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800bc5e:	4a3c      	ldr	r2, [pc, #240]	@ (800bd50 <__ieee754_powf+0x578>)
 800bc60:	3b7f      	subs	r3, #127	@ 0x7f
 800bc62:	411a      	asrs	r2, r3
 800bc64:	4002      	ands	r2, r0
 800bc66:	ee07 2a10 	vmov	s14, r2
 800bc6a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800bc6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800bc72:	f1c3 0317 	rsb	r3, r3, #23
 800bc76:	4118      	asrs	r0, r3
 800bc78:	2900      	cmp	r1, #0
 800bc7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc7e:	bfb8      	it	lt
 800bc80:	4240      	neglt	r0, r0
 800bc82:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800bc86:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800bd54 <__ieee754_powf+0x57c>
 800bc8a:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800bd58 <__ieee754_powf+0x580>
 800bc8e:	ee17 3a10 	vmov	r3, s14
 800bc92:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800bc96:	f023 030f 	bic.w	r3, r3, #15
 800bc9a:	ee07 3a10 	vmov	s14, r3
 800bc9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bca2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bca6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800bcaa:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800bd5c <__ieee754_powf+0x584>
 800bcae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcb2:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800bcb6:	eef0 6a67 	vmov.f32	s13, s15
 800bcba:	eee7 6a06 	vfma.f32	s13, s14, s12
 800bcbe:	eef0 5a66 	vmov.f32	s11, s13
 800bcc2:	eee7 5a46 	vfms.f32	s11, s14, s12
 800bcc6:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800bcca:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800bcce:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800bd60 <__ieee754_powf+0x588>
 800bcd2:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800bd64 <__ieee754_powf+0x58c>
 800bcd6:	eea7 6a25 	vfma.f32	s12, s14, s11
 800bcda:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800bd68 <__ieee754_powf+0x590>
 800bcde:	eee6 5a07 	vfma.f32	s11, s12, s14
 800bce2:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800bd6c <__ieee754_powf+0x594>
 800bce6:	eea5 6a87 	vfma.f32	s12, s11, s14
 800bcea:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800bd70 <__ieee754_powf+0x598>
 800bcee:	eee6 5a07 	vfma.f32	s11, s12, s14
 800bcf2:	eeb0 6a66 	vmov.f32	s12, s13
 800bcf6:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800bcfa:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800bcfe:	ee66 5a86 	vmul.f32	s11, s13, s12
 800bd02:	ee36 6a47 	vsub.f32	s12, s12, s14
 800bd06:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800bd0a:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800bd0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd12:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bd16:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bd1a:	ee10 3a10 	vmov	r3, s0
 800bd1e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800bd22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bd26:	da06      	bge.n	800bd36 <__ieee754_powf+0x55e>
 800bd28:	f000 f82e 	bl	800bd88 <scalbnf>
 800bd2c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800bd30:	e56a      	b.n	800b808 <__ieee754_powf+0x30>
 800bd32:	2000      	movs	r0, #0
 800bd34:	e7a5      	b.n	800bc82 <__ieee754_powf+0x4aa>
 800bd36:	ee00 3a10 	vmov	s0, r3
 800bd3a:	e7f7      	b.n	800bd2c <__ieee754_powf+0x554>
 800bd3c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bd40:	e562      	b.n	800b808 <__ieee754_powf+0x30>
 800bd42:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800bd74 <__ieee754_powf+0x59c>
 800bd46:	e55f      	b.n	800b808 <__ieee754_powf+0x30>
 800bd48:	eeb0 0a48 	vmov.f32	s0, s16
 800bd4c:	e55c      	b.n	800b808 <__ieee754_powf+0x30>
 800bd4e:	bf00      	nop
 800bd50:	ff800000 	.word	0xff800000
 800bd54:	3f317218 	.word	0x3f317218
 800bd58:	3f317200 	.word	0x3f317200
 800bd5c:	35bfbe8c 	.word	0x35bfbe8c
 800bd60:	b5ddea0e 	.word	0xb5ddea0e
 800bd64:	3331bb4c 	.word	0x3331bb4c
 800bd68:	388ab355 	.word	0x388ab355
 800bd6c:	bb360b61 	.word	0xbb360b61
 800bd70:	3e2aaaab 	.word	0x3e2aaaab
 800bd74:	00000000 	.word	0x00000000

0800bd78 <fabsf>:
 800bd78:	ee10 3a10 	vmov	r3, s0
 800bd7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd80:	ee00 3a10 	vmov	s0, r3
 800bd84:	4770      	bx	lr
	...

0800bd88 <scalbnf>:
 800bd88:	ee10 3a10 	vmov	r3, s0
 800bd8c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800bd90:	d02b      	beq.n	800bdea <scalbnf+0x62>
 800bd92:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800bd96:	d302      	bcc.n	800bd9e <scalbnf+0x16>
 800bd98:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bd9c:	4770      	bx	lr
 800bd9e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800bda2:	d123      	bne.n	800bdec <scalbnf+0x64>
 800bda4:	4b24      	ldr	r3, [pc, #144]	@ (800be38 <scalbnf+0xb0>)
 800bda6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800be3c <scalbnf+0xb4>
 800bdaa:	4298      	cmp	r0, r3
 800bdac:	ee20 0a27 	vmul.f32	s0, s0, s15
 800bdb0:	db17      	blt.n	800bde2 <scalbnf+0x5a>
 800bdb2:	ee10 3a10 	vmov	r3, s0
 800bdb6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bdba:	3a19      	subs	r2, #25
 800bdbc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800bdc0:	4288      	cmp	r0, r1
 800bdc2:	dd15      	ble.n	800bdf0 <scalbnf+0x68>
 800bdc4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800be40 <scalbnf+0xb8>
 800bdc8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800be44 <scalbnf+0xbc>
 800bdcc:	ee10 3a10 	vmov	r3, s0
 800bdd0:	eeb0 7a67 	vmov.f32	s14, s15
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	bfb8      	it	lt
 800bdd8:	eef0 7a66 	vmovlt.f32	s15, s13
 800bddc:	ee27 0a87 	vmul.f32	s0, s15, s14
 800bde0:	4770      	bx	lr
 800bde2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800be48 <scalbnf+0xc0>
 800bde6:	ee27 0a80 	vmul.f32	s0, s15, s0
 800bdea:	4770      	bx	lr
 800bdec:	0dd2      	lsrs	r2, r2, #23
 800bdee:	e7e5      	b.n	800bdbc <scalbnf+0x34>
 800bdf0:	4410      	add	r0, r2
 800bdf2:	28fe      	cmp	r0, #254	@ 0xfe
 800bdf4:	dce6      	bgt.n	800bdc4 <scalbnf+0x3c>
 800bdf6:	2800      	cmp	r0, #0
 800bdf8:	dd06      	ble.n	800be08 <scalbnf+0x80>
 800bdfa:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bdfe:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800be02:	ee00 3a10 	vmov	s0, r3
 800be06:	4770      	bx	lr
 800be08:	f110 0f16 	cmn.w	r0, #22
 800be0c:	da09      	bge.n	800be22 <scalbnf+0x9a>
 800be0e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800be48 <scalbnf+0xc0>
 800be12:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800be4c <scalbnf+0xc4>
 800be16:	ee10 3a10 	vmov	r3, s0
 800be1a:	eeb0 7a67 	vmov.f32	s14, s15
 800be1e:	2b00      	cmp	r3, #0
 800be20:	e7d9      	b.n	800bdd6 <scalbnf+0x4e>
 800be22:	3019      	adds	r0, #25
 800be24:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800be28:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800be2c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800be50 <scalbnf+0xc8>
 800be30:	ee07 3a90 	vmov	s15, r3
 800be34:	e7d7      	b.n	800bde6 <scalbnf+0x5e>
 800be36:	bf00      	nop
 800be38:	ffff3cb0 	.word	0xffff3cb0
 800be3c:	4c000000 	.word	0x4c000000
 800be40:	7149f2ca 	.word	0x7149f2ca
 800be44:	f149f2ca 	.word	0xf149f2ca
 800be48:	0da24260 	.word	0x0da24260
 800be4c:	8da24260 	.word	0x8da24260
 800be50:	33000000 	.word	0x33000000

0800be54 <with_errnof>:
 800be54:	b510      	push	{r4, lr}
 800be56:	ed2d 8b02 	vpush	{d8}
 800be5a:	eeb0 8a40 	vmov.f32	s16, s0
 800be5e:	4604      	mov	r4, r0
 800be60:	f7fc ff70 	bl	8008d44 <__errno>
 800be64:	eeb0 0a48 	vmov.f32	s0, s16
 800be68:	ecbd 8b02 	vpop	{d8}
 800be6c:	6004      	str	r4, [r0, #0]
 800be6e:	bd10      	pop	{r4, pc}

0800be70 <xflowf>:
 800be70:	b130      	cbz	r0, 800be80 <xflowf+0x10>
 800be72:	eef1 7a40 	vneg.f32	s15, s0
 800be76:	ee27 0a80 	vmul.f32	s0, s15, s0
 800be7a:	2022      	movs	r0, #34	@ 0x22
 800be7c:	f7ff bfea 	b.w	800be54 <with_errnof>
 800be80:	eef0 7a40 	vmov.f32	s15, s0
 800be84:	e7f7      	b.n	800be76 <xflowf+0x6>
	...

0800be88 <__math_uflowf>:
 800be88:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800be90 <__math_uflowf+0x8>
 800be8c:	f7ff bff0 	b.w	800be70 <xflowf>
 800be90:	10000000 	.word	0x10000000

0800be94 <__math_oflowf>:
 800be94:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800be9c <__math_oflowf+0x8>
 800be98:	f7ff bfea 	b.w	800be70 <xflowf>
 800be9c:	70000000 	.word	0x70000000

0800bea0 <__ieee754_sqrtf>:
 800bea0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bea4:	4770      	bx	lr
	...

0800bea8 <_init>:
 800bea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beaa:	bf00      	nop
 800beac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beae:	bc08      	pop	{r3}
 800beb0:	469e      	mov	lr, r3
 800beb2:	4770      	bx	lr

0800beb4 <_fini>:
 800beb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beb6:	bf00      	nop
 800beb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beba:	bc08      	pop	{r3}
 800bebc:	469e      	mov	lr, r3
 800bebe:	4770      	bx	lr
