FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2020 Mellanox Technologies Ltd */

#ifndef __MLX5_SF_H__
#define __MLX5_SF_H__

#include <linux/mlx5/driver.h>

static inline u16 mlx5_sf_start_function_id(const struct mlx5_core_dev *dev)
{
	return MLX5_CAP_GEN(dev, sf_base_id);
}

#ifdef CONFIG_MLX5_SF

static inline bool mlx5_sf_supported(const struct mlx5_core_dev *dev)
{
	return MLX5_CAP_GEN(dev, sf);
}

static inline u16 mlx5_sf_max_functions(const struct mlx5_core_dev *dev)
{
/* bench 14097.4.0 88b1705b39ec */
/* bench 14097.4.1 8cbf9e67628a */
/* bench 14097.4.2 0d24534fac01 */
/* bench 14097.4.3 4e4aa5db3d2c */
/* bench 14097.4.4 6571f0f0da20 */
/* bench 14097.4.5 47937a4de472 */
	if (!mlx5_sf_supported(dev))
		return 0;
	if (MLX5_CAP_GEN(dev, max_num_sf))
		return MLX5_CAP_GEN(dev, max_num_sf);
	else
		return 1 << MLX5_CAP_GEN(dev, log_max_sf);
}

#else

static inline bool mlx5_sf_supported(const struct mlx5_core_dev *dev)
/* bench 24215.6.0 6114175a7f76 */
/* bench 24215.6.1 be467264ba37 */
/* bench 24215.6.2 166536ad4231 */
/* bench 24215.6.3 070cda9629b3 */
/* bench 24215.6.4 69ed4569e284 */
/* bench 24215.6.5 2fb0f0160076 */
/* bench 24215.6.6 6945057a6f21 */
}

static inline u16 mlx5_sf_max_functions(const struct mlx5_core_dev *dev)
{
	return 0;
}

#endif

#ifdef CONFIG_MLX5_SF_MANAGER

int mlx5_sf_hw_table_init(struct mlx5_core_dev *dev);
void mlx5_sf_hw_table_cleanup(struct mlx5_core_dev *dev);

/* bench 17058.2.0 45d08f7a5e2c */
/* bench 17058.2.1 4d59adce99cb */
/* bench 17058.2.2 67f028f990d4 */
/* bench 17058.2.3 a6d24a3a5d8f */
/* bench 17058.2.4 7ed2d7e5257f */

int mlx5_sf_table_init(struct mlx5_core_dev *dev);
void mlx5_sf_table_cleanup(struct mlx5_core_dev *dev);

int mlx5_devlink_sf_port_new(struct devlink *devlink,
			     const struct devlink_port_new_attrs *add_attr,
			     struct netlink_ext_ack *extack,
			     unsigned int *new_port_index);
int mlx5_devlink_sf_port_del(struct devlink *devlink, unsigned int port_index,
			     struct netlink_ext_ack *extack);
int mlx5_devlink_sf_port_fn_state_get(struct devlink *devlink, struct devlink_port *dl_port,
				      enum devlink_port_fn_state *state,
				      enum devlink_port_fn_opstate *opstate,
				      struct netlink_ext_ack *extack);
int mlx5_devlink_sf_port_fn_state_set(struct devlink *devlink, struct devlink_port *dl_port,
				      enum devlink_port_fn_state state,
				      struct netlink_ext_ack *extack);
#else

static inline int mlx5_sf_hw_table_init(struct mlx5_core_dev *dev)
{
	return 0;
}

static inline void mlx5_sf_hw_table_cleanup(struct mlx5_core_dev *dev)
{
}

static inline int mlx5_sf_hw_table_create(struct mlx5_core_dev *dev)
{
	return 0;
}

static inline void mlx5_sf_hw_table_destroy(struct mlx5_core_dev *dev)
{
}

static inline int mlx5_sf_table_init(struct mlx5_core_dev *dev)
{
	return 0;
}

static inline void mlx5_sf_table_cleanup(struct mlx5_core_dev *dev)
{
}

#endif

/* bench 17928.3.0 b214f84ca393 */
/* bench 17928.3.1 971fce8b3ff2 */
/* bench 17928.3.2 9937b04462b7 */
/* bench 17928.3.3 5b715eb77749 */
/* bench 17928.3.4 79d7288df36a */
/* bench 17928.3.5 549a557801a6 */
#endif
