

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 88881, -- Miss = 80834, rate = 0.9095, -- PendHits = 741, rate = 0.0083-- ResFail = 1006276, rate = 11.3216
Error Per = 50 || Flushes = 1616 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 98946, -- Miss = 92795, rate = 0.9378, -- PendHits = 943, rate = 0.0095-- ResFail = 1241499, rate = 12.5472
Error Per = 50 || Flushes = 1855 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 85258, -- Miss = 73086, rate = 0.8572, -- PendHits = 849, rate = 0.0100-- ResFail = 998426, rate = 11.7106
Error Per = 50 || Flushes = 1461 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 99728, -- Miss = 93879, rate = 0.9414, -- PendHits = 1032, rate = 0.0103-- ResFail = 1232935, rate = 12.3630
Error Per = 50 || Flushes = 1877 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 71171, -- Miss = 55981, rate = 0.7866, -- PendHits = 675, rate = 0.0095-- ResFail = 971984, rate = 13.6570
Error Per = 50 || Flushes = 1119 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 84598, -- Miss = 77432, rate = 0.9153, -- PendHits = 962, rate = 0.0114-- ResFail = 1009486, rate = 11.9327
Error Per = 50 || Flushes = 1548 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 75385, -- Miss = 56158, rate = 0.7449, -- PendHits = 671, rate = 0.0089-- ResFail = 979553, rate = 12.9940
Error Per = 50 || Flushes = 1123 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 85056, -- Miss = 78096, rate = 0.9182, -- PendHits = 827, rate = 0.0097-- ResFail = 1004562, rate = 11.8106
Error Per = 50 || Flushes = 1561 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 110831, -- Miss = 105450, rate = 0.9514, -- PendHits = 1184, rate = 0.0107-- ResFail = 1401451, rate = 12.6449
Error Per = 50 || Flushes = 2109 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 84478, -- Miss = 77662, rate = 0.9193, -- PendHits = 932, rate = 0.0110-- ResFail = 1006091, rate = 11.9095
Error Per = 50 || Flushes = 1553 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 112503, -- Miss = 107369, rate = 0.9544, -- PendHits = 1030, rate = 0.0092-- ResFail = 1399279, rate = 12.4377
Error Per = 50 || Flushes = 2147 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 97040, -- Miss = 90705, rate = 0.9347, -- PendHits = 1006, rate = 0.0104-- ResFail = 1211735, rate = 12.4870
Error Per = 50 || Flushes = 1814 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 99432, -- Miss = 93734, rate = 0.9427, -- PendHits = 957, rate = 0.0096-- ResFail = 1249972, rate = 12.5711
Error Per = 50 || Flushes = 1874 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 97817, -- Miss = 91520, rate = 0.9356, -- PendHits = 859, rate = 0.0088-- ResFail = 1213510, rate = 12.4059
Error Per = 50 || Flushes = 1830 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 111729, -- Miss = 106458, rate = 0.9528, -- PendHits = 1192, rate = 0.0107-- ResFail = 1386945, rate = 12.4135
Error Per = 50 || Flushes = 2129 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 98024, -- Miss = 91447, rate = 0.9329, -- PendHits = 971, rate = 0.0099-- ResFail = 1244523, rate = 12.6961
Error Per = 50 || Flushes = 1828 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 110828, -- Miss = 105010, rate = 0.9475, -- PendHits = 1129, rate = 0.0102-- ResFail = 1382949, rate = 12.4783
Error Per = 50 || Flushes = 2100 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 108324, -- Miss = 102693, rate = 0.9480, -- PendHits = 1247, rate = 0.0115-- ResFail = 1361146, rate = 12.5655
Error Per = 50 || Flushes = 2053 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 106777, -- Miss = 99286, rate = 0.9298, -- PendHits = 1317, rate = 0.0123-- ResFail = 1348021, rate = 12.6246
Error Per = 50 || Flushes = 1985 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 99447, -- Miss = 92082, rate = 0.9259, -- PendHits = 967, rate = 0.0097-- ResFail = 1235847, rate = 12.4272
Error Per = 50 || Flushes = 1841 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 85841, -- Miss = 78982, rate = 0.9201, -- PendHits = 988, rate = 0.0115-- ResFail = 1004331, rate = 11.6999
Error Per = 50 || Flushes = 1579 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 111584, -- Miss = 106176, rate = 0.9515, -- PendHits = 1131, rate = 0.0101-- ResFail = 1400973, rate = 12.5553
Error Per = 50 || Flushes = 2123 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 111366, -- Miss = 105823, rate = 0.9502, -- PendHits = 1224, rate = 0.0110-- ResFail = 1398429, rate = 12.5571
Error Per = 50 || Flushes = 2116 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 108445, -- Miss = 102401, rate = 0.9443, -- PendHits = 1239, rate = 0.0114-- ResFail = 1353219, rate = 12.4784
Error Per = 50 || Flushes = 2048 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 97802, -- Miss = 91549, rate = 0.9361, -- PendHits = 996, rate = 0.0102-- ResFail = 1245751, rate = 12.7375
Error Per = 50 || Flushes = 1830 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 111053, -- Miss = 105541, rate = 0.9504, -- PendHits = 1141, rate = 0.0103-- ResFail = 1381941, rate = 12.4440
Error Per = 50 || Flushes = 2110 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 110476, -- Miss = 105274, rate = 0.9529, -- PendHits = 1169, rate = 0.0106-- ResFail = 1365847, rate = 12.3633
Error Per = 50 || Flushes = 2105 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 105326, -- Miss = 97086, rate = 0.9218, -- PendHits = 1227, rate = 0.0116-- ResFail = 1343238, rate = 12.7531
Error Per = 50 || Flushes = 1941 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 111943, -- Miss = 106681, rate = 0.9530, -- PendHits = 1074, rate = 0.0096-- ResFail = 1388849, rate = 12.4068
Error Per = 50 || Flushes = 2133 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 109992, -- Miss = 104667, rate = 0.9516, -- PendHits = 1201, rate = 0.0109-- ResFail = 1375302, rate = 12.5037
Error Per = 50 || Flushes = 2093 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a6/spmv_base_L1D_50__scNasasrb
Extracting PTX file and ptxas options    1: spmv_base_L1D_50__scNasasrb.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a6/spmv_base_L1D_50__scNasasrb
self exe links to: /home/pars/Documents/expSetups/a6/spmv_base_L1D_50__scNasasrb
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a6/spmv_base_L1D_50__scNasasrb
Running md5sum using "md5sum /home/pars/Documents/expSetups/a6/spmv_base_L1D_50__scNasasrb "
self exe links to: /home/pars/Documents/expSetups/a6/spmv_base_L1D_50__scNasasrb
Extracting specific PTX file named spmv_base_L1D_50__scNasasrb.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x563b476d737b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_50__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_50__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_50__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/sc-nasasrb.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 54870 |E| 1311227
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (215 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffbbb101bc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbbb101b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbbb101a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbbb101a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbbb10198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffbbb10190..

GPGPU-Sim PTX: cudaLaunch for 0x0x563b476d737b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 696464
gpu_sim_insn = 11990230
gpu_ipc =      17.2159
gpu_tot_sim_cycle = 696464
gpu_tot_sim_insn = 11990230
gpu_tot_ipc =      17.2159
gpu_tot_issued_cta = 215
gpu_occupancy = 92.6951% 
gpu_tot_occupancy = 92.6951% 
max_total_param_size = 0
gpu_stall_dramfull = 5775637
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9071
partiton_level_parallism_total  =       3.9071
partiton_level_parallism_util =       4.6637
partiton_level_parallism_util_total  =       4.6637
L2_BW  =     170.6619 GB/Sec
L2_BW_total  =     170.6619 GB/Sec
gpu_total_sim_rate=2235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 87279, Miss = 78153, Miss_rate = 0.895, Pending_hits = 708, Reservation_fails = 966387
	L1D_cache_core[1]: Access = 96787, Miss = 90089, Miss_rate = 0.931, Pending_hits = 869, Reservation_fails = 1235614
	L1D_cache_core[2]: Access = 87432, Miss = 77799, Miss_rate = 0.890, Pending_hits = 660, Reservation_fails = 971601
	L1D_cache_core[3]: Access = 97484, Miss = 90770, Miss_rate = 0.931, Pending_hits = 843, Reservation_fails = 1232762
	L1D_cache_core[4]: Access = 99107, Miss = 92913, Miss_rate = 0.938, Pending_hits = 829, Reservation_fails = 1242298
	L1D_cache_core[5]: Access = 83230, Miss = 76268, Miss_rate = 0.916, Pending_hits = 797, Reservation_fails = 973750
	L1D_cache_core[6]: Access = 55831, Miss = 52413, Miss_rate = 0.939, Pending_hits = 470, Reservation_fails = 943313
	L1D_cache_core[7]: Access = 83067, Miss = 76046, Miss_rate = 0.915, Pending_hits = 702, Reservation_fails = 971686
	L1D_cache_core[8]: Access = 92831, Miss = 85574, Miss_rate = 0.922, Pending_hits = 829, Reservation_fails = 1197416
	L1D_cache_core[9]: Access = 68863, Miss = 53583, Miss_rate = 0.778, Pending_hits = 535, Reservation_fails = 935178
	L1D_cache_core[10]: Access = 95366, Miss = 88320, Miss_rate = 0.926, Pending_hits = 841, Reservation_fails = 1211928
	L1D_cache_core[11]: Access = 98071, Miss = 89495, Miss_rate = 0.913, Pending_hits = 910, Reservation_fails = 1248374
	L1D_cache_core[12]: Access = 96230, Miss = 89083, Miss_rate = 0.926, Pending_hits = 860, Reservation_fails = 1245694
	L1D_cache_core[13]: Access = 109284, Miss = 103574, Miss_rate = 0.948, Pending_hits = 937, Reservation_fails = 1375553
	L1D_cache_core[14]: Access = 111742, Miss = 102337, Miss_rate = 0.916, Pending_hits = 1069, Reservation_fails = 1350602
	L1D_cache_core[15]: Access = 108965, Miss = 103133, Miss_rate = 0.946, Pending_hits = 977, Reservation_fails = 1364368
	L1D_cache_core[16]: Access = 108363, Miss = 102554, Miss_rate = 0.946, Pending_hits = 1081, Reservation_fails = 1357339
	L1D_cache_core[17]: Access = 108079, Miss = 102694, Miss_rate = 0.950, Pending_hits = 1036, Reservation_fails = 1359670
	L1D_cache_core[18]: Access = 106162, Miss = 99844, Miss_rate = 0.940, Pending_hits = 982, Reservation_fails = 1331825
	L1D_cache_core[19]: Access = 108604, Miss = 103055, Miss_rate = 0.949, Pending_hits = 1016, Reservation_fails = 1356848
	L1D_cache_core[20]: Access = 95019, Miss = 87703, Miss_rate = 0.923, Pending_hits = 1061, Reservation_fails = 1230600
	L1D_cache_core[21]: Access = 110195, Miss = 104936, Miss_rate = 0.952, Pending_hits = 969, Reservation_fails = 1374447
	L1D_cache_core[22]: Access = 109585, Miss = 103904, Miss_rate = 0.948, Pending_hits = 1003, Reservation_fails = 1369720
	L1D_cache_core[23]: Access = 94811, Miss = 87974, Miss_rate = 0.928, Pending_hits = 923, Reservation_fails = 1213311
	L1D_cache_core[24]: Access = 92537, Miss = 85398, Miss_rate = 0.923, Pending_hits = 879, Reservation_fails = 1165831
	L1D_cache_core[25]: Access = 97657, Miss = 90334, Miss_rate = 0.925, Pending_hits = 899, Reservation_fails = 1278916
	L1D_cache_core[26]: Access = 104004, Miss = 96215, Miss_rate = 0.925, Pending_hits = 1035, Reservation_fails = 1316266
	L1D_cache_core[27]: Access = 109047, Miss = 103204, Miss_rate = 0.946, Pending_hits = 1045, Reservation_fails = 1363309
	L1D_cache_core[28]: Access = 106797, Miss = 101135, Miss_rate = 0.947, Pending_hits = 1018, Reservation_fails = 1338105
	L1D_cache_core[29]: Access = 108258, Miss = 102651, Miss_rate = 0.948, Pending_hits = 1039, Reservation_fails = 1352559
	L1D_total_cache_accesses = 2930687
	L1D_total_cache_misses = 2721151
	L1D_total_cache_miss_rate = 0.9285
	L1D_total_cache_pending_hits = 26822
	L1D_total_cache_reservation_fails = 36875270
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.149
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 182714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2020287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36875257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 694005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2923828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 238840
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 36636417
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13
ctas_completed 215, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2053, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 313, 284, 284, 568, 568, 597, 568, 568, 597, 568, 568, 597, 568, 568, 568, 568, 568, 568, 568, 
gpgpu_n_tot_thrd_icount = 15829760
gpgpu_n_tot_w_icount = 494680
gpgpu_n_stall_shd_mem = 15181192
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2714292
gpgpu_n_mem_write_global = 6859
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4098291
gpgpu_n_store_insn = 54870
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15013483
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 167709
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24918077	W0_Idle:776718	W0_Scoreboard:46627241	W1:406	W2:4321	W3:3134	W4:5993	W5:14662	W6:14933	W7:8055	W8:7806	W9:5990	W10:10084	W11:5364	W12:9447	W13:6087	W14:5518	W15:6077	W16:7215	W17:7193	W18:7716	W19:3441	W20:3719	W21:8583	W22:14563	W23:8273	W24:4974	W25:3826	W26:4961	W27:6921	W28:11993	W29:12283	W30:13282	W31:13588	W32:254272
single_issue_nums: WS0:124085	WS1:122432	WS2:124201	WS3:123962	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21714336 {8:2714292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 274360 {40:6859,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108571680 {40:2714292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 54872 {8:6859,}
maxmflatency = 8583 
max_icnt2mem_latency = 5783 
maxmrqlatency = 4486 
max_icnt2sh_latency = 769 
averagemflatency = 1837 
avg_icnt2mem_latency = 629 
avg_mrq_latency = 200 
avg_icnt2sh_latency = 5 
mrq_lat_table:164655 	9366 	21927 	42534 	86921 	174529 	348415 	658142 	666704 	68510 	1617 	1045 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	111060 	283168 	385260 	926919 	869332 	145410 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	554492 	359625 	354239 	352662 	480751 	458601 	152681 	8100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2489022 	71086 	33192 	36017 	42071 	34739 	8398 	4314 	2312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	100 	26 	194 	371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        62        62        64        64        61        64        64        64        13        13        25        28        21        42 
dram[1]:        64        64        64        64        49        48        46        40        64        64        10        22        32        28        42        59 
dram[2]:        64        64        54        54        36        32        40        40        64        64        15        13        31        42        53        64 
dram[3]:        64        64        64        59        34        32        40        40        64        64        11        13        32        29        42        46 
dram[4]:        64        64        64        64        48        48        35        58        64        64        13        16        33        48        38        43 
dram[5]:        64        64        58        60        43        54        59        61        64        64        16        16        31        44        50        60 
dram[6]:        64        64        42        40        36        40        62        64        61        64        14        15        32        39        41        49 
dram[7]:        64        64        40        40        34        34        59        63        64        64        16        16        24        24        28        25 
dram[8]:        64        64        64        64        64        62        64        64        64        64        13        17        44        48        41        47 
dram[9]:        64        64        64        64        53        45        57        64        64        64        13        12        25        28        26        33 
dram[10]:        64        64        61        64        36        37        63        64        64        64        18        13        22        24        33        50 
dram[11]:        64        64        62        64        49        37        64        64        64        64        14        12        23        26        48        27 
maximum service time to same row:
dram[0]:      7090      7007     51167     68533      6665      6676     56876      6962      7096      7310      6812      7901      7000     13221      6816      6815 
dram[1]:      6888     10463      6765      6771     13475     24364      6800      6799      6931      7130      6827     12982     25686      6823      6807      7480 
dram[2]:     28983     44140      6780     16355      6674      6658      8514      6846      7066      7225     23669      6803      6920      6957      6817      6807 
dram[3]:     63653      6884     34237     49215      6686      6581     15515     34755      6933      7229      6729      6812      6923      6823      6734      6787 
dram[4]:      6846      6773     66629      6661      6638      6627     47121     68227      7203      7335      6662      6658      6787      6787      6705      6699 
dram[5]:      6958      6995      6772      6909      6640     14920      6851      8524      7129      7149     13383     24364      6919      7033      6877      6925 
dram[6]:     18647     34573      6662      6662     26473      6596      6840     15982      7065      7310      6836      6681      6853      6837      6795      6786 
dram[7]:     52739     72466     25233     42714      6638      6637     31503     53858      7079      7294      6768      6757      6889      6884      6839      6825 
dram[8]:      6894      6894     58844      6807      6775      6666     68094      6866      6992      7223      6830      6871      6939      6877      6895      6855 
dram[9]:      6872      6890      6765      6768      6753     12932      6863      7010      7089      7214      6766     16890      6851      6887      6823      6854 
dram[10]:     10464     25644      6781      6841     23013      6757      7018      7069      7078      7188     26470      6922     24019     40732      6872      7266 
dram[11]:     43938     59896     16597     33272      6768      6710     21417     41558      7193      7281      6857      6835     59060      6896      6821      6841 
average row accesses per activate:
dram[0]:  1.480628  1.489585  1.472276  1.470172  1.481959  1.474438  1.445124  1.423082  1.404533  1.406048  1.389205  1.402151  1.471684  1.474803  1.523881  1.513003 
dram[1]:  1.484424  1.476000  1.466282  1.460972  1.482216  1.485893  1.454268  1.429790  1.420812  1.410933  1.405537  1.421418  1.473889  1.473434  1.507424  1.523253 
dram[2]:  1.493985  1.503047  1.497790  1.485640  1.491261  1.476690  1.435218  1.441781  1.413906  1.411750  1.412785  1.396969  1.467874  1.479554  1.514640  1.511952 
dram[3]:  1.494629  1.495415  1.460731  1.473006  1.471549  1.479406  1.427085  1.417899  1.406859  1.416962  1.415679  1.428247  1.466775  1.475266  1.524644  1.513218 
dram[4]:  1.489261  1.503371  1.471492  1.481748  1.472178  1.473845  1.438419  1.420667  1.405651  1.417547  1.420762  1.423019  1.492612  1.461558  1.523259  1.500937 
dram[5]:  1.490514  1.480205  1.454947  1.476537  1.482703  1.471658  1.430027  1.431157  1.394890  1.416358  1.431048  1.420086  1.481486  1.485804  1.514146  1.515076 
dram[6]:  1.486480  1.495232  1.467081  1.494236  1.502719  1.489748  1.454442  1.426591  1.402159  1.405074  1.421131  1.419585  1.501634  1.475473  1.510798  1.492808 
dram[7]:  1.503083  1.499875  1.470436  1.461860  1.477781  1.458636  1.424174  1.421292  1.417367  1.412285  1.419460  1.426752  1.460070  1.482186  1.495115  1.513581 
dram[8]:  1.491879  1.478179  1.480335  1.467603  1.470750  1.481481  1.441191  1.443091  1.408150  1.417016  1.420623  1.423599  1.483045  1.477224  1.509605  1.502863 
dram[9]:  1.493744  1.498571  1.462254  1.459479  1.477216  1.485376  1.430497  1.423271  1.412826  1.418777  1.425098  1.425028  1.466758  1.460690  1.501801  1.526251 
dram[10]:  1.484076  1.502490  1.477172  1.482789  1.474443  1.484591  1.440745  1.447238  1.406456  1.417882  1.425495  1.430655  1.496829  1.467058  1.514532  1.515133 
dram[11]:  1.475966  1.472530  1.461519  1.465760  1.464665  1.461254  1.439269  1.462393  1.429397  1.415753  1.424071  1.425110  1.488807  1.478272  1.508564  1.510934 
average row locality = 2244403/1535097 = 1.462059
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11885     11942     12055     12051     11950     11938     11321     11279     11077     11096     11239     11205     11769     11791     12186     12099 
dram[1]:     11865     11808     11959     11904     11958     11847     11416     11215     11180     11057     11211     11262     11710     11785     12181     12117 
dram[2]:     12046     12086     12198     12053     12027     11970     11305     11351     11209     11182     11397     11144     11832     11937     12103     12142 
dram[3]:     11966     11905     11829     11896     11893     11958     11228     11201     11101     11178     11224     11309     11719     11778     12186     12019 
dram[4]:     11926     12042     11975     11934     11929     12028     11336     11230     11128     11116     11325     11305     11917     11726     12114     12010 
dram[5]:     11942     11852     11868     11988     11955     11888     11214     11293     11012     11067     11301     11277     11881     11772     12094     12110 
dram[6]:     12039     11917     12033     12054     12154     11985     11493     11304     11155     11115     11451     11342     11947     11849     12102     12038 
dram[7]:     11945     11963     11912     11901     11902     11863     11272     11252     11116     10997     11340     11310     11625     11771     11937     12148 
dram[8]:     11941     11821     12007     11914     11788     11957     11355     11357     11145     11143     11300     11318     11806     11835     12181     12074 
dram[9]:     11938     12062     11951     11886     11862     11932     11232     11262     11021     11076     11303     11425     11733     11646     12093     12325 
dram[10]:     11883     12068     12036     11932     11854     11897     11363     11381     11095     11164     11444     11369     12031     11731     12141     12164 
dram[11]:     11883     11820     11831     11965     11707     11839     11324     11436     11109     11092     11338     11343     11768     11835     12066     12159 
total dram reads = 2243274
bank skew: 12325/10997 = 1.12
chip skew: 187982/186254 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         8         8        64        64        64        64        32        32        12        12         8         8 
dram[1]:         0         0         0         0         8        12        64        64        64        64        32        28        12         4         8         8 
dram[2]:         0         0         0         0        12        12        64        64        64        64        28        32         8        12         8         8 
dram[3]:         0         0         0         0        12        12        64        64        64        64        32        28         8         8         8         8 
dram[4]:         0         0         0         0        12        12        64        64        64        64        28        32        12        12         8         8 
dram[5]:         0         0         0         0        12        12        64        64        64        64        40        28         8        12         4         0 
dram[6]:         0         0         0         0        12        12        64        64        64        64        36        36        12         8         3         0 
dram[7]:         0         0         0         0        12        12        64        64        64        64        40        28        12         8         0         0 
dram[8]:         0         0         0         0        12        12        64        64        64        64        44        44         8         8         0         0 
dram[9]:         0         0         0         0        12        12        64        64        64        64        32        32        16        12         4         4 
dram[10]:         0         0         0         0         8         8        64        64        64        64        28        36        20        16         4         4 
dram[11]:         0         0         0         0        12        12        64        64        64        64        36        32        16        12         4         4 
total dram writes = 4515
min_bank_accesses = 0!
chip skew: 384/368 = 1.04
average mf latency per bank:
dram[0]:       2264      2299      2171      2164      2164      2159      2168      2174      2240      2250      2172      2191      2248      2248      2317      2390
dram[1]:       1986      1455      2012      1432      2018      1441      1888      1393      1914      1438      1898      1398      1896      1436      1946      1478
dram[2]:       4299      2401      4032      2327      4024      2328      3997      2312      4193      2395      4045      2340      4164      2384      4424      2472
dram[3]:       2036      1837      1922      1743      1928      1716      1923      1742      1999      1795      1900      1752      2018      1817      2135      1882
dram[4]:       2137      1968      2216      1915      2186      1902      2025      1882      2040      1933      2033      1887      2013      1921      2039      1974
dram[5]:       2427      1735      2375      1696      2353      1683      2305      1663      2383      1702      2327      1657      2345      1749      2416      1767
dram[6]:       2560      2317      2761      2381      2711      2351      2459      2196      2443      2202      2475      2240      2449      2207      2450      2238
dram[7]:       2620      3047      2442      2796      2392      2795      2445      2882      2562      3043      2465      2863      2606      3066      2711      3201
dram[8]:       2122      1847      2210      1781      2171      1765      2039      1752      2046      1792      2060      1773      2041      1808      2076      1875
dram[9]:       2077      2653      1982      2522      1980      2486      1985      2534      2059      2654      2005      2560      2070      2656      2131      2766
dram[10]:       2110      2411      2138      2358      2120      2353      2006      2301      2050      2377      2014      2290      2042      2371      2103      2462
dram[11]:       1618      2312      1578      2199      1567      2219      1551      2217      1612      2311      1553      2215      1617      2273      1680      2399
maximum mf latency per bank:
dram[0]:       4824      5734      4734      5583      4782      5840      4819      5571      4853      5687      4854      5617      4944      5746      5521      5951
dram[1]:       4365      3331      4105      3486      4254      4409      4313      3409      4134      3465      4124      3290      4233      3415      4104      4231
dram[2]:       7312      5310      7642      5366      7205      5342      7438      5384      7180      5337      7429      5540      7407      5512      7367      5475
dram[3]:       4610      4219      4632      4284      4719      4346      4600      4437      4887      4312      4814      4425      4616      4434      5119      4299
dram[4]:       4955      4425      4795      4359      4832      4370      6265      4442      4566      4534      4799      4419      4607      4358      4744      4434
dram[5]:       5503      4039      5415      3895      5617      4092      5675      4319      5465      3993      5589      3998      6874      5246      5645      3981
dram[6]:       5651      4624      5789      4545      5690      4605      5709      4718      5474      4222      5593      5509      7905      4458      8583      4442
dram[7]:       4885      6611      4929      6244      5090      6293      5175      6431      5132      6530      5093      6340      4898      6397      5160      6727
dram[8]:       4236      4135      4362      3866      4223      3903      4287      4197      3857      4041      4106      3959      5374      5513      4216      4214
dram[9]:       4577      5145      4324      5172      4200      5117      4327      5266      4256      5509      5010      5156      4574      5334      4349      5222
dram[10]:       4034      5768      3924      5544      3898      5588      3895      5545      3804      5670      3740      5655      3903      5646      4200      5558
dram[11]:       4031      6139      4244      6223      4260      6048      4311      6178      4242      6250      4150      6580      4944      6178      4134      6323

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1419834 n_act=128271 n_pre=128255 n_ref_event=4572360550251980812 n_req=186977 n_rd=186883 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4194
n_activity=1589896 dram_eff=0.4711
bk0: 11885a 357160i bk1: 11942a 352742i bk2: 12055a 339356i bk3: 12051a 341345i bk4: 11950a 355113i bk5: 11938a 342062i bk6: 11321a 376707i bk7: 11279a 372805i bk8: 11077a 371046i bk9: 11096a 376683i bk10: 11239a 362297i bk11: 11205a 360199i bk12: 11769a 359126i bk13: 11791a 349793i bk14: 12186a 352663i bk15: 12099a 340585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.314033
Row_Buffer_Locality_read = 0.313983
Row_Buffer_Locality_write = 0.414894
Bank_Level_Parallism = 14.557392
Bank_Level_Parallism_Col = 2.380221
Bank_Level_Parallism_Ready = 1.095083
write_to_read_ratio_blp_rw_average = 0.015839
GrpLevelPara = 2.056993 

BW Util details:
bwutil = 0.419379 
total_CMD = 1786058 
util_bw = 749036 
Wasted_Col = 827475 
Wasted_Row = 7714 
Idle = 201833 

BW Util Bottlenecks: 
RCDc_limit = 1638522 
RCDWRc_limit = 229 
WTRc_limit = 3682 
RTWc_limit = 41256 
CCDLc_limit = 211903 
rwq = 0 
CCDLc_limit_alone = 208382 
WTRc_limit_alone = 3427 
RTWc_limit_alone = 37990 

Commands details: 
total_CMD = 1786058 
n_nop = 1419834 
Read = 186883 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 128271 
n_pre = 128255 
n_ref = 4572360550251980812 
n_req = 186977 
total_req = 187259 

Dual Bus Interface Util: 
issued_total_row = 256526 
issued_total_col = 187259 
Row_Bus_Util =  0.143627 
CoL_Bus_Util = 0.104845 
Either_Row_CoL_Bus_Util = 0.205046 
Issued_on_Two_Bus_Simul_Util = 0.043426 
issued_two_Eff = 0.211786 
queue_avg = 54.242737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.2427
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1418112 n_act=127689 n_pre=127673 n_ref_event=0 n_req=186567 n_rd=186475 n_rd_L2_A=0 n_write=0 n_wr_bk=368 bw_util=0.4184
n_activity=1588582 dram_eff=0.4705
bk0: 11865a 370365i bk1: 11808a 366710i bk2: 11959a 358649i bk3: 11904a 347210i bk4: 11958a 364955i bk5: 11847a 363979i bk6: 11416a 383358i bk7: 11215a 383055i bk8: 11180a 385492i bk9: 11057a 387125i bk10: 11211a 380979i bk11: 11262a 372288i bk12: 11710a 370846i bk13: 11785a 364708i bk14: 12181a 350839i bk15: 12117a 355206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315640
Row_Buffer_Locality_read = 0.315597
Row_Buffer_Locality_write = 0.402174
Bank_Level_Parallism = 14.446880
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.094070
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.418448 
total_CMD = 1786058 
util_bw = 747372 
Wasted_Col = 826262 
Wasted_Row = 9193 
Idle = 203231 

BW Util Bottlenecks: 
RCDc_limit = 1632924 
RCDWRc_limit = 237 
WTRc_limit = 4802 
RTWc_limit = 31658 
CCDLc_limit = 209092 
rwq = 0 
CCDLc_limit_alone = 206038 
WTRc_limit_alone = 4359 
RTWc_limit_alone = 29047 

Commands details: 
total_CMD = 1786058 
n_nop = 1418112 
Read = 186475 
Write = 0 
L2_Alloc = 0 
L2_WB = 368 
n_act = 127689 
n_pre = 127673 
n_ref = 0 
n_req = 186567 
total_req = 186843 

Dual Bus Interface Util: 
issued_total_row = 255362 
issued_total_col = 186843 
Row_Bus_Util =  0.142975 
CoL_Bus_Util = 0.104612 
Either_Row_CoL_Bus_Util = 0.206010 
Issued_on_Two_Bus_Simul_Util = 0.041577 
issued_two_Eff = 0.201820 
queue_avg = 53.399174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.3992
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1420675 n_act=128400 n_pre=128384 n_ref_event=0 n_req=188076 n_rd=187982 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4218
n_activity=1589757 dram_eff=0.4739
bk0: 12046a 351898i bk1: 12086a 344455i bk2: 12198a 336813i bk3: 12053a 344706i bk4: 12027a 343220i bk5: 11970a 343149i bk6: 11305a 375991i bk7: 11351a 376323i bk8: 11209a 360698i bk9: 11182a 358620i bk10: 11397a 354964i bk11: 11144a 354299i bk12: 11832a 348487i bk13: 11937a 341721i bk14: 12103a 341986i bk15: 12142a 341253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317350
Row_Buffer_Locality_read = 0.317318
Row_Buffer_Locality_write = 0.382979
Bank_Level_Parallism = 14.618723
Bank_Level_Parallism_Col = 2.324787
Bank_Level_Parallism_Ready = 1.100009
write_to_read_ratio_blp_rw_average = 0.010216
GrpLevelPara = 2.053964 

BW Util details:
bwutil = 0.421841 
total_CMD = 1786058 
util_bw = 753432 
Wasted_Col = 822623 
Wasted_Row = 7854 
Idle = 202149 

BW Util Bottlenecks: 
RCDc_limit = 1629953 
RCDWRc_limit = 257 
WTRc_limit = 3927 
RTWc_limit = 30424 
CCDLc_limit = 215713 
rwq = 0 
CCDLc_limit_alone = 213090 
WTRc_limit_alone = 3735 
RTWc_limit_alone = 27993 

Commands details: 
total_CMD = 1786058 
n_nop = 1420675 
Read = 187982 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 128400 
n_pre = 128384 
n_ref = 0 
n_req = 188076 
total_req = 188358 

Dual Bus Interface Util: 
issued_total_row = 256784 
issued_total_col = 188358 
Row_Bus_Util =  0.143771 
CoL_Bus_Util = 0.105460 
Either_Row_CoL_Bus_Util = 0.204575 
Issued_on_Two_Bus_Simul_Util = 0.044656 
issued_two_Eff = 0.218289 
queue_avg = 54.310291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.3103
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1423171 n_act=127683 n_pre=127667 n_ref_event=0 n_req=186483 n_rd=186390 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.4183
n_activity=1587806 dram_eff=0.4705
bk0: 11966a 362804i bk1: 11905a 369730i bk2: 11829a 354952i bk3: 11896a 353068i bk4: 11893a 349420i bk5: 11958a 358344i bk6: 11228a 381888i bk7: 11201a 382234i bk8: 11101a 387464i bk9: 11178a 382759i bk10: 11224a 378777i bk11: 11309a 368779i bk12: 11719a 370718i bk13: 11778a 369780i bk14: 12186a 352223i bk15: 12019a 365415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315364
Row_Buffer_Locality_read = 0.315339
Row_Buffer_Locality_write = 0.365591
Bank_Level_Parallism = 14.475917
Bank_Level_Parallism_Col = 2.314464
Bank_Level_Parallism_Ready = 1.110058
write_to_read_ratio_blp_rw_average = 0.007540
GrpLevelPara = 2.038472 

BW Util details:
bwutil = 0.418266 
total_CMD = 1786058 
util_bw = 747048 
Wasted_Col = 824381 
Wasted_Row = 9425 
Idle = 205204 

BW Util Bottlenecks: 
RCDc_limit = 1629049 
RCDWRc_limit = 243 
WTRc_limit = 5074 
RTWc_limit = 20347 
CCDLc_limit = 212972 
rwq = 0 
CCDLc_limit_alone = 210817 
WTRc_limit_alone = 4718 
RTWc_limit_alone = 18548 

Commands details: 
total_CMD = 1786058 
n_nop = 1423171 
Read = 186390 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 127683 
n_pre = 127667 
n_ref = 0 
n_req = 186483 
total_req = 186762 

Dual Bus Interface Util: 
issued_total_row = 255350 
issued_total_col = 186762 
Row_Bus_Util =  0.142968 
CoL_Bus_Util = 0.104567 
Either_Row_CoL_Bus_Util = 0.203178 
Issued_on_Two_Bus_Simul_Util = 0.044357 
issued_two_Eff = 0.218319 
queue_avg = 52.880764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.8808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1422271 n_act=127971 n_pre=127955 n_ref_event=0 n_req=187136 n_rd=187041 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.4197
n_activity=1588832 dram_eff=0.4718
bk0: 11926a 367173i bk1: 12042a 362631i bk2: 11975a 355056i bk3: 11934a 360186i bk4: 11929a 348196i bk5: 12028a 347597i bk6: 11336a 369898i bk7: 11230a 367781i bk8: 11128a 374714i bk9: 11116a 382624i bk10: 11325a 367598i bk11: 11305a 355047i bk12: 11917a 357410i bk13: 11726a 353014i bk14: 12114a 361088i bk15: 12010a 366929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316214
Row_Buffer_Locality_read = 0.316193
Row_Buffer_Locality_write = 0.357895
Bank_Level_Parallism = 14.518330
Bank_Level_Parallism_Col = 2.319264
Bank_Level_Parallism_Ready = 1.097325
write_to_read_ratio_blp_rw_average = 0.010362
GrpLevelPara = 2.044499 

BW Util details:
bwutil = 0.419742 
total_CMD = 1786058 
util_bw = 749684 
Wasted_Col = 823085 
Wasted_Row = 9759 
Idle = 203530 

BW Util Bottlenecks: 
RCDc_limit = 1627667 
RCDWRc_limit = 250 
WTRc_limit = 4394 
RTWc_limit = 28412 
CCDLc_limit = 215476 
rwq = 0 
CCDLc_limit_alone = 212875 
WTRc_limit_alone = 4177 
RTWc_limit_alone = 26028 

Commands details: 
total_CMD = 1786058 
n_nop = 1422271 
Read = 187041 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 127971 
n_pre = 127955 
n_ref = 0 
n_req = 187136 
total_req = 187421 

Dual Bus Interface Util: 
issued_total_row = 255926 
issued_total_col = 187421 
Row_Bus_Util =  0.143291 
CoL_Bus_Util = 0.104936 
Either_Row_CoL_Bus_Util = 0.203682 
Issued_on_Two_Bus_Simul_Util = 0.044545 
issued_two_Eff = 0.218699 
queue_avg = 53.794514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.7945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1420976 n_act=127713 n_pre=127697 n_ref_event=0 n_req=186607 n_rd=186514 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.4185
n_activity=1587777 dram_eff=0.4708
bk0: 11942a 358864i bk1: 11852a 363968i bk2: 11868a 350756i bk3: 11988a 345865i bk4: 11955a 348924i bk5: 11888a 359371i bk6: 11214a 392263i bk7: 11293a 374690i bk8: 11012a 372937i bk9: 11067a 377542i bk10: 11301a 372473i bk11: 11277a 369585i bk12: 11881a 351425i bk13: 11772a 354816i bk14: 12094a 358325i bk15: 12110a 354334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315658
Row_Buffer_Locality_read = 0.315617
Row_Buffer_Locality_write = 0.397849
Bank_Level_Parallism = 14.524143
Bank_Level_Parallism_Col = 2.322824
Bank_Level_Parallism_Ready = 1.104558
write_to_read_ratio_blp_rw_average = 0.010547
GrpLevelPara = 2.049653 

BW Util details:
bwutil = 0.418544 
total_CMD = 1786058 
util_bw = 747544 
Wasted_Col = 824124 
Wasted_Row = 9708 
Idle = 204682 

BW Util Bottlenecks: 
RCDc_limit = 1629771 
RCDWRc_limit = 231 
WTRc_limit = 3892 
RTWc_limit = 29812 
CCDLc_limit = 211130 
rwq = 0 
CCDLc_limit_alone = 208416 
WTRc_limit_alone = 3575 
RTWc_limit_alone = 27415 

Commands details: 
total_CMD = 1786058 
n_nop = 1420976 
Read = 186514 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 127713 
n_pre = 127697 
n_ref = 0 
n_req = 186607 
total_req = 186886 

Dual Bus Interface Util: 
issued_total_row = 255410 
issued_total_col = 186886 
Row_Bus_Util =  0.143002 
CoL_Bus_Util = 0.104636 
Either_Row_CoL_Bus_Util = 0.204407 
Issued_on_Two_Bus_Simul_Util = 0.043232 
issued_two_Eff = 0.211498 
queue_avg = 53.579712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.5797
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1420431 n_act=128347 n_pre=128331 n_ref_event=0 n_req=188072 n_rd=187978 n_rd_L2_A=0 n_write=0 n_wr_bk=375 bw_util=0.4218
n_activity=1589588 dram_eff=0.474
bk0: 12039a 355335i bk1: 11917a 370547i bk2: 12033a 337829i bk3: 12054a 352024i bk4: 12154a 336548i bk5: 11985a 349731i bk6: 11493a 364059i bk7: 11304a 375184i bk8: 11155a 367485i bk9: 11115a 373084i bk10: 11451a 350539i bk11: 11342a 337735i bk12: 11947a 349210i bk13: 11849a 361451i bk14: 12102a 356808i bk15: 12038a 355721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317618
Row_Buffer_Locality_read = 0.317527
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 14.570855
Bank_Level_Parallism_Col = 2.349314
Bank_Level_Parallism_Ready = 1.100927
write_to_read_ratio_blp_rw_average = 0.016686
GrpLevelPara = 2.060120 

BW Util details:
bwutil = 0.421830 
total_CMD = 1786058 
util_bw = 753412 
Wasted_Col = 822334 
Wasted_Row = 8203 
Idle = 202109 

BW Util Bottlenecks: 
RCDc_limit = 1629065 
RCDWRc_limit = 193 
WTRc_limit = 4332 
RTWc_limit = 45326 
CCDLc_limit = 218628 
rwq = 0 
CCDLc_limit_alone = 214469 
WTRc_limit_alone = 3970 
RTWc_limit_alone = 41529 

Commands details: 
total_CMD = 1786058 
n_nop = 1420431 
Read = 187978 
Write = 0 
L2_Alloc = 0 
L2_WB = 375 
n_act = 128347 
n_pre = 128331 
n_ref = 0 
n_req = 188072 
total_req = 188353 

Dual Bus Interface Util: 
issued_total_row = 256678 
issued_total_col = 188353 
Row_Bus_Util =  0.143712 
CoL_Bus_Util = 0.105457 
Either_Row_CoL_Bus_Util = 0.204712 
Issued_on_Two_Bus_Simul_Util = 0.044458 
issued_two_Eff = 0.217172 
queue_avg = 54.793087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.7931
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1421275 n_act=127717 n_pre=127701 n_ref_event=0 n_req=186346 n_rd=186254 n_rd_L2_A=0 n_write=0 n_wr_bk=368 bw_util=0.418
n_activity=1587523 dram_eff=0.4702
bk0: 11945a 374987i bk1: 11963a 377270i bk2: 11912a 362659i bk3: 11901a 352927i bk4: 11902a 366763i bk5: 11863a 367883i bk6: 11272a 384730i bk7: 11252a 381386i bk8: 11116a 383053i bk9: 10997a 379616i bk10: 11340a 363887i bk11: 11310a 374256i bk12: 11625a 375821i bk13: 11771a 365810i bk14: 11937a 366336i bk15: 12148a 360673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.314678
Row_Buffer_Locality_read = 0.314635
Row_Buffer_Locality_write = 0.402174
Bank_Level_Parallism = 14.442311
Bank_Level_Parallism_Col = 2.304093
Bank_Level_Parallism_Ready = 1.095097
write_to_read_ratio_blp_rw_average = 0.007302
GrpLevelPara = 2.038352 

BW Util details:
bwutil = 0.417953 
total_CMD = 1786058 
util_bw = 746488 
Wasted_Col = 825146 
Wasted_Row = 9500 
Idle = 204924 

BW Util Bottlenecks: 
RCDc_limit = 1631180 
RCDWRc_limit = 199 
WTRc_limit = 4238 
RTWc_limit = 20038 
CCDLc_limit = 209982 
rwq = 0 
CCDLc_limit_alone = 207950 
WTRc_limit_alone = 4011 
RTWc_limit_alone = 18233 

Commands details: 
total_CMD = 1786058 
n_nop = 1421275 
Read = 186254 
Write = 0 
L2_Alloc = 0 
L2_WB = 368 
n_act = 127717 
n_pre = 127701 
n_ref = 0 
n_req = 186346 
total_req = 186622 

Dual Bus Interface Util: 
issued_total_row = 255418 
issued_total_col = 186622 
Row_Bus_Util =  0.143007 
CoL_Bus_Util = 0.104488 
Either_Row_CoL_Bus_Util = 0.204239 
Issued_on_Two_Bus_Simul_Util = 0.043256 
issued_two_Eff = 0.211789 
queue_avg = 52.636387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.6364
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1421124 n_act=127900 n_pre=127884 n_ref_event=0 n_req=187038 n_rd=186942 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.4195
n_activity=1588408 dram_eff=0.4717
bk0: 11941a 371904i bk1: 11821a 368367i bk2: 12007a 348456i bk3: 11914a 359195i bk4: 11788a 366441i bk5: 11957a 363961i bk6: 11355a 383618i bk7: 11357a 382953i bk8: 11145a 382300i bk9: 11143a 383310i bk10: 11300a 358536i bk11: 11318a 355090i bk12: 11806a 363251i bk13: 11835a 362201i bk14: 12181a 359497i bk15: 12074a 362547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316235
Row_Buffer_Locality_read = 0.316194
Row_Buffer_Locality_write = 0.395833
Bank_Level_Parallism = 14.473971
Bank_Level_Parallism_Col = 2.326892
Bank_Level_Parallism_Ready = 1.096656
write_to_read_ratio_blp_rw_average = 0.012897
GrpLevelPara = 2.048533 

BW Util details:
bwutil = 0.419529 
total_CMD = 1786058 
util_bw = 749304 
Wasted_Col = 824069 
Wasted_Row = 8851 
Idle = 203834 

BW Util Bottlenecks: 
RCDc_limit = 1629735 
RCDWRc_limit = 256 
WTRc_limit = 3952 
RTWc_limit = 36867 
CCDLc_limit = 215870 
rwq = 0 
CCDLc_limit_alone = 212596 
WTRc_limit_alone = 3715 
RTWc_limit_alone = 33830 

Commands details: 
total_CMD = 1786058 
n_nop = 1421124 
Read = 186942 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 127900 
n_pre = 127884 
n_ref = 0 
n_req = 187038 
total_req = 187326 

Dual Bus Interface Util: 
issued_total_row = 255784 
issued_total_col = 187326 
Row_Bus_Util =  0.143211 
CoL_Bus_Util = 0.104882 
Either_Row_CoL_Bus_Util = 0.204324 
Issued_on_Two_Bus_Simul_Util = 0.043770 
issued_two_Eff = 0.214220 
queue_avg = 53.708447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.7084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1421341 n_act=127918 n_pre=127902 n_ref_event=0 n_req=186842 n_rd=186747 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.4191
n_activity=1589646 dram_eff=0.4709
bk0: 11938a 367302i bk1: 12062a 361280i bk2: 11951a 360634i bk3: 11886a 350898i bk4: 11862a 365779i bk5: 11932a 363377i bk6: 11232a 381876i bk7: 11262a 385675i bk8: 11021a 398828i bk9: 11076a 389892i bk10: 11303a 375871i bk11: 11425a 350194i bk12: 11733a 365551i bk13: 11646a 377115i bk14: 12093a 352387i bk15: 12325a 350249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315422
Row_Buffer_Locality_read = 0.315421
Row_Buffer_Locality_write = 0.315789
Bank_Level_Parallism = 14.447842
Bank_Level_Parallism_Col = 2.321726
Bank_Level_Parallism_Ready = 1.099766
write_to_read_ratio_blp_rw_average = 0.011691
GrpLevelPara = 2.049413 

BW Util details:
bwutil = 0.419084 
total_CMD = 1786058 
util_bw = 748508 
Wasted_Col = 825453 
Wasted_Row = 9408 
Idle = 202689 

BW Util Bottlenecks: 
RCDc_limit = 1631213 
RCDWRc_limit = 312 
WTRc_limit = 4489 
RTWc_limit = 31591 
CCDLc_limit = 212511 
rwq = 0 
CCDLc_limit_alone = 209723 
WTRc_limit_alone = 4202 
RTWc_limit_alone = 29090 

Commands details: 
total_CMD = 1786058 
n_nop = 1421341 
Read = 186747 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 127918 
n_pre = 127902 
n_ref = 0 
n_req = 186842 
total_req = 187127 

Dual Bus Interface Util: 
issued_total_row = 255820 
issued_total_col = 187127 
Row_Bus_Util =  0.143232 
CoL_Bus_Util = 0.104771 
Either_Row_CoL_Bus_Util = 0.204202 
Issued_on_Two_Bus_Simul_Util = 0.043800 
issued_two_Eff = 0.214495 
queue_avg = 53.487587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.4876
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1417890 n_act=127930 n_pre=127914 n_ref_event=0 n_req=187648 n_rd=187553 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.4209
n_activity=1589176 dram_eff=0.473
bk0: 11883a 357064i bk1: 12068a 352972i bk2: 12036a 339084i bk3: 11932a 356495i bk4: 11854a 358626i bk5: 11897a 350021i bk6: 11363a 374232i bk7: 11381a 377575i bk8: 11095a 379554i bk9: 11164a 372269i bk10: 11444a 354214i bk11: 11369a 366041i bk12: 12031a 350852i bk13: 11731a 352003i bk14: 12141a 358719i bk15: 12164a 348720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318298
Row_Buffer_Locality_read = 0.318251
Row_Buffer_Locality_write = 0.410526
Bank_Level_Parallism = 14.551899
Bank_Level_Parallism_Col = 2.329434
Bank_Level_Parallism_Ready = 1.098679
write_to_read_ratio_blp_rw_average = 0.012125
GrpLevelPara = 2.057207 

BW Util details:
bwutil = 0.420889 
total_CMD = 1786058 
util_bw = 751732 
Wasted_Col = 822071 
Wasted_Row = 8532 
Idle = 203723 

BW Util Bottlenecks: 
RCDc_limit = 1627149 
RCDWRc_limit = 258 
WTRc_limit = 3972 
RTWc_limit = 34682 
CCDLc_limit = 212182 
rwq = 0 
CCDLc_limit_alone = 209091 
WTRc_limit_alone = 3676 
RTWc_limit_alone = 31887 

Commands details: 
total_CMD = 1786058 
n_nop = 1417890 
Read = 187553 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 127930 
n_pre = 127914 
n_ref = 0 
n_req = 187648 
total_req = 187933 

Dual Bus Interface Util: 
issued_total_row = 255844 
issued_total_col = 187933 
Row_Bus_Util =  0.143245 
CoL_Bus_Util = 0.105222 
Either_Row_CoL_Bus_Util = 0.206134 
Issued_on_Two_Bus_Simul_Util = 0.042333 
issued_two_Eff = 0.205365 
queue_avg = 53.939590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.9396
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1786058 n_nop=1422184 n_act=127679 n_pre=127663 n_ref_event=0 n_req=186611 n_rd=186515 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.4186
n_activity=1588197 dram_eff=0.4707
bk0: 11883a 361697i bk1: 11820a 373218i bk2: 11831a 376990i bk3: 11965a 356479i bk4: 11707a 377960i bk5: 11839a 365510i bk6: 11324a 388402i bk7: 11436a 390054i bk8: 11109a 384520i bk9: 11092a 387314i bk10: 11338a 381769i bk11: 11343a 364518i bk12: 11768a 364038i bk13: 11835a 371774i bk14: 12066a 365027i bk15: 12159a 356569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315855
Row_Buffer_Locality_read = 0.315824
Row_Buffer_Locality_write = 0.375000
Bank_Level_Parallism = 14.422014
Bank_Level_Parallism_Col = 2.329634
Bank_Level_Parallism_Ready = 1.104216
write_to_read_ratio_blp_rw_average = 0.013002
GrpLevelPara = 2.046234 

BW Util details:
bwutil = 0.418573 
total_CMD = 1786058 
util_bw = 747596 
Wasted_Col = 824062 
Wasted_Row = 9821 
Idle = 204579 

BW Util Bottlenecks: 
RCDc_limit = 1628180 
RCDWRc_limit = 261 
WTRc_limit = 5019 
RTWc_limit = 34832 
CCDLc_limit = 214742 
rwq = 0 
CCDLc_limit_alone = 211516 
WTRc_limit_alone = 4638 
RTWc_limit_alone = 31987 

Commands details: 
total_CMD = 1786058 
n_nop = 1422184 
Read = 186515 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 127679 
n_pre = 127663 
n_ref = 0 
n_req = 186611 
total_req = 186899 

Dual Bus Interface Util: 
issued_total_row = 255342 
issued_total_col = 186899 
Row_Bus_Util =  0.142964 
CoL_Bus_Util = 0.104643 
Either_Row_CoL_Bus_Util = 0.203730 
Issued_on_Two_Bus_Simul_Util = 0.043877 
issued_two_Eff = 0.215369 
queue_avg = 52.874466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.8745

========= L2 cache stats =========
L2_cache_bank[0]: Access = 113153, Miss = 93766, Miss_rate = 0.829, Pending_hits = 107, Reservation_fails = 8624
L2_cache_bank[1]: Access = 112831, Miss = 93685, Miss_rate = 0.830, Pending_hits = 102, Reservation_fails = 14243
L2_cache_bank[2]: Access = 112950, Miss = 93768, Miss_rate = 0.830, Pending_hits = 114, Reservation_fails = 317
L2_cache_bank[3]: Access = 113049, Miss = 93283, Miss_rate = 0.825, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[4]: Access = 113431, Miss = 94405, Miss_rate = 0.832, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[5]: Access = 113508, Miss = 94153, Miss_rate = 0.829, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 114373, Miss = 93434, Miss_rate = 0.817, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[7]: Access = 113211, Miss = 93532, Miss_rate = 0.826, Pending_hits = 103, Reservation_fails = 3
L2_cache_bank[8]: Access = 113441, Miss = 93938, Miss_rate = 0.828, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[9]: Access = 113161, Miss = 93679, Miss_rate = 0.828, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[10]: Access = 113126, Miss = 93555, Miss_rate = 0.827, Pending_hits = 113, Reservation_fails = 109
L2_cache_bank[11]: Access = 113164, Miss = 93535, Miss_rate = 0.827, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[12]: Access = 113511, Miss = 94661, Miss_rate = 0.834, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[13]: Access = 113288, Miss = 93888, Miss_rate = 0.829, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[14]: Access = 114386, Miss = 93333, Miss_rate = 0.816, Pending_hits = 216, Reservation_fails = 323
L2_cache_bank[15]: Access = 113262, Miss = 93489, Miss_rate = 0.825, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[16]: Access = 113371, Miss = 93807, Miss_rate = 0.827, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[17]: Access = 113260, Miss = 93703, Miss_rate = 0.827, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[18]: Access = 113184, Miss = 93417, Miss_rate = 0.825, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 113184, Miss = 93898, Miss_rate = 0.830, Pending_hits = 125, Reservation_fails = 849
L2_cache_bank[20]: Access = 113585, Miss = 94131, Miss_rate = 0.829, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[21]: Access = 113285, Miss = 93990, Miss_rate = 0.830, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[22]: Access = 114325, Miss = 93310, Miss_rate = 0.816, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[23]: Access = 113112, Miss = 93773, Miss_rate = 0.829, Pending_hits = 112, Reservation_fails = 776
L2_total_cache_accesses = 2721151
L2_total_cache_misses = 2250133
L2_total_cache_miss_rate = 0.8269
L2_total_cache_pending_hits = 2871
L2_total_cache_reservation_fails = 25244
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 468147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1644568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 598706
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2871
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2714292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 24921
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.134

icnt_total_pkts_mem_to_simt=2721151
icnt_total_pkts_simt_to_mem=2721151
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2721151
Req_Network_cycles = 696464
Req_Network_injected_packets_per_cycle =       3.9071 
Req_Network_conflicts_per_cycle =       4.0826
Req_Network_conflicts_per_cycle_util =       4.6009
Req_Bank_Level_Parallism =       4.4030
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.1825
Req_Network_out_buffer_full_per_cycle =       0.1564
Req_Network_out_buffer_avg_util =      53.5459

Reply_Network_injected_packets_num = 2721151
Reply_Network_cycles = 696464
Reply_Network_injected_packets_per_cycle =        3.9071
Reply_Network_conflicts_per_cycle =        0.8182
Reply_Network_conflicts_per_cycle_util =       0.9263
Reply_Bank_Level_Parallism =       4.4232
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6380
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1302
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 24 sec (5364 sec)
gpgpu_simulation_rate = 2235 (inst/sec)
gpgpu_simulation_rate = 129 (cycle/sec)
gpgpu_silicon_slowdown = 10581395x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 5360594.1810 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.196501]
Verifying...
	runtime [serial] = 7.118000 ms.
Total element = 54870, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 10818 || total err Element = 10818
	[max error  0.999979, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
