Running in Lattice mode

                               Synplify Pro (R) 

                Version U-2023.03L-SP1 for win64 - Aug 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\lscc\diamond\3.13\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.13\synpbase
Hostname:    LAPTOP-QU1A9358
Date:        Fri Jul 12 22:38:45 2024
Version:     U-2023.03L-SP1

Arguments:   -product synplify_base -batch C:/Users/Borna/Documents/Projects/FPGA/Blink/pll/lvdsClk/syn_results/lvdsClk.prj
ProductType: synplify_pro




log file: "C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.srr"
Running: syn_results in foreground

Running lvdsClk|syn_results

Running Flow: compile (Compile) on lvdsClk|syn_results
# Fri Jul 12 22:38:45 2024

Running Flow: compile_flow (Compile Process) on lvdsClk|syn_results
# Fri Jul 12 22:38:45 2024

Running: compiler (Compile Input) on lvdsClk|syn_results
# Fri Jul 12 22:38:45 2024
Copied C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\synwork\lvdsClk_comp.srs to C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.srs

compiler completed
# Fri Jul 12 22:38:49 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on lvdsClk|syn_results
# Fri Jul 12 22:38:49 2024

multi_srs_gen completed
# Fri Jul 12 22:38:49 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\synwork\lvdsClk_mult.srs to C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.srs
Copied C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.srr to C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.srf
Complete: Compile Process on lvdsClk|syn_results

Running: premap (Premap) on lvdsClk|syn_results
# Fri Jul 12 22:38:49 2024

premap completed
# Fri Jul 12 22:38:51 2024

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on lvdsClk|syn_results

Running Flow: map (Map) on lvdsClk|syn_results
# Fri Jul 12 22:38:51 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on lvdsClk|syn_results
# Fri Jul 12 22:38:51 2024
Copied C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\synwork\lvdsClk_m.srm to C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.srm

fpga_mapper completed with warnings
# Fri Jul 12 22:38:56 2024

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on lvdsClk|syn_results
Copied C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.srr to C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.srf
Complete: Logic Synthesis on lvdsClk|syn_results
exit status=0
exit status=0
