Loading db file '/home/cad/lib/osu_stdcells/lib/tsmc018/lib/osu018_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mipse
Version: Z-2007.03-SP4
Date   : Mon Aug  1 22:42:03 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/cad/lib/osu_stdcells/lib/tsmc018/lib/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  19.9489 mW   (77%)
  Net Switching Power  =   6.1047 mW   (23%)
                         ---------
Total Dynamic Power    =  26.0537 mW  (100%)

Cell Leakage Power     = 948.8256 nW

1
