@W: MT403 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mega_func_pll_40mhz_switchover_cycloneiii.vhd":182:1:182:16|Ignoring clock definition because instance has more than one output


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 17 00:47:31 2013
#


Top view:               ladder_fpga
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.sdc
                       D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\pin_assign.sdc
                       D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga_fsm.sdc
                       
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.461

                                                                                        Requested     Estimated     Requested     Estimated                 Clock                              Clock              
Starting Clock                                                                          Frequency     Frequency     Period        Period        Slack       Type                               Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock40mhz_fpga                                                                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                           default_clkgroup_3 
clock40mhz_xtal                                                                         40.0 MHz      NA            25.000        NA            NA          declared                           default_clkgroup_4 
clockDR                                                                                 10.0 MHz      NA            100.000       NA            DCM/PLL     declared                           default_clkgroup_0 
clockIR                                                                                 10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
ladder_fpga_clock80MHz                                                                  80.0 MHz      NA            12.500        NA            NA          declared                           default_clkgroup_2 
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock     10.0 MHz      387.6 MHz     100.000       2.580         DCM/PLL     derived                            default_clkgroup_0 
ladder_fpga|holdin_echelle                                                              1.0 MHz       648.1 MHz     1000.000      1.543         998.457     inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                                              1.0 MHz       648.1 MHz     1000.000      1.543         998.457     inferred                           Inferred_clkgroup_1
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                              40.0 MHz      130.9 MHz     25.000        7.641         4.340       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                              80.0 MHz      149.4 MHz     12.500        6.694         2.903       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                              4.0 MHz       32.4 MHz      250.000       30.820        10.959      derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                              1.0 MHz       723.5 MHz     1000.000      1.382         998.618     derived (from clock40mhz_fpga)     default_clkgroup_3 
sc_tck                                                                                  10.0 MHz      132.6 MHz     100.000       7.540         46.230      declared                           default_clkgroup_0 
switchover                                                                              40.0 MHz      NA            25.000        NA            NA          declared                           default_clkgroup_2 
tempclk4M                                                                               4.0 MHz       NA            250.000       NA            NA          declared                           default_clkgroup_1 
temperature                                                                             10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_1 
updateDR                                                                                10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
updateIR                                                                                10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
System                                                                                  1.0 MHz       1.0 MHz       1000.000      1000.461      -0.461      system                             system_clkgroup    
==================================================================================================================================================================================================================



Clock Relationships
*******************

Clocks                                                                                                                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                                               |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               sc_tck                                                                               |  0.000       -0.366  |  No paths    -      |  No paths    -        |  No paths    -     
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  No paths    -      |  0.000       -0.461   |  No paths    -     
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -       |  No paths    -      |  0.000       0.543    |  No paths    -     
sc_tck                                                                               System                                                                               |  No paths    -       |  No paths    -      |  No paths    -        |  0.000       1.175 
sc_tck                                                                               sc_tck                                                                               |  0.000       0.506   |  0.000       0.592  |  50.000      50.506   |  50.000      50.584
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  Diff grp    -      |  No paths    -        |  No paths    -     
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -       |  Diff grp    -      |  No paths    -        |  No paths    -     
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -       |  No paths    -      |  No paths    -        |  Diff grp    -     
sc_tck                                                                               ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  |  No paths    -       |  No paths    -      |  No paths    -        |  50.000      50.764
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           System                                                                               |  No paths    -       |  No paths    -      |  No paths    -        |  0.000       1.505 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  0.000       0.517  |  No paths    -        |  12.500      13.256
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -       |  6.250       7.359  |  No paths    -        |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           System                                                                               |  No paths    -       |  No paths    -      |  No paths    -        |  0.000       1.167 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  6.250       7.083  |  0.000       0.780    |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  0.000       1.027   |  0.000       0.780  |  6.250       7.293    |  6.250       7.006 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           sc_tck                                                                               |  Diff grp    -       |  No paths    -      |  No paths    -        |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  No paths    -      |  12.500      13.744   |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  0.000       0.533   |  No paths    -      |  125.000     125.756  |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           System                                                                               |  No paths    -       |  No paths    -      |  No paths    -        |  0.000       1.517 
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -       |  0.000       1.026  |  No paths    -        |  No paths    -     
ladder_fpga|holdin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  No paths    -      |  Diff grp    -        |  No paths    -     
ladder_fpga|holdin_echelle                                                           ladder_fpga|holdin_echelle                                                           |  0.000       1.023   |  No paths    -      |  No paths    -        |  No paths    -     
ladder_fpga|testin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  No paths    -      |  Diff grp    -        |  No paths    -     
ladder_fpga|testin_echelle                                                           ladder_fpga|testin_echelle                                                           |  0.000       1.023   |  No paths    -      |  No paths    -        |  No paths    -     
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -       |  No paths    -      |  Diff grp    -        |  No paths    -     
====================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ladder_fpga|holdin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival          
Instance                    Reference                      Type       Pin     Net                         Time        Slack
                            Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[0]     0.995       1.099
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[1]     0.995       1.099
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[2]     0.995       1.099
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[3]     0.995       1.099
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[4]     0.995       1.099
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[5]     0.995       1.099
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[6]     0.995       1.099
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[7]     0.995       1.099
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[8]     0.995       1.099
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[9]     0.995       1.099
===========================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                              Required          
Instance                    Reference                      Type       Pin     Net                                 Time         Slack
                            Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c0_combout     0.411        1.023
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c1_combout     0.411        1.023
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c2_combout     0.411        1.023
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c3_combout     0.411        1.023
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c4_combout     0.411        1.023
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c5_combout     0.411        1.023
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c6_combout     0.411        1.023
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c7_combout     0.411        1.023
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c8_combout     0.411        1.023
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c9_combout     0.411        1.023
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[0] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c0_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[0]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[1] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[1]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c1_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[1]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[2] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[2]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c2_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[2]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[3] / q
    Ending point:                            ladder_fpga_nbr_hold[3] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[3]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[3]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c3_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[3]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[4] / q
    Ending point:                            ladder_fpga_nbr_hold[4] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[4]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[4]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c4_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[4]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[5] / q
    Ending point:                            ladder_fpga_nbr_hold[5] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[5]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[5]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c5_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[5]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[6] / q
    Ending point:                            ladder_fpga_nbr_hold[6] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[6]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[6]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c6_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[6]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[7] / q
    Ending point:                            ladder_fpga_nbr_hold[7] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[7]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[7]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c7_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[7]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[8] / q
    Ending point:                            ladder_fpga_nbr_hold[8] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[8]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[8]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[8]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[9] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[9]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[9]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: ladder_fpga|testin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival          
Instance                    Reference                      Type       Pin     Net                         Time        Slack
                            Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[0]     0.995       1.099
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[1]     0.995       1.099
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[2]     0.995       1.099
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[3]     0.995       1.099
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[4]     0.995       1.099
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[5]     0.995       1.099
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[6]     0.995       1.099
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[7]     0.995       1.099
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[8]     0.995       1.099
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[9]     0.995       1.099
===========================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                              Required          
Instance                    Reference                      Type       Pin     Net                                 Time         Slack
                            Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c0_combout     0.411        1.023
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c1_combout     0.411        1.023
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c2_combout     0.411        1.023
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c3_combout     0.411        1.023
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c4_combout     0.411        1.023
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c5_combout     0.411        1.023
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c6_combout     0.411        1.023
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c7_combout     0.411        1.023
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c8_combout     0.411        1.023
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c9_combout     0.411        1.023
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[0] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c0_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[0]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[1] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[1]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c1_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[1]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[2] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[2]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c2_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[2]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[3] / q
    Ending point:                            ladder_fpga_nbr_test[3] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[3]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[3]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c3_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[3]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[4] / q
    Ending point:                            ladder_fpga_nbr_test[4] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[4]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[4]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c4_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[4]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[5] / q
    Ending point:                            ladder_fpga_nbr_test[5] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[5]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[5]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c5_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[5]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[6] / q
    Ending point:                            ladder_fpga_nbr_test[6] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[6]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[6]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c6_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[6]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[7] / q
    Ending point:                            ladder_fpga_nbr_test[7] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[7]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[7]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c7_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[7]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[8] / q
    Ending point:                            ladder_fpga_nbr_test[8] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[8]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[8]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[8]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[9] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[9]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[9]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                      Arrival          
Instance                                    Reference                                                      Type       Pin     Net                                         Time        Slack
                                            Clock                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
acquire_state[11]                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[11]                           0.995       0.598
acquire_state[10]                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[10]                           0.995       0.609
ladder_fpga_mux_status_count_integer[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_status_count_integer[0]     0.995       0.632
n_adc[3]                                    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[3]                                    0.995       0.632
acquire_state[6]                            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[6]                            0.995       0.701
ladder_fpga_mux_statusout[0]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[0]                0.995       0.830
ladder_fpga_mux_statusout[1]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[1]                0.995       0.830
ladder_fpga_mux_statusout[2]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[2]                0.995       0.830
ladder_fpga_mux_statusout[3]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[3]                0.995       0.830
ladder_fpga_mux_statusout[4]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[4]                0.995       0.830
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                                                  Required          
Instance               Reference                                                      Type       Pin       Net                   Time         Slack
                       Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------
switch_val[0]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[11]     0.665        0.517
switch_val[1]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[11]     0.665        0.517
switch_val[2]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[11]     0.665        0.517
switch_val[3]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[11]     0.665        0.517
tst_holdin_echelle     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[10]     0.665        0.525
data_to_send[0]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
data_to_send[1]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
data_to_send[2]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
data_to_send[3]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
data_to_send[4]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.517

    Number of logic level(s):                0
    Starting point:                          acquire_state[11] / q
    Ending point:                            switch_val[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                  Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
acquire_state[11]     dffeas     q        Out     0.461     0.995       -         
acquire_state[11]     Net        -        -       0.188     -           8(5)      
switch_val[0]         dffeas     ena      In      -         1.183       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.657
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.525

    Number of logic level(s):                0
    Starting point:                          acquire_state[10] / q
    Ending point:                            tst_holdin_echelle / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
acquire_state[10]      dffeas     q        Out     0.461     0.995       -         
acquire_state[10]      Net        -        -       0.196     -           6         
tst_holdin_echelle     dffeas     ena      In      -         1.191       -         
===================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.541

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_status_count_integer[0] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                         Pin       Pin               Arrival     No. of    
Name                                        Type       Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ladder_fpga_mux_status_count_integer[0]     dffeas     q         Out     0.461     0.995       -         
ladder_fpga_mux_status_count_integer[0]     Net        -         -       0.212     -           21(8)     
ladder_fpga_mux_statusout[0]                dffeas     sload     In      -         1.206       -         
=========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.541

    Number of logic level(s):                0
    Starting point:                          n_adc[3] / q
    Ending point:                            data_to_send[0] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                 Pin       Pin               Arrival     No. of    
Name                Type       Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
n_adc[3]            dffeas     q         Out     0.461     0.995       -         
n_adc[3]            Net        -         -       0.212     -           14(8)     
data_to_send[0]     dffeas     sload     In      -         1.206       -         
=================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.721
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.589

    Number of logic level(s):                0
    Starting point:                          acquire_state[6] / q
    Ending point:                            data_to_send[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                 Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
acquire_state[6]     dffeas     q        Out     0.461     0.995       -         
acquire_state[6]     Net        -        -       0.260     -           19(13)    
data_to_send[0]      dffeas     ena      In      -         1.255       -         
=================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.795

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_status_count_integer[0] / q
    Ending point:                            ladder_fpga_mux_statusout[18] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ladder_fpga_mux_status_count_integer[0]     dffeas     q        Out     0.370     0.904       -         
ladder_fpga_mux_status_count_integer[0]     Net        -        -       0.302     -           21(8)     
ladder_fpga_mux_statusout[18]               dffeas     d        In      -         1.206       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[0] / q
    Ending point:                            ladder_fpga_mux_dataout[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_mux_statusout[0]     Net        -        -       0.172     -           1         
ladder_fpga_mux_dataout[0]       dffeas     d        In      -         1.167       -         
=============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[1] / q
    Ending point:                            ladder_fpga_mux_dataout[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[1]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_mux_statusout[1]     Net        -        -       0.172     -           1         
ladder_fpga_mux_dataout[1]       dffeas     d        In      -         1.167       -         
=============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[2] / q
    Ending point:                            ladder_fpga_mux_dataout[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[2]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_mux_statusout[2]     Net        -        -       0.172     -           1         
ladder_fpga_mux_dataout[2]       dffeas     d        In      -         1.167       -         
=============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[3] / q
    Ending point:                            ladder_fpga_mux_dataout[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[3]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_mux_statusout[3]     Net        -        -       0.172     -           1         
ladder_fpga_mux_dataout[3]       dffeas     d        In      -         1.167       -         
=============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                                      Arrival          
Instance                                  Reference                                                      Type       Pin     Net                                         Time        Slack
                                          Clock                                                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_busy                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_busy                            0.995       0.864
ladder_fpga_event_controller_state[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state_0[0]     0.995       0.864
ladder_fpga_event_controller_state[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[2]       0.995       0.955
ladder_fpga_fifo21_wr_enable              mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_wr_enable                0.995       1.097
ladder_fpga_nbr_abort[0]                  mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[0]                    0.995       1.099
ladder_fpga_nbr_abort[1]                  mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[1]                    0.995       1.099
ladder_fpga_nbr_abort[2]                  mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[2]                    0.995       1.099
ladder_fpga_nbr_abort[3]                  mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[3]                    0.995       1.099
ladder_fpga_nbr_abort[4]                  mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[4]                    0.995       1.099
ladder_fpga_nbr_abort[5]                  mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[5]                    0.995       1.099
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                                                      Required          
Instance                          Reference                                                      Type       Pin     Net                                         Time         Slack
                                  Clock                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_abort                 mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       ladder_fpga_event_controller_state_0[0]     0.411        0.779
ladder_fpga_mux_statusout[15]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       ladder_fpga_busy                            0.411        0.779
ladder_fpga_fifo21_wr_enable      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     d       ladder_fpga_event_controller_state[2]       0.411        0.844
ladder_fpga_nbr_abort[0]          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     G_1879                                      0.665        0.949
ladder_fpga_nbr_abort[1]          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     G_1879                                      0.665        0.949
ladder_fpga_nbr_abort[2]          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     G_1879                                      0.665        0.949
ladder_fpga_nbr_abort[3]          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     G_1879                                      0.665        0.949
ladder_fpga_nbr_abort[4]          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     G_1879                                      0.665        0.949
ladder_fpga_nbr_abort[5]          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     G_1879                                      0.665        0.949
ladder_fpga_nbr_abort[6]          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     G_1879                                      0.665        0.949
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.657
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.780

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_busy / q
    Ending point:                            ladder_fpga_mux_statusout[15] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
ladder_fpga_busy                  dffeas     q        Out     0.461     0.995       -         
ladder_fpga_busy                  Net        -        -       0.196     -           6         
ladder_fpga_mux_statusout[15]     dffeas     d        In      -         1.191       -         
==============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.657
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.780

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_abort / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]       dffeas     q        Out     0.461     0.995       -         
ladder_fpga_event_controller_state_0[0]     Net        -        -       0.196     -           6         
ladder_fpga_abort                           dffeas     d        In      -         1.191       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.721
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.844

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_event_controller_state[2] / q
    Ending point:                            ladder_fpga_fifo21_wr_enable / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[2]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_event_controller_state[2]     Net        -        -       0.260     -           13        
ladder_fpga_fifo21_wr_enable              dffeas     d        In      -         1.255       -         
======================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        1.100
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.969

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_abort[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]       dffeas                    q           Out     0.377     0.911       -         
ladder_fpga_event_controller_state_0[0]     Net                       -           -       0.280     -           6         
ladder_fpga_abort_RNI7UII                   cycloneiii_lcell_comb     dataa       In      -         1.191       -         
ladder_fpga_abort_RNI7UII                   cycloneiii_lcell_comb     combout     Out     0.263     1.454       -         
G_1879                                      Net                       -           -       0.180     -           12(3)     
ladder_fpga_nbr_abort[0]                    dffeas                    ena         In      -         1.634       -         
==========================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.923
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.046

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_event_controller_state[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                   dffeas                    q           Out     0.377     0.911       -         
ladder_fpga_event_controller_state_0[0]                 Net                       -           -       0.280     -           6         
ladder_fpga_event_controller_state_RNO[0]               cycloneiii_lcell_comb     datab       In      -         1.191       -         
ladder_fpga_event_controller_state_RNO[0]               cycloneiii_lcell_comb     combout     Out     0.267     1.457       -         
ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0     Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[0]                   dffeas                    d           In      -         1.457       -         
======================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_fifo21_wr_enable / q
    Ending point:                            ladder_fpga_fifo21_wr / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                       Pin         Pin               Arrival     No. of    
Name                                       Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_wr_enable               dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_fifo21_wr_enable               Net                       -           -       0.172     -           1         
ladder_fpga_fifo21_wr_RNO                  cycloneiii_lcell_comb     datab       In      -         1.167       -         
ladder_fpga_fifo21_wr_RNO                  cycloneiii_lcell_comb     combout     Out     0.267     1.434       -         
ladder_fpga_fifo21_wr_0_0_g2_0_615_i_x     Net                       -           -       0.000     -           1         
ladder_fpga_fifo21_wr                      dffeas                    d           In      -         1.434       -         
=========================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_abort[0] / q
    Ending point:                            ladder_fpga_nbr_abort[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_abort[0]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_abort[0]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_abort_c0             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_abort_c0             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_abort_c0_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_abort[0]             dffeas                    d           In      -         1.434       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_abort[1] / q
    Ending point:                            ladder_fpga_nbr_abort[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_abort[1]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_abort[1]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_abort_c1             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_abort_c1             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_abort_c1_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_abort[1]             dffeas                    d           In      -         1.434       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_abort[2] / q
    Ending point:                            ladder_fpga_nbr_abort[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_abort[2]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_abort[2]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_abort_c2             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_abort_c2             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_abort_c2_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_abort[2]             dffeas                    d           In      -         1.434       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_abort[3] / q
    Ending point:                            ladder_fpga_nbr_abort[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_abort[3]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_abort[3]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_abort_c3             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_abort_c3             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_abort_c3_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_abort[3]             dffeas                    d           In      -         1.434       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                                         Arrival          
Instance                                        Reference                                                      Type       Pin     Net                                            Time        Slack
                                                Clock                                                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state_i_0[6]      mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state_i_0[6]     0.995       0.620
comp_mesure_temperature.temperature_in_sync     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature_in_sync                            0.995       0.830
comp_mesure_temperature.state_i[12]             mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       state_i[12]                                    0.995       0.847
ladder_fpga_level_shifter_dac_state[4]          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state[4]         0.995       0.875
comp_mesure_temperature.cnt[3]                  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[3]                                         0.995       0.919
comp_mesure_temperature.cnt[4]                  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[4]                                         0.995       0.919
comp_mesure_temperature.cnt[5]                  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[5]                                         0.995       0.930
comp_mesure_temperature.cnt[6]                  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[6]                                         0.995       0.930
comp_mesure_temperature.cnt[7]                  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[7]                                         0.995       0.930
comp_mesure_temperature.cnt[16]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[16]                                        0.995       0.930
==================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                                                           Required          
Instance                                    Reference                                                      Type       Pin       Net                                            Time         Slack
                                            Clock                                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_sck_en                    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     ena       ladder_fpga_level_shifter_dac_state_i_0[6]     0.665        0.533
comp_mesure_temperature.sTemp_in            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d         temperature_in_sync                            0.411        0.756
comp_mesure_temperature.state[11]           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d         state_RNO[11]                                  0.411        0.768
ladder_fpga_level_shifter_dac_state[3]      mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d         ladder_fpga_level_shifter_dac_state[4]         0.411        0.787
comp_mesure_temperature.temperature1[0]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     sload     sTemp_in                                       0.665        0.799
comp_mesure_temperature.temperature1[1]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     sload     sTemp_in                                       0.665        0.799
comp_mesure_temperature.temperature1[2]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     sload     sTemp_in                                       0.665        0.799
comp_mesure_temperature.temperature1[3]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     sload     sTemp_in                                       0.665        0.799
comp_mesure_temperature.temperature1[4]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     sload     sTemp_in                                       0.665        0.799
comp_mesure_temperature.temperature1[5]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     sload     sTemp_in                                       0.665        0.799
=================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.664
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.533

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_level_shifter_dac_state_i_0[6] / q
    Ending point:                            level_shifter_dac_sck_en / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state_i_0[6]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_level_shifter_dac_state_i_0[6]     Net        -        -       0.204     -           7         
level_shifter_dac_sck_en                       dffeas     ena      In      -         1.198       -         
===========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.temperature_in_sync / q
    Ending point:                            comp_mesure_temperature.sTemp_in / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_in_sync     dffeas     q        Out     0.461     0.995       -         
temperature_in_sync                             Net        -        -       0.172     -           1         
comp_mesure_temperature.sTemp_in                dffeas     d        In      -         1.167       -         
============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.645
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.768

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.state_i[12] / q
    Ending point:                            comp_mesure_temperature.state[11] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                       Pin        Pin               Arrival     No. of    
Name                                      Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
comp_mesure_temperature.state_i[12]       dffeas     q          Out     0.461     0.995       -         
state_i[12]                               Net        -          -       0.000     -           4         
comp_mesure_temperature.state_RNO[11]     inv        I[0]       In      -         0.995       -         
comp_mesure_temperature.state_RNO[11]     inv        OUT[0]     Out     0.000     0.995       -         
state_RNO[11]                             Net        -          -       0.184     -           1(4)      
comp_mesure_temperature.state[11]         dffeas     d          In      -         1.179       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.664
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.787

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_level_shifter_dac_state[4] / q
    Ending point:                            ladder_fpga_level_shifter_dac_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state[4]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_level_shifter_dac_state[4]     Net        -        -       0.204     -           7         
ladder_fpga_level_shifter_dac_state[3]     dffeas     d        In      -         1.198       -         
=======================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.664
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.832

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.cnt[3] / q
    Ending point:                            comp_mesure_temperature.temperature1[0] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                         Pin        Pin               Arrival     No. of    
Name                                        Type       Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cnt[3]              dffeas     q          Out     0.461     0.995       -         
cnt[3]                                      Net        -          -       0.204     -           7         
comp_mesure_temperature.temperature1[0]     dffeas     asdata     In      -         1.198       -         
==========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.664
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.832

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.cnt[4] / q
    Ending point:                            comp_mesure_temperature.temperature1[1] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                         Pin        Pin               Arrival     No. of    
Name                                        Type       Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cnt[4]              dffeas     q          Out     0.461     0.995       -         
cnt[4]                                      Net        -          -       0.204     -           7         
comp_mesure_temperature.temperature1[1]     dffeas     asdata     In      -         1.198       -         
==========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.840

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.cnt[5] / q
    Ending point:                            comp_mesure_temperature.temperature1[2] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                         Pin        Pin               Arrival     No. of    
Name                                        Type       Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cnt[5]              dffeas     q          Out     0.461     0.995       -         
cnt[5]                                      Net        -          -       0.212     -           8         
comp_mesure_temperature.temperature1[2]     dffeas     asdata     In      -         1.206       -         
==========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.840

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.cnt[6] / q
    Ending point:                            comp_mesure_temperature.temperature1[3] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                         Pin        Pin               Arrival     No. of    
Name                                        Type       Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cnt[6]              dffeas     q          Out     0.461     0.995       -         
cnt[6]                                      Net        -          -       0.212     -           8         
comp_mesure_temperature.temperature1[3]     dffeas     asdata     In      -         1.206       -         
==========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.840

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.cnt[7] / q
    Ending point:                            comp_mesure_temperature.temperature1[4] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                         Pin        Pin               Arrival     No. of    
Name                                        Type       Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cnt[7]              dffeas     q          Out     0.461     0.995       -         
cnt[7]                                      Net        -          -       0.212     -           8         
comp_mesure_temperature.temperature1[4]     dffeas     asdata     In      -         1.206       -         
==========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.840

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.cnt[16] / q
    Ending point:                            comp_mesure_temperature.temperature3[11] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                          Pin        Pin               Arrival     No. of    
Name                                         Type       Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cnt[16]              dffeas     q          Out     0.461     0.995       -         
cnt[16]                                      Net        -          -       0.212     -           8         
comp_mesure_temperature.temperature3[11]     dffeas     asdata     In      -         1.206       -         
===========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                                               Arrival          
Instance             Reference                                                      Type       Pin     Net                  Time        Slack
                     Clock                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i      mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_read_n_in_i      0.995       1.105
usb_write_n_in_i     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_write_n_in_i     0.995       1.206
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                                                                                                                    Required          
Instance                                           Reference                                                      Type                                           Pin       Net                                                                 Time         Slack
                                                   Clock                                                                                                                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                    mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     0.411        1.026
usb_write_n_in_i                                   mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             0.411        1.035
comp_mega_func_fifo8_from_usb.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     usb_read_n_in_i                                                     0.000        1.517
comp_mega_func_fifo8_to_usb.dcfifo_component       mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     usb_write_n_in_i                                                    0.000        1.582
=================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.903
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.026

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.461     0.995       -         
usb_read_n_in_i                                                     Net                       -           -       0.184     -           4         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datac       In      -         1.179       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.258     1.437       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.437       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.912
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.035

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                             dffeas                    q           Out     0.382     0.916       -         
usb_read_n_in_i                                             Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datad       In      -         1.179       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.091     1.270       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.176     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.446       -         
==========================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        1.003
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.126

    Number of logic level(s):                2
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.382     0.916       -         
usb_read_n_in_i                                                     Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datad       In      -         1.179       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.015     1.194       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.446       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.091     1.537       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.537       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.977
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.099

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.461     0.995       -         
usb_write_n_in_i                                                    Net                       -           -       0.249     -           12        
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datab       In      -         1.244       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.267     1.511       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.511       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        1.145
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.268

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                            dffeas                    q           Out     0.354     0.888       -         
usb_write_n_in_i                                            Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datac       In      -         1.244       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.258     1.502       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.176     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.679       -         
==========================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        1.236
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.359

    Number of logic level(s):                2
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.354     0.888       -         
usb_write_n_in_i                                                    Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datac       In      -         1.244       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.183     1.427       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.679       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.091     1.770       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.770       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.983
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 1.517

    Number of logic level(s):                0
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_from_usb.dcfifo_component / wrreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                    Pin       Pin               Arrival     No. of    
Name                                               Type                                           Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                    dffeas                                         q         Out     0.237     0.771       -         
usb_read_n_in_i                                    Net                                            -         -       0.746     -           4         
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     In      -         1.517       -         
====================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        1.048
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 1.582

    Number of logic level(s):                0
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_to_usb.dcfifo_component / rdreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                  Pin       Pin               Arrival     No. of    
Name                                             Type                                           Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                 dffeas                                         q         Out     0.209     0.743       -         
usb_write_n_in_i                                 Net                                            -         -       0.839     -           12        
comp_mega_func_fifo8_to_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     In      -         1.582       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: sc_tck
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                               Arrival          
Instance                                             Reference     Type       Pin     Net                                   Time        Slack
                                                     Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret     sc_tck        dffeas     q       etat_present_ret                      0.995       0.581
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09     sc_tck        dffeas     q       ladder_fpga_sc_updateDR_rallumage     0.995       0.592
allumage_hybride.a\.4\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.0\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.12\.d\.e.ff2                     sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.9\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.2\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.7\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.15\.b\.c.ff2                     sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.14\.d\.e.ff2                     sc_tck        dffeas     q       ff2                                   0.995       0.850
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                              Required          
Instance                                                   Reference     Type       Pin     Net                  Time         Slack
                                                           Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1                   sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.ff1                   sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.ff1                   sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.ff1                   sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.ff1                   sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.data_out        sc_tck        dffeas     ena     G_1876               0.665        0.941
COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.data_out        sc_tck        dffeas     ena     G_1876               0.665        0.941
COMP_LADDER_FPGA_SC_CONFIG.a\.8\.d\.e.data_out             sc_tck        dffeas     ena     G_1864               0.665        0.953
COMP_LADDER_FPGA_SC_CONFIG.a\.1\.d\.e.data_out             sc_tck        dffeas     ena     G_1864               0.665        0.953
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.data_out     sc_tck        dffeas     ena     G_1873               0.665        0.953
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.637
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.506

    Number of logic level(s):                0
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1 / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret     dffeas     q        Out     0.461     0.995       -         
etat_present_ret                                     Net        -        -       0.176     -           10(2)     
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1             dffeas     ena      In      -         1.171       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.13\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_1870                                                                        Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.13\.d\.e.ff2                                              dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.3\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_1870                                                                        Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.3\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.6\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_1870                                                                        Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.6\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.9\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_1870                                                                        Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.9\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.12\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_1870                                                                        Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.12\.d\.e.ff2                                              dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.10\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_1870                                                                        Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.10\.d\.e.ff2                                              dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.0\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_1870                                                                        Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.0\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.5\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_1870                                                                        Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.5\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.8\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_1870                                                                        Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.8\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                                                      Arrival           
Instance                                                            Reference     Type                                           Pin             Net                              Time        Slack 
                                                                    Clock                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_3     rdempty         ladder_fpga_fifo21_empty         0.000       -0.374
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[0]       clkbad0_i                        0.000       -0.366
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[1]       clkbad1_i                        0.000       -0.366
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     locked          pll_40MHz_switchover_locked      0.000       -0.120
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     activeclock     ladder_fpga_activeclock          0.000       -0.115
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[0]            ladder_fpga_packer_dataout_0     0.000       -0.115
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[1]            ladder_fpga_packer_dataout_1     0.000       -0.115
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[2]            ladder_fpga_packer_dataout_2     0.000       -0.115
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[3]            ladder_fpga_packer_dataout_3     0.000       -0.115
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[4]            ladder_fpga_packer_dataout_4     0.000       -0.115
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                        Required           
Instance                       Reference     Type       Pin       Net                          Time         Slack 
                               Clock                                                                              
------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_dataout[0]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[1]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[2]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[3]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[4]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[5]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[6]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[7]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[8]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[9]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.204
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -0.461

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / rdempty
    Ending point:                            ladder_fpga_mux_dataout[0] / sload
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_3     rdempty     Out     0.000     0.000       -         
ladder_fpga_fifo21_empty                                 Net                                            -           -       0.204     -           23(7)     
ladder_fpga_mux_dataout[0]                               dffeas                                         sload       In      -         0.204       -         
============================================================================================================================================================


Path information for path number 2: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.366

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / clkbad[0]
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin           Pin               Arrival     No. of    
Name                                                                Type                                           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[0]     Out     0.000     0.000       -         
clkbad0_i                                                           Net                                            -             -       0.000     -           1         
COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.ff1                         dffeas                                         asdata        In      -         0.000       -         
=========================================================================================================================================================================


Path information for path number 3: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.366

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / clkbad[1]
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin           Pin               Arrival     No. of    
Name                                                                Type                                           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[1]     Out     0.000     0.000       -         
clkbad1_i                                                           Net                                            -             -       0.000     -           1         
COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.ff1                         dffeas                                         asdata        In      -         0.000       -         
=========================================================================================================================================================================


Path information for path number 4: 
    Propagation time:                        0.172
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.194

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / locked
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin        Pin               Arrival     No. of    
Name                                                                Type                                           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     locked     Out     0.000     0.000       -         
pll_40MHz_switchover_locked                                         Net                                            -          -       0.172     -           1         
COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.ff1                        dffeas                                         asdata     In      -         0.172       -         
======================================================================================================================================================================


Path information for path number 5: 
    Propagation time:                        0.204
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.207

    Number of logic level(s):                1
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / rdempty
    Ending point:                            ladder_fpga_mux_dataout[21] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                             Type                                           Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component             dcfifo_work_ladder_fpga_ladder_fpga_arch_3     rdempty     Out     0.000     0.000       -         
ladder_fpga_fifo21_empty                                         Net                                            -           -       0.000     -           23(7)     
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI4RFA     inv                                            I[0]        In      -         0.000       -         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI4RFA     inv                                            OUT[0]      Out     0.000     0.000       -         
dcfifo_component_RNI4RFA                                         Net                                            -           -       0.204     -           1(7)      
ladder_fpga_mux_dataout[21]                                      dffeas                                         d           In      -         0.204       -         
====================================================================================================================================================================


Path information for path number 6: 
    Propagation time:                        0.176
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.190

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / activeclock
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin             Pin               Arrival     No. of    
Name                                                                Type                                           Name            Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     activeclock     Out     0.000     0.000       -         
ladder_fpga_activeclock                                             Net                                            -               -       0.176     -           2         
COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.ff1                        dffeas                                         asdata          In      -         0.176       -         
===========================================================================================================================================================================


Path information for path number 7: 
    Propagation time:                        0.176
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.190

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[0]
    Ending point:                            ladder_fpga_mux_dataout[0] / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin        Pin               Arrival     No. of    
Name                                                     Type                                           Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[0]       Out     0.000     0.000       -         
ladder_fpga_packer_dataout_0                             Net                                            -          -       0.176     -           2         
ladder_fpga_mux_dataout[0]                               dffeas                                         asdata     In      -         0.176       -         
===========================================================================================================================================================


Path information for path number 8: 
    Propagation time:                        0.176
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.190

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[1]
    Ending point:                            ladder_fpga_mux_dataout[1] / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin        Pin               Arrival     No. of    
Name                                                     Type                                           Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[1]       Out     0.000     0.000       -         
ladder_fpga_packer_dataout_1                             Net                                            -          -       0.176     -           2         
ladder_fpga_mux_dataout[1]                               dffeas                                         asdata     In      -         0.176       -         
===========================================================================================================================================================


Path information for path number 9: 
    Propagation time:                        0.176
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.190

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[2]
    Ending point:                            ladder_fpga_mux_dataout[2] / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin        Pin               Arrival     No. of    
Name                                                     Type                                           Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[2]       Out     0.000     0.000       -         
ladder_fpga_packer_dataout_2                             Net                                            -          -       0.176     -           2         
ladder_fpga_mux_dataout[2]                               dffeas                                         asdata     In      -         0.176       -         
===========================================================================================================================================================


Path information for path number 10: 
    Propagation time:                        0.176
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.190

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[3]
    Ending point:                            ladder_fpga_mux_dataout[3] / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin        Pin               Arrival     No. of    
Name                                                     Type                                           Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[3]       Out     0.000     0.000       -         
ladder_fpga_packer_dataout_3                             Net                                            -          -       0.176     -           2         
ladder_fpga_mux_dataout[3]                               dffeas                                         asdata     In      -         0.176       -         
===========================================================================================================================================================



##### END OF TIMING REPORT #####]

@W: MT447 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\pin_assign.sdc":1:0:1:0|Timing constraint (from p:reset_n to all_registers) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
