#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 20 06:50:57 2024
# Process ID: 28136
# Current directory: W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/design_1_cvtcolor_og_0_0_synth_1
# Command line: vivado.exe -log design_1_cvtcolor_og_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cvtcolor_og_0_0.tcl
# Log file: W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/design_1_cvtcolor_og_0_0_synth_1/design_1_cvtcolor_og_0_0.vds
# Journal file: W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/design_1_cvtcolor_og_0_0_synth_1\vivado.jou
# Running On: KVL-TUF, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 25446 MB
#-----------------------------------------------------------
source design_1_cvtcolor_og_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 490.828 ; gain = 177.598
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/vitis_workspace/ip24/att4/hls_component/hls_component'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_cvtcolor_og_0_0
Command: synth_design -top design_1_cvtcolor_og_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4280
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.078 ; gain = 441.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cvtcolor_og_0_0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_cvtcolor_og_0_0/synth/design_1_cvtcolor_og_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_control_s_axi' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_control_s_axi.v:231]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_control_s_axi' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_store' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_srl' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_srl' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_mem' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_mem' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized2' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized2' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_store' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_load' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized3' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_mem__parameterized0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_mem__parameterized0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized3' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_load' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_write' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_burst_converter' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_reg_slice' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_reg_slice' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_burst_converter' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized4' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized2' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized2' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized4' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_throttle' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized5' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized3' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized3' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized5' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized6' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized4' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_srl__parameterized4' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_fifo__parameterized6' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_throttle' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_write' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_read' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized2' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized2' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi_read' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem1_m_axi' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_store' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_srl' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_srl' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_mem' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_mem' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized2' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized2' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_store' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_load' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized3' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_mem__parameterized0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_mem__parameterized0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized3' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_load' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_write' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_burst_converter' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_reg_slice' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_reg_slice' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_burst_converter' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized4' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized2' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized2' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized4' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_throttle' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized5' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized3' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized3' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized5' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized6' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized4' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_srl__parameterized4' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_fifo__parameterized6' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_throttle' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_write' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_read' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized2' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized2' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi_read' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_gmem2_m_axi' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_entry_proc5' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_entry_proc5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_entry_proc5' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_entry_proc5.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_Block_entry1_proc' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Block_entry1_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_Block_entry1_proc' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Block_entry1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_Axi2Mat' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Axi2Mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_Axi2AxiStream' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Axi2AxiStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_flow_control_loop_pipe_sequential_init' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_flow_control_loop_pipe_sequential_init' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_mul_16ns_16ns_32_3_1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_16ns_16ns_32_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_mul_16ns_16ns_32_3_1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_16ns_16ns_32_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_Axi2AxiStream' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Axi2AxiStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_AxiStream2Mat' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_AxiStream2Mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_entry_proc3' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_entry_proc3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_entry_proc3' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_entry_proc3.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_last_blk_pxl_width' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_last_blk_pxl_width.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_last_blk_pxl_width' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_last_blk_pxl_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_AxiStream2MatStream_2_s' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_AxiStream2MatStream_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_mul_32s_32s_32_2_1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_mul_32s_32s_32_2_1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_AxiStream2MatStream_2_s' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_AxiStream2MatStream_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_fifo_w32_d3_S' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_fifo_w32_d3_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w32_d3_S_ShiftReg' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w32_d3_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w32_d3_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w32_d3_S_ShiftReg' of module 'cvtcolor_og_fifo_w32_d3_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w32_d3_S' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_fifo_w4_d2_S' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_fifo_w4_d2_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w4_d2_S_ShiftReg' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w4_d2_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w4_d2_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w4_d2_S_ShiftReg' of module 'cvtcolor_og_fifo_w4_d2_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w4_d2_S' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_AxiStream2Mat' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_AxiStream2Mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_fifo_w512_d2_S' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w512_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_fifo_w512_d2_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w512_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w512_d2_S_ShiftReg' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w512_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w512_d2_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w512_d2_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w512_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w512_d2_S_ShiftReg' of module 'cvtcolor_og_fifo_w512_d2_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w512_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w512_d2_S' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w512_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_fifo_w32_d2_S' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_fifo_w32_d2_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w32_d2_S_ShiftReg' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w32_d2_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w32_d2_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w32_d2_S_ShiftReg' of module 'cvtcolor_og_fifo_w32_d2_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w32_d2_S' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_start_for_AxiStream2Mat_U0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_start_for_AxiStream2Mat_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_start_for_AxiStream2Mat_U0_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_start_for_AxiStream2Mat_U0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_start_for_AxiStream2Mat_U0_ShiftReg' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_start_for_AxiStream2Mat_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_start_for_AxiStream2Mat_U0_ShiftReg' is unconnected for instance 'U_cvtcolor_og_start_for_AxiStream2Mat_U0_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_start_for_AxiStream2Mat_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_start_for_AxiStream2Mat_U0_ShiftReg' of module 'cvtcolor_og_start_for_AxiStream2Mat_U0_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_start_for_AxiStream2Mat_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_start_for_AxiStream2Mat_U0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_start_for_AxiStream2Mat_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_Axi2Mat' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Axi2Mat.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_mul_8ns_15ns_22_1_1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_8ns_15ns_22_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_mul_8ns_15ns_22_1_1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_8ns_15ns_22_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_Mat2Axi' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Mat2Axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_entry_proc4' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_entry_proc4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_entry_proc4' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_entry_proc4.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_addrbound' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_addrbound.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_addrbound' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_addrbound.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_Mat2Axi_Block_entry24_proc' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Mat2Axi_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_Mat2Axi_Block_entry24_proc' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Mat2Axi_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_Mat2AxiStream' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_Mat2AxiStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_entry_proc' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_entry_proc' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_last_blk_pxl_width_1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_last_blk_pxl_width_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_last_blk_pxl_width_1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_last_blk_pxl_width_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_MatStream2AxiStream_2_s' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_MatStream2AxiStream_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_mul_16ns_16ns_32_1_1' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_16ns_16ns_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_mul_16ns_16ns_32_1_1' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_16ns_16ns_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_MatStream2AxiStream_2_s' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_MatStream2AxiStream_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cvtcolor_og_fifo_w16_d3_S' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w16_d3_S.v:11]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w16_d3_S_ShiftReg' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w16_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w16_d3_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w16_d3_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w16_d3_S_ShiftReg' of module 'cvtcolor_og_fifo_w16_d3_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w16_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w16_d3_S' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w32_d3_S_x_ShiftReg' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S_x.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w32_d3_S_x_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w32_d3_S_x_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w32_d3_S_x_ShiftReg' of module 'cvtcolor_og_fifo_w32_d3_S_x_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S_x.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w32_d3_S_x' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d3_S_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w4_d2_S_x_ShiftReg' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S_x.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w4_d2_S_x_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w4_d2_S_x_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w4_d2_S_x_ShiftReg' of module 'cvtcolor_og_fifo_w4_d2_S_x_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S_x.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cvtcolor_og_fifo_w4_d2_S_x' (0#1) [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w4_d2_S_x.v:11]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w64_d4_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w64_d4_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w64_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w64_d4_S_ShiftReg' of module 'cvtcolor_og_fifo_w64_d4_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w64_d4_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w16_d2_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w16_d2_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w16_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w16_d2_S_ShiftReg' of module 'cvtcolor_og_fifo_w16_d2_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w16_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w512_d2_S_x_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w512_d2_S_x_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w512_d2_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w512_d2_S_x_ShiftReg' of module 'cvtcolor_og_fifo_w512_d2_S_x_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w512_d2_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w64_d5_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w64_d5_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w64_d5_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w64_d5_S_ShiftReg' of module 'cvtcolor_og_fifo_w64_d5_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w64_d5_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w32_d4_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w32_d4_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w32_d4_S_ShiftReg' of module 'cvtcolor_og_fifo_w32_d4_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d4_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w32_d2_S_x_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w32_d2_S_x_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d2_S_x.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w32_d2_S_x_ShiftReg' of module 'cvtcolor_og_fifo_w32_d2_S_x_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w32_d2_S_x.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w24_d2_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w24_d2_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w24_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w24_d2_S_ShiftReg' of module 'cvtcolor_og_fifo_w24_d2_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w24_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_fifo_w8_d2_S_ShiftReg' is unconnected for instance 'U_cvtcolor_og_fifo_w8_d2_S_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_fifo_w8_d2_S_ShiftReg' of module 'cvtcolor_og_fifo_w8_d2_S_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0_ShiftReg' is unconnected for instance 'U_cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0_ShiftReg' [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0_ShiftReg' of module 'cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0_ShiftReg' has 6 connections declared, but only 5 given [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0.v:50]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_control_s_axi.v:310]
WARNING: [Synth 8-7129] Port reset in module cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cvtcolor_og_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cvtcolor_og_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cvtcolor_og_fifo_w32_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cvtcolor_og_fifo_w32_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cvtcolor_og_fifo_w24_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cvtcolor_og_fifo_w24_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cvtcolor_og_fifo_w32_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cvtcolor_og_fifo_w64_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cvtcolor_og_fifo_w512_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cvtcolor_og_fifo_w512_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cvtcolor_og_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cvtcolor_og_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cvtcolor_og_fifo_w64_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_num_data_valid[2] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_num_data_valid[1] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_num_data_valid[0] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_fifo_cap[2] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_fifo_cap[1] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ldata_fifo_cap[0] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_AWREADY in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_ARREADY in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RVALID in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[511] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[510] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[509] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[508] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[507] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[506] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[505] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[504] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[503] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[502] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[501] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[500] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[499] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[498] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[497] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[496] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[495] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[494] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[493] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[492] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[491] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[490] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[489] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[488] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[487] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[486] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[485] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[484] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[483] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[482] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[481] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[480] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[479] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[478] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[477] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[476] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[475] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[474] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[473] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[472] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[471] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[470] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[469] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[468] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[467] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[466] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[465] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[464] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[463] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[462] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[461] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[460] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[459] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[458] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[457] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[456] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[455] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[454] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[453] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[452] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[451] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[450] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[449] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[448] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[447] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[446] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[445] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[444] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[443] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[442] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[441] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[440] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[439] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[438] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[437] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[436] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[435] in module cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.297 ; gain = 677.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1603.297 ; gain = 677.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1603.297 ; gain = 677.316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_cvtcolor_og_0_0/constraints/cvtcolor_og_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ip/design_1_cvtcolor_og_0_0/constraints/cvtcolor_og_ooc.xdc] for cell 'inst'
Parsing XDC File [W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/design_1_cvtcolor_og_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/design_1_cvtcolor_og_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1811.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1880.551 ; gain = 68.793
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/design_1_cvtcolor_og_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cvtcolor_og_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cvtcolor_og_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvtcolor_og_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvtcolor_og_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln1067_reg_876_reg' and it is trimmed from '512' to '24' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v:435]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln1071_reg_886_reg' and it is trimmed from '512' to '24' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v:436]
WARNING: [Synth 8-3936] Found unconnected internal register 'val_2_reg_881_reg' and it is trimmed from '512' to '24' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v:450]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cvtcolor_og_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cvtcolor_og_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvtcolor_og_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvtcolor_og_gmem1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvtcolor_og_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cvtcolor_og_gmem2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   52 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 2     
	   3 Input   27 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 42    
	   2 Input    4 Bit       Adders := 26    
	   2 Input    3 Bit       Adders := 54    
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	              577 Bit    Registers := 2     
	              576 Bit    Registers := 2     
	              514 Bit    Registers := 2     
	              513 Bit    Registers := 4     
	              512 Bit    Registers := 10    
	              504 Bit    Registers := 1     
	              503 Bit    Registers := 1     
	               96 Bit    Registers := 12    
	               72 Bit    Registers := 6     
	               64 Bit    Registers := 15    
	               58 Bit    Registers := 2     
	               52 Bit    Registers := 4     
	               32 Bit    Registers := 36    
	               24 Bit    Registers := 14    
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 33    
	                3 Bit    Registers := 53    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 333   
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	             127K Bit	(255 X 514 bit)          RAMs := 2     
	               8K Bit	(15 X 576 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  513 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 10    
	   2 Input   96 Bit        Muxes := 4     
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 18    
	   2 Input   52 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 17    
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 6     
	   4 Input   15 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 1     
	  15 Input   14 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 7     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 21    
	   2 Input    5 Bit        Muxes := 36    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 35    
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 17    
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 202   
	   3 Input    2 Bit        Muxes := 30    
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 361   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg' and it is trimmed from '32' to '22' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_16ns_16ns_32_3_1.v:49]
DSP Report: Generating DSP grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg is absorbed into DSP grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: register grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg is absorbed into DSP grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: register grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg is absorbed into DSP grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: operator grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/mul_16ns_16ns_32_1_1_U96/tmp_product is absorbed into DSP grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg is absorbed into DSP grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg.
DSP Report: register grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg is absorbed into DSP grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg.
DSP Report: register grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg is absorbed into DSP grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg.
DSP Report: register grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg is absorbed into DSP grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg.
DSP Report: operator grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/tmp_product is absorbed into DSP grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg' and it is trimmed from '32' to '24' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mul_16ns_16ns_32_3_1.v:49]
DSP Report: Generating DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg.
DSP Report: register grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg.
DSP Report: register grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg.
DSP Report: operator grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg.
DSP Report: Generating DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: Generating DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg.
DSP Report: operator grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg.
DSP Report: operator grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg.
DSP Report: Generating DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: register grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: Generating DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg.
DSP Report: register grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg.
DSP Report: operator grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg.
DSP Report: operator grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '23' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '23' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '22' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '22' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '23' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '22' bits. [w:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.gen/sources_1/bd/design_1/ipshared/5be3/hdl/verilog/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.v:33]
DSP Report: Generating DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((A:0xe98)'*B2)'.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((A:0x2646)*B2)')'.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mul_ln886_reg_207_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mul_8ns_15ns_22_1_1_U62/tmp_product is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x4b23)')')'.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/m is absorbed into DSP grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-5784] Optimized 576 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module cvtcolor_og_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module cvtcolor_og_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module cvtcolor_og_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module cvtcolor_og_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module cvtcolor_og_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module cvtcolor_og_gmem1_m_axi_write.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
 Sort Area is cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s grp_Mat2Axi_fu_60/addrbound_U0/mul_16ns_16ns_32_3_1_U77/buff0_reg_2 : 0 0 : 2337 2337 : Used 1 time 100
 Sort Area is cvtcolor_og__GB2 grp_Axi2Mat_fu_82/Axi2AxiStream_U0/mul_16ns_16ns_32_3_1_U9/buff0_reg_4 : 0 0 : 2330 2330 : Used 1 time 100
 Sort Area is cvtcolor_og__GB2 grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product_5 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is cvtcolor_og__GB2 grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product_5 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is cvtcolor_og__GB2 grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product_8 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is cvtcolor_og__GB2 grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/tmp_product_8 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is cvtcolor_og__GB2 grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U64/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg_e : 0 0 : 3189 3189 : Used 1 time 0
 Sort Area is cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/bound_reg_169_reg_0 : 0 0 : 2330 2330 : Used 1 time 0
 Sort Area is cvtcolor_og__GB2 grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg_b : 0 0 : 1369 1917 : Used 1 time 0
 Sort Area is cvtcolor_og__GB2 grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg_b : 0 1 : 548 1917 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_0/gmem2_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 576(READ_FIRST)   | W |   | 15 x 576(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst/i_0/gmem1_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 514(READ_FIRST)  | W |   | 255 x 514(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s     | (A2*B2)'                 | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s     | (A2*B'')'                | 17     | 17     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s      | (A2*B2)'                 | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s      | A2*B                     | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s      | (PCIN>>17)+A*B           | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s      | A2*B2                    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s      | (PCIN>>17)+A2*B          | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s         | ((A:0xe98)'*B2)'         | 9      | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s         | (PCIN+((A:0x2646)*B2)')' | 15     | 9      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1 | (C+(A''*(B:0x4b23)')')'  | 23     | 18     | 23     | -      | 23     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_0/gmem2_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 576(READ_FIRST)   | W |   | 15 x 576(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst/i_0/gmem1_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 514(READ_FIRST)  | W |   | 255 x 514(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:02:11 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cvtcolor_og | Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_789_pp0_iter4_reg_reg[0] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|cvtcolor_og | Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/bLast_width_reg_781_pp0_iter4_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cvtcolor_og | Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/ap_loop_exit_ready_pp0_iter4_reg_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cvtcolor_og | bgr2gray_16_0_1080_1920_1_2_2_U0/grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/ap_loop_exit_ready_pp0_iter4_reg_reg                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 577    | 577        | 577    | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[2]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]    | 577    | 577        | 577    | 0       | 0      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__14    | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__15    | SRL_SIG_reg[3] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__16    | SRL_SIG_reg[4] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__17    | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s      | ((A'*B')')'       | 16     | 16     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s      | (A'*B')'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s      | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s      | (PCIN>>17+A'*B')' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s         | (A'*B)'           | 8      | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s         | (PCIN+(A*B')')'   | 14     | 8      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1 | (C+(A''*B)')'     | 8      | 15     | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s     | (A'*B')'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s     | (A'*B'')'         | 16     | 16     | -      | -      | 22     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   246|
|2     |DSP48E1  |     9|
|10    |LUT1     |   209|
|11    |LUT2     |   282|
|12    |LUT3     |  1477|
|13    |LUT4     |  2300|
|14    |LUT5     |  1012|
|15    |LUT6     |   953|
|16    |MUXF7    |    49|
|17    |MUXF8    |     9|
|18    |RAMB18E1 |     1|
|19    |RAMB36E1 |    15|
|21    |SRL16E   |  1076|
|22    |FDRE     |  9095|
|23    |FDSE     |   116|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1880.551 ; gain = 954.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:01:56 . Memory (MB): peak = 1880.551 ; gain = 677.316
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1880.551 ; gain = 954.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1880.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1880.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a607d73f
INFO: [Common 17-83] Releasing license: Synthesis
254 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 1880.551 ; gain = 1375.578
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1880.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/design_1_cvtcolor_og_0_0_synth_1/design_1_cvtcolor_og_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cvtcolor_og_0_0, cache-ID = 89ebb6cf9db113da
INFO: [Coretcl 2-1174] Renamed 123 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1880.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'W:/vivado/cvtcolor-gray-8/cvtcolor-gray-8.runs/design_1_cvtcolor_og_0_0_synth_1/design_1_cvtcolor_og_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cvtcolor_og_0_0_utilization_synth.rpt -pb design_1_cvtcolor_og_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 06:53:45 2024...
