Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Fri Aug  2 15:05:38 2024
| Host              : Zakk_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file MPSQ_timing_summary_routed.rpt -pb MPSQ_timing_summary_routed.pb -rpx MPSQ_timing_summary_routed.rpx -warn_on_violation
| Design            : MPSQ
| Device            : xcvu19p-fsvb3824
| Speed File        : -1  PRODUCTION 1.30 11-11-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (138)
6. checking no_output_delay (106)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (138)
--------------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (106)
---------------------------------
 There are 106 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.180       -5.792                     92                54613        0.002        0.000                      0                54613        0.927        0.000                       0                 23196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.180       -5.792                     92                54613        0.002        0.000                      0                54613        0.927        0.000                       0                 23196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           92  Failing Endpoints,  Worst Slack       -0.180ns,  Total Violation       -5.792ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.557ns (60.466%)  route 1.018ns (39.534%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 6.531 - 3.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.413ns (routing 1.764ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.608ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.413     4.301    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.963     5.264 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=12, routed)          0.416     5.680    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[9]
    SLICE_X417Y494       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     5.796 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0/O
                         net (fo=1, routed)           0.010     5.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0_n_14
    SLICE_X417Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.001 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0/CO[7]
                         net (fo=1, routed)           0.028     6.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0_n_14
    SLICE_X417Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.102 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_458__0/CO[2]
                         net (fo=1, routed)           0.159     6.261    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X417Y497       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.408 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0/O
                         net (fo=2, routed)           0.162     6.570    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0_n_14
    SLICE_X417Y497       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     6.633 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_81__1_comp/O
                         net (fo=4, routed)           0.243     6.876    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.953     6.531    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.634     7.166    
                         clock uncertainty           -0.035     7.130    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.434     6.696    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 1.557ns (60.490%)  route 1.017ns (39.510%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 6.531 - 3.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.413ns (routing 1.764ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.608ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.413     4.301    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.963     5.264 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=12, routed)          0.416     5.680    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[9]
    SLICE_X417Y494       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     5.796 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0/O
                         net (fo=1, routed)           0.010     5.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0_n_14
    SLICE_X417Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.001 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0/CO[7]
                         net (fo=1, routed)           0.028     6.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0_n_14
    SLICE_X417Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.102 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_458__0/CO[2]
                         net (fo=1, routed)           0.159     6.261    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X417Y497       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.408 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0/O
                         net (fo=2, routed)           0.162     6.570    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0_n_14
    SLICE_X417Y497       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     6.633 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_81__1_comp/O
                         net (fo=4, routed)           0.242     6.875    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.953     6.531    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.634     7.166    
                         clock uncertainty           -0.035     7.130    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.434     6.696    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 1.557ns (60.654%)  route 1.010ns (39.346%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 6.531 - 3.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.413ns (routing 1.764ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.608ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.413     4.301    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.963     5.264 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=12, routed)          0.416     5.680    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[9]
    SLICE_X417Y494       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     5.796 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0/O
                         net (fo=1, routed)           0.010     5.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0_n_14
    SLICE_X417Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.001 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0/CO[7]
                         net (fo=1, routed)           0.028     6.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0_n_14
    SLICE_X417Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.102 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_458__0/CO[2]
                         net (fo=1, routed)           0.159     6.261    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X417Y497       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.408 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0/O
                         net (fo=2, routed)           0.162     6.570    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0_n_14
    SLICE_X417Y497       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     6.633 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_81__1_comp/O
                         net (fo=4, routed)           0.235     6.868    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.953     6.531    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.634     7.166    
                         clock uncertainty           -0.035     7.130    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[3])
                                                     -0.434     6.696    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 1.557ns (60.678%)  route 1.009ns (39.322%))
  Logic Levels:           5  (CARRY8=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 6.531 - 3.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.413ns (routing 1.764ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.608ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.413     4.301    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.963     5.264 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=12, routed)          0.416     5.680    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[9]
    SLICE_X417Y494       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     5.796 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0/O
                         net (fo=1, routed)           0.010     5.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_487__0_n_14
    SLICE_X417Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.001 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0/CO[7]
                         net (fo=1, routed)           0.028     6.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_473__0_n_14
    SLICE_X417Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.102 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_458__0/CO[2]
                         net (fo=1, routed)           0.159     6.261    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_3_fu_511_p2
    SLICE_X417Y497       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     6.408 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0/O
                         net (fo=2, routed)           0.162     6.570    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_364__0_n_14
    SLICE_X417Y497       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     6.633 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_81__1_comp/O
                         net (fo=4, routed)           0.234     6.867    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.953     6.531    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.634     7.166    
                         clock uncertainty           -0.035     7.130    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.434     6.696    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.161ns (39.733%)  route 1.761ns (60.267%))
  Logic Levels:           9  (CARRY8=6 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 6.195 - 3.000 ) 
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.067ns (routing 1.764ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.608ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.067     3.955    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_clk_IBUF_BUFG
    SLICE_X354Y516       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y516       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.051 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[0]/Q
                         net (fo=1, routed)           0.146     4.197    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311[0]
    SLICE_X354Y516       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     4.435 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.463    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_2_n_14
    SLICE_X354Y517       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.609 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_2/O[7]
                         net (fo=2, routed)           0.311     4.920    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/sub_ln69_fu_247_p2[15]
    SLICE_X353Y516       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.020 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[15]_i_3/O
                         net (fo=1, routed)           0.011     5.031    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[15]_i_3_n_14
    SLICE_X353Y516       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     5.179 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.207    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1_n_14
    SLICE_X353Y517       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.230 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.258    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[23]_i_1_n_14
    SLICE_X353Y518       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104     5.362 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[31]_i_2/O[1]
                         net (fo=6, routed)           0.373     5.735    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_return[25]
    SLICE_X352Y513       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     5.799 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_CS_fsm[79]_i_13/O
                         net (fo=1, routed)           0.008     5.807    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_CS_fsm[79]_i_13_n_14
    SLICE_X352Y513       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.202     6.009 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_CS_fsm_reg[79]_i_2/CO[7]
                         net (fo=3, routed)           0.765     6.774    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/lopt_43
    SLICE_X347Y515       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     6.814 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_delete_patch_fu_533/i_0_LOPT_REMAP_2_comp_1/O
                         net (fo=1, routed)           0.063     6.877    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_NS_fsm__0[81]
    SLICE_X347Y515       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.617     6.195    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X347Y515       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]/C
                         clock pessimism              0.525     6.720    
                         clock uncertainty           -0.035     6.685    
    SLICE_X347Y515       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     6.712    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_CS_fsm_reg[81]
  -------------------------------------------------------------------
                         required time                          6.712    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.543ns (61.230%)  route 0.977ns (38.770%))
  Logic Levels:           5  (CARRY8=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 6.533 - 3.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.412ns (routing 1.764ns, distribution 1.648ns)
  Clock Net Delay (Destination): 2.955ns (routing 1.608ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.412     4.300    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.055     5.355 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=14, routed)          0.381     5.736    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTADOUT[0]
    SLICE_X416Y494       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     5.775 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_472__0/O
                         net (fo=1, routed)           0.011     5.786    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_472__0_n_14
    SLICE_X416Y494       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.024 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454__0/CO[7]
                         net (fo=1, routed)           0.028     6.052    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454__0_n_14
    SLICE_X416Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.125 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_363__0/CO[2]
                         net (fo=2, routed)           0.144     6.269    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_2_fu_505_p2
    SLICE_X417Y495       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     6.307 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_220__0_comp_1/O
                         net (fo=1, routed)           0.112     6.419    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/lopt_3
    SLICE_X417Y497       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     6.519 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/i_0_LOPT_REMAP_comp_1/O
                         net (fo=4, routed)           0.301     6.820    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.955     6.533    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.634     7.168    
                         clock uncertainty           -0.035     7.132    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.434     6.698    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 1.047ns (33.133%)  route 2.113ns (66.867%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns = ( 6.329 - 3.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.918ns (routing 1.764ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.608ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.918     3.806    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/ap_clk_IBUF_BUFG
    SLICE_X342Y516       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X342Y516       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.902 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/ap_CS_fsm_reg[24]/Q
                         net (fo=203, routed)         1.079     4.981    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/icmp_ln1502_1_reg_867_reg[0]_0[0]
    SLICE_X368Y515       LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.205     5.186 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/empty_reg_775[3]_i_1__0/O
                         net (fo=7, routed)           0.183     5.369    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/ppl_assign4_reg_1169_reg[31][3]
    SLICE_X368Y515       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     5.408 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903[10]_i_112__0/O
                         net (fo=1, routed)           0.010     5.418    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903[10]_i_112__0_n_14
    SLICE_X368Y515       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     5.613 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[10]_i_67__0/CO[7]
                         net (fo=1, routed)           0.028     5.641    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[10]_i_67__0_n_14
    SLICE_X368Y516       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.664 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[10]_i_65__0/CO[7]
                         net (fo=1, routed)           0.028     5.692    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[10]_i_65__0_n_14
    SLICE_X368Y517       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     5.801 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[10]_i_46__1/O[4]
                         net (fo=2, routed)           0.345     6.146    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/add_ln1507_fu_564_p2[20]
    SLICE_X369Y515       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     6.259 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/temp_start_reg_903[10]_i_22__1/O
                         net (fo=1, routed)           0.011     6.270    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/temp_start_reg_903[10]_i_22__1_n_14
    SLICE_X369Y515       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.203     6.473 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/temp_start_reg_903_reg[10]_i_3__1/CO[7]
                         net (fo=11, routed)          0.371     6.844    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/p_1_in
    SLICE_X376Y514       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     6.908 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/temp_start_reg_903[6]_i_1__1/O
                         net (fo=1, routed)           0.058     6.966    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_fu_625_p3[6]
    SLICE_X376Y514       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.751     6.329    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X376Y514       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[6]/C
                         clock pessimism              0.525     6.854    
                         clock uncertainty           -0.035     6.819    
    SLICE_X376Y514       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.846    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[6]
  -------------------------------------------------------------------
                         required time                          6.846    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.543ns (61.352%)  route 0.972ns (38.648%))
  Logic Levels:           5  (CARRY8=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 6.533 - 3.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.412ns (routing 1.764ns, distribution 1.648ns)
  Clock Net Delay (Destination): 2.955ns (routing 1.608ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.412     4.300    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.055     5.355 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=14, routed)          0.381     5.736    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTADOUT[0]
    SLICE_X416Y494       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     5.775 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_472__0/O
                         net (fo=1, routed)           0.011     5.786    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_472__0_n_14
    SLICE_X416Y494       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.024 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454__0/CO[7]
                         net (fo=1, routed)           0.028     6.052    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454__0_n_14
    SLICE_X416Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.125 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_363__0/CO[2]
                         net (fo=2, routed)           0.144     6.269    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_2_fu_505_p2
    SLICE_X417Y495       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     6.307 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_220__0_comp_1/O
                         net (fo=1, routed)           0.112     6.419    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/lopt_3
    SLICE_X417Y497       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     6.519 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/i_0_LOPT_REMAP_comp_1/O
                         net (fo=4, routed)           0.296     6.815    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.955     6.533    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.634     7.168    
                         clock uncertainty           -0.035     7.132    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.434     6.698    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.543ns (61.548%)  route 0.964ns (38.452%))
  Logic Levels:           5  (CARRY8=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 6.533 - 3.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.412ns (routing 1.764ns, distribution 1.648ns)
  Clock Net Delay (Destination): 2.955ns (routing 1.608ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.412     4.300    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.055     5.355 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=14, routed)          0.381     5.736    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTADOUT[0]
    SLICE_X416Y494       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     5.775 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_472__0/O
                         net (fo=1, routed)           0.011     5.786    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_472__0_n_14
    SLICE_X416Y494       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.024 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454__0/CO[7]
                         net (fo=1, routed)           0.028     6.052    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454__0_n_14
    SLICE_X416Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.125 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_363__0/CO[2]
                         net (fo=2, routed)           0.144     6.269    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_2_fu_505_p2
    SLICE_X417Y495       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     6.307 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_220__0_comp_1/O
                         net (fo=1, routed)           0.112     6.419    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/lopt_3
    SLICE_X417Y497       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     6.519 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/i_0_LOPT_REMAP_comp_1/O
                         net (fo=4, routed)           0.288     6.807    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.955     6.533    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.634     7.168    
                         clock uncertainty           -0.035     7.132    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[3])
                                                     -0.434     6.698    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 1.543ns (61.597%)  route 0.962ns (38.403%))
  Logic Levels:           5  (CARRY8=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 6.533 - 3.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.412ns (routing 1.764ns, distribution 1.648ns)
  Clock Net Delay (Destination): 2.955ns (routing 1.608ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.412     4.300    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y99         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.055     5.355 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=14, routed)          0.381     5.736    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTADOUT[0]
    SLICE_X416Y494       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     5.775 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_472__0/O
                         net (fo=1, routed)           0.011     5.786    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_472__0_n_14
    SLICE_X416Y494       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.024 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454__0/CO[7]
                         net (fo=1, routed)           0.028     6.052    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_454__0_n_14
    SLICE_X416Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     6.125 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_363__0/CO[2]
                         net (fo=2, routed)           0.144     6.269    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_2_fu_505_p2
    SLICE_X417Y495       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     6.307 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_220__0_comp_1/O
                         net (fo=1, routed)           0.112     6.419    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/lopt_3
    SLICE_X417Y497       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     6.519 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/i_0_LOPT_REMAP_comp_1/O
                         net (fo=4, routed)           0.286     6.805    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    AU48                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     3.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.955     6.533    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y99         RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.634     7.168    
                         clock uncertainty           -0.035     7.132    
    RAMB36_X7Y99         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[2])
                                                     -0.434     6.698    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                 -0.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/b_V_reg_663_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.130ns (54.622%)  route 0.108ns (45.378%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.174ns
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.867ns (routing 1.608ns, distribution 1.259ns)
  Clock Net Delay (Destination): 3.286ns (routing 1.764ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.867     3.445    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/ap_clk_IBUF_BUFG
    SLICE_X417Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X417Y484       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     3.516 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg_reg[13]/Q
                         net (fo=2, routed)           0.096     3.612    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_pp0_iter5_reg[13]
    SLICE_X418Y484       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.059     3.671 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/p_0_out_inferred__2/i___62_carry__0/O[6]
                         net (fo=1, routed)           0.012     3.683    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215_ap_return[14]
    SLICE_X418Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/b_V_reg_663_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.286     4.174    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ap_clk_IBUF_BUFG
    SLICE_X418Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/b_V_reg_663_reg[14]/C
                         clock pessimism             -0.546     3.628    
    SLICE_X418Y484       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     3.681    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/b_V_reg_663_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.681    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter4_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.069ns (29.487%)  route 0.165ns (70.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.862ns (routing 1.608ns, distribution 1.254ns)
  Clock Net Delay (Destination): 3.272ns (routing 1.764ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.862     3.440    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/ap_clk_IBUF_BUFG
    SLICE_X416Y499       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter4_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y499       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.509 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter4_reg_reg[13]/Q
                         net (fo=1, routed)           0.165     3.674    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter4_reg[13]
    SLICE_X418Y499       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.272     4.160    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/ap_clk_IBUF_BUFG
    SLICE_X418Y499       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[13]/C
                         clock pessimism             -0.546     3.614    
    SLICE_X418Y499       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     3.669    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/a_V_reg_658_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.182%)  route 0.092ns (41.818%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.875ns (routing 1.608ns, distribution 1.267ns)
  Clock Net Delay (Destination): 3.269ns (routing 1.764ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.875     3.453    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/ap_clk_IBUF_BUFG
    SLICE_X419Y501       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y501       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     3.523 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg_reg[18]/Q
                         net (fo=2, routed)           0.069     3.592    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/z_i_read_reg_263_pp0_iter5_reg[18]
    SLICE_X418Y501       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.027     3.619 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/i___62_carry__1_i_6__3/O
                         net (fo=1, routed)           0.011     3.630    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/i___62_carry__1_i_6__3_n_14
    SLICE_X418Y501       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.031     3.661 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/p_0_out_inferred__2/i___62_carry__1/O[2]
                         net (fo=1, routed)           0.012     3.673    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202_ap_return[18]
    SLICE_X418Y501       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/a_V_reg_658_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.269     4.157    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ap_clk_IBUF_BUFG
    SLICE_X418Y501       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/a_V_reg_658_reg[18]/C
                         clock pessimism             -0.546     3.611    
    SLICE_X418Y501       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.053     3.664    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/a_V_reg_658_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/shifted_Align_2_reg_451_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.097ns (51.053%)  route 0.093ns (48.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.959ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      2.719ns (routing 1.608ns, distribution 1.111ns)
  Clock Net Delay (Destination): 3.071ns (routing 1.764ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.719     3.297    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X349Y536       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/shifted_Align_2_reg_451_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y536       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.367 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/shifted_Align_2_reg_451_reg[30]/Q
                         net (fo=3, routed)           0.068     3.435    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/A[30]
    SLICE_X351Y536       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.027     3.462 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473[30]_i_1/O
                         net (fo=1, routed)           0.025     3.487    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473[30]_i_1_n_14
    SLICE_X351Y536       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.071     3.959    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X351Y536       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473_reg[30]/C
                         clock pessimism             -0.534     3.425    
    SLICE_X351Y536       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     3.478    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phi_ln166_reg_473_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/sext_ln43_reg_629_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/z_i_read_reg_263_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.070ns (27.237%)  route 0.187ns (72.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      2.786ns (routing 1.608ns, distribution 1.178ns)
  Clock Net Delay (Destination): 3.141ns (routing 1.764ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.786     3.364    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ap_clk_IBUF_BUFG
    SLICE_X390Y485       FDSE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/sext_ln43_reg_629_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X390Y485       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.434 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/sext_ln43_reg_629_reg[19]/Q
                         net (fo=3, routed)           0.187     3.621    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/sext_ln43_reg_629[19]
    SLICE_X390Y479       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/z_i_read_reg_263_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.141     4.029    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/ap_clk_IBUF_BUFG
    SLICE_X390Y479       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/z_i_read_reg_263_reg[19]/C
                         clock pessimism             -0.471     3.558    
    SLICE_X390Y479       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.611    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/z_i_read_reg_263_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.611    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/add_ln1640_reg_296_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/j_reg_76_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.070ns (23.729%)  route 0.225ns (76.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.139ns
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      2.864ns (routing 1.608ns, distribution 1.256ns)
  Clock Net Delay (Destination): 3.251ns (routing 1.764ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.864     3.442    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_clk_IBUF_BUFG
    SLICE_X408Y539       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/add_ln1640_reg_296_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X408Y539       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     3.512 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/add_ln1640_reg_296_reg[27]/Q
                         net (fo=3, routed)           0.225     3.737    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/add_ln1640_reg_296_reg[27]
    SLICE_X408Y542       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/j_reg_76_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.251     4.139    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_clk_IBUF_BUFG
    SLICE_X408Y542       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/j_reg_76_reg[27]/C
                         clock pessimism             -0.466     3.673    
    SLICE_X408Y542       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     3.727    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/j_reg_76_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.727    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/add_ln1662_reg_245_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/j_reg_65_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.070ns (38.674%)  route 0.111ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.950ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Net Delay (Source):      2.724ns (routing 1.608ns, distribution 1.116ns)
  Clock Net Delay (Destination): 3.062ns (routing 1.764ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.724     3.302    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/ap_clk_IBUF_BUFG
    SLICE_X270Y549       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/add_ln1662_reg_245_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y549       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     3.372 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/add_ln1662_reg_245_reg[26]/Q
                         net (fo=2, routed)           0.111     3.483    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/add_ln1662_reg_245[26]
    SLICE_X273Y549       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/j_reg_65_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.062     3.950    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/ap_clk_IBUF_BUFG
    SLICE_X273Y549       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/j_reg_65_reg[26]/C
                         clock pessimism             -0.532     3.418    
    SLICE_X273Y549       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     3.473    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findStartIndex_fu_292/j_reg_65_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/select_ln1406_reg_1006_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/add_ln1417_1_reg_1027_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.070ns (38.462%)  route 0.112ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.955ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      2.726ns (routing 1.608ns, distribution 1.118ns)
  Clock Net Delay (Destination): 3.067ns (routing 1.764ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.726     3.304    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/ap_clk_IBUF_BUFG
    SLICE_X359Y510       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/select_ln1406_reg_1006_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X359Y510       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.374 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/select_ln1406_reg_1006_reg[0]/Q
                         net (fo=1, routed)           0.112     3.486    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/select_ln1406_reg_1006[0]
    SLICE_X359Y508       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/add_ln1417_1_reg_1027_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.067     3.955    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/ap_clk_IBUF_BUFG
    SLICE_X359Y508       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/add_ln1417_1_reg_1027_reg[0]/C
                         clock pessimism             -0.534     3.421    
    SLICE_X359Y508       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     3.476    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/add_ln1417_1_reg_1027_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter4_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter5_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.072ns (36.000%)  route 0.128ns (64.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      2.762ns (routing 1.608ns, distribution 1.154ns)
  Clock Net Delay (Destination): 3.120ns (routing 1.764ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.762     3.340    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/ap_clk_IBUF_BUFG
    SLICE_X366Y495       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter4_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X366Y495       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     3.412 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter4_reg_reg[27]/Q
                         net (fo=1, routed)           0.128     3.540    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter4_reg[27]
    SLICE_X361Y495       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter5_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.120     4.008    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/ap_clk_IBUF_BUFG
    SLICE_X361Y495       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter5_reg_reg[27]/C
                         clock pessimism             -0.534     3.474    
    SLICE_X361Y495       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     3.529    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/z_i_read_reg_263_pp0_iter5_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.529    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_pp0_iter1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.072ns (40.678%)  route 0.105ns (59.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      2.856ns (routing 1.608ns, distribution 1.248ns)
  Clock Net Delay (Destination): 3.203ns (routing 1.764ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.258     0.258 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.258    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.258 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.554    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.578 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       2.856     3.434    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/ap_clk_IBUF_BUFG
    SLICE_X399Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X399Y484       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     3.506 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_reg[20]/Q
                         net (fo=1, routed)           0.105     3.611    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258[20]
    SLICE_X400Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_pp0_iter1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU48                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AU48                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    ap_clk_IBUF_inst/OUT
    AU48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.860    ap_clk_IBUF
    BUFGCE_X0Y192        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.888 r  ap_clk_IBUF_BUFG_inst/O
    X6Y8 (CLOCK_ROOT)    net (fo=23567, routed)       3.203     4.091    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/ap_clk_IBUF_BUFG
    SLICE_X400Y484       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_pp0_iter1_reg_reg[20]/C
                         clock pessimism             -0.546     3.545    
    SLICE_X400Y484       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     3.600    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_j_read_reg_258_pp0_iter1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X6Y108   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X6Y109   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y107   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y106   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y206   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y206   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y210   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y210   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X6Y106   patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB36_X6Y106   patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X414Y490  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_241/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X419Y500  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X373Y473  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X402Y480  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X414Y500  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X367Y466  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X402Y480  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_241/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X367Y466  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X361Y495  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X361Y495  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_getShadows_fu_517/grp_straightLineProjectorFromLayerIJtoK_fu_245/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X397Y484  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_228/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X367Y472  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_241/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X387Y525  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_568/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X419Y488  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X397Y484  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_202/tmp_1_reg_270_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.500       0.927      SLICE_X385Y499  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_superpoints_V_U/MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram_U/ram_reg_0_127_0_0__10/DP.HIGH/CLK



