#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 23 17:06:56 2018
# Process ID: 9220
# Current directory: C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1
# Command line: vivado.exe -log lab9_3_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab9_3_1.tcl
# Log file: C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/lab9_3_1.vds
# Journal file: C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab9_3_1.tcl -notrace
Command: synth_design -top lab9_3_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.754 ; gain = 99.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab9_3_1' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9220-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9220-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Counter0' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter0' (2#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9220-YC/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9220-YC/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_1' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9220-YC/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_1' (4#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9220-YC/realtime/c_counter_binary_1_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'Q' does not match port width (3) of module 'c_counter_binary_1' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:34]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_2' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9220-YC/realtime/c_counter_binary_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_2' (5#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9220-YC/realtime/c_counter_binary_2_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'Q' does not match port width (3) of module 'c_counter_binary_2' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'Counter2' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/sources_1/new/Counter2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter2' (6#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/sources_1/new/Counter2.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'pulse' does not match port width (3) of module 'Counter2' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:36]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (7#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab9_3_1' (8#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:23]
WARNING: [Synth 8-3917] design lab9_3_1 has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design lab9_3_1 has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design lab9_3_1 has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design lab9_3_1 has port AN[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 467.387 ; gain = 154.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 467.387 ; gain = 154.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 467.387 ; gain = 154.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'CLOCK1'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'CLOCK1'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'CLOCK2'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'CLOCK2'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'CLOCK3'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'CLOCK3'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line29'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line29'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2/c_counter_binary_2_in_context.xdc] for cell 'CLOCK4'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2/c_counter_binary_2_in_context.xdc] for cell 'CLOCK4'
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/constrs_1/imports/lab9/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/constrs_1/imports/lab9/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/constrs_1/imports/lab9/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab9_3_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab9_3_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 819.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 819.621 ; gain = 506.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 819.621 ; gain = 506.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLOCK1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLOCK2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLOCK3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLOCK4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 819.621 ; gain = 506.637
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 819.621 ; gain = 506.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab9_3_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
Module Counter0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nolabel_line30/pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design lab9_3_1 has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design lab9_3_1 has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design lab9_3_1 has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design lab9_3_1 has port AN[4] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (nolabel_line36/pulse_reg[2]) is unused and will be removed from module lab9_3_1.
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line30/cnt_reg[23]' (FDC) to 'i_1/nolabel_line30/cnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line30/cnt_reg[20]' (FDC) to 'i_1/nolabel_line30/cnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/nolabel_line30/cnt_reg[21]' (FDC) to 'i_1/nolabel_line30/cnt_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\nolabel_line30/cnt_reg[22] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 819.621 ; gain = 506.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line29/clk_out1' to pin 'nolabel_line29/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 819.621 ; gain = 506.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 826.254 ; gain = 513.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 826.254 ; gain = 513.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 826.254 ; gain = 513.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 826.254 ; gain = 513.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 826.254 ; gain = 513.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 826.254 ; gain = 513.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 826.254 ; gain = 513.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 826.254 ; gain = 513.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_0 |         2|
|3     |c_counter_binary_1 |         1|
|4     |c_counter_binary_2 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |c_counter_binary_0    |     1|
|2     |c_counter_binary_0__1 |     1|
|3     |c_counter_binary_1    |     1|
|4     |c_counter_binary_2    |     1|
|5     |clk_wiz_0             |     1|
|6     |CARRY4                |    11|
|7     |LUT1                  |     3|
|8     |LUT2                  |    28|
|9     |LUT3                  |    10|
|10    |LUT4                  |     9|
|11    |LUT5                  |     9|
|12    |LUT6                  |    16|
|13    |MUXF7                 |     7|
|14    |FDCE                  |    20|
|15    |FDRE                  |    23|
|16    |IBUF                  |     2|
|17    |OBUF                  |    16|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------------+---------+------+
|      |Instance         |Module   |Cells |
+------+-----------------+---------+------+
|1     |top              |         |   172|
|2     |  nolabel_line30 |Counter0 |    55|
|3     |  nolabel_line36 |Counter2 |    63|
+------+-----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 826.254 ; gain = 513.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 826.254 ; gain = 161.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 826.254 ; gain = 513.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 826.492 ; gain = 524.984
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_3_1/lab9_3_1.runs/synth_1/lab9_3_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab9_3_1_utilization_synth.rpt -pb lab9_3_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 826.492 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 17:07:34 2018...
