18:00:08 INFO  : Registering command handlers for SDK TCF services
18:00:09 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
18:00:11 INFO  : XSCT server has started successfully.
18:00:11 INFO  : Successfully done setting XSCT server connection channel  
18:00:11 INFO  : Successfully done setting SDK workspace  
18:00:11 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:44:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536666290000,  Project:1536656104000
20:44:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:45:01 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:45:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:45:04 INFO  : Clearing existing target manager status.
20:45:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:45:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:58:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536667134000,  Project:1536666290000
20:58:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:58:58 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:59:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:59:00 INFO  : Clearing existing target manager status.
20:59:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:59:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:34:16 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:34:18 INFO  : XSCT server has started successfully.
22:34:18 INFO  : Successfully done setting XSCT server connection channel  
22:34:18 INFO  : Successfully done setting SDK workspace  
22:34:22 INFO  : Registering command handlers for SDK TCF services
22:34:22 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:34:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:52:42 INFO  : Registering command handlers for SDK TCF services
22:52:43 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:52:45 INFO  : XSCT server has started successfully.
22:52:45 INFO  : Successfully done setting XSCT server connection channel  
22:52:45 INFO  : Successfully done setting SDK workspace  
22:52:45 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:52:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:48:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536850102000,  Project:1536667134000
23:48:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:49:14 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:49:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:49:23 INFO  : 
23:49:25 INFO  : 
23:49:26 INFO  : Updating hardware inferred compiler options for Test.
23:49:27 INFO  : Updating hardware inferred compiler options for fsbl.
23:49:27 INFO  : Clearing existing target manager status.
23:49:27 INFO  : Closing and re-opening the MSS file of ther project Test_bsp
23:49:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:49:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:38 INFO  : Registering command handlers for SDK TCF services
14:00:38 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
14:00:41 INFO  : XSCT server has started successfully.
14:00:43 INFO  : Successfully done setting XSCT server connection channel  
14:00:43 INFO  : Successfully done setting SDK workspace  
14:00:43 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
14:00:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:00:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536987624000,  Project:1536850102000
14:00:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
14:00:43 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:00:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:00:55 INFO  : 
14:00:57 INFO  : 
14:00:59 INFO  : 
14:01:00 INFO  : Updating hardware inferred compiler options for Test.
14:01:00 INFO  : Updating hardware inferred compiler options for fsbl.
14:01:01 INFO  : Updating hardware inferred compiler options for hello.
14:01:01 INFO  : Clearing existing target manager status.
14:01:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:01:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:07:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536987596000,  Project:1536987624000
14:07:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:07:38 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:07:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:07:42 INFO  : 
14:07:44 INFO  : 
14:07:46 INFO  : 
14:07:47 INFO  : Updating hardware inferred compiler options for Test.
14:07:48 INFO  : Updating hardware inferred compiler options for fsbl.
14:07:48 INFO  : Updating hardware inferred compiler options for hello.
14:07:49 INFO  : Clearing existing target manager status.
14:07:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:07:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:51 INFO  : Registering command handlers for SDK TCF services
17:59:51 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
17:59:54 INFO  : XSCT server has started successfully.
17:59:54 INFO  : Successfully done setting XSCT server connection channel  
17:59:54 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:59:54 INFO  : Successfully done setting SDK workspace  
17:59:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:59:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537086944000,  Project:1536987596000
17:59:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:59:56 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:59:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:00:01 INFO  : 
18:00:03 INFO  : 
18:00:05 INFO  : 
18:00:06 INFO  : Updating hardware inferred compiler options for Test.
18:00:07 INFO  : Updating hardware inferred compiler options for fsbl.
18:00:07 INFO  : Updating hardware inferred compiler options for hello.
18:00:07 INFO  : Clearing existing target manager status.
18:00:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:00:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:42:14 INFO  : Registering command handlers for SDK TCF services
17:42:14 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
17:42:16 INFO  : XSCT server has started successfully.
17:42:17 INFO  : Successfully done setting XSCT server connection channel  
17:42:17 INFO  : Successfully done setting SDK workspace  
17:42:17 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:42:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:42:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537172406000,  Project:1537086944000
17:42:19 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:42:19 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:42:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:42:24 INFO  : 
17:42:26 INFO  : 
17:42:28 INFO  : 
17:42:29 INFO  : Updating hardware inferred compiler options for Test.
17:42:29 INFO  : Updating hardware inferred compiler options for fsbl.
17:42:30 INFO  : Updating hardware inferred compiler options for hello.
17:42:30 INFO  : Clearing existing target manager status.
17:42:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:42:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:04:20 INFO  : Invoking Bootgen: bootgen -image Test.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\Test\bootimage\BOOT.bin
18:04:20 INFO  : Creating new bif file F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\Test\bootimage\Test.bif
18:04:22 INFO  : Bootgen command execution is done.
20:20:41 INFO  : Registering command handlers for SDK TCF services
20:20:42 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
20:20:44 INFO  : XSCT server has started successfully.
20:20:44 INFO  : Successfully done setting XSCT server connection channel  
20:20:44 INFO  : Successfully done setting SDK workspace  
20:20:44 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:20:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:20:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537701578000,  Project:1537172406000
20:20:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:20:47 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:20:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:20:51 INFO  : 
20:20:53 INFO  : 
20:20:55 INFO  : 
20:20:56 INFO  : Updating hardware inferred compiler options for Test.
20:20:57 INFO  : Updating hardware inferred compiler options for fsbl.
20:20:57 INFO  : Updating hardware inferred compiler options for hello.
20:20:57 INFO  : Clearing existing target manager status.
20:20:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:21:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:22:27 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:22:35 INFO  : 'fpga -state' command is executed.
20:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:22:35 INFO  : 'jtag frequency' command is executed.
20:22:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:35 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:35 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : 'stop' command is executed.
20:22:36 INFO  : 'ps7_init' command is executed.
20:22:36 INFO  : 'ps7_post_config' command is executed.
20:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:36 INFO  : Memory regions updated for context APU
20:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:37 INFO  : 'con' command is executed.
20:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:22:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:23:44 INFO  : Disconnected from the channel tcfchan#1.
20:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:23:58 INFO  : 'fpga -state' command is executed.
20:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:23:58 INFO  : 'jtag frequency' command is executed.
20:23:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:58 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:58 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : 'stop' command is executed.
20:23:58 INFO  : 'ps7_init' command is executed.
20:23:58 INFO  : 'ps7_post_config' command is executed.
20:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:59 INFO  : Memory regions updated for context APU
20:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:59 INFO  : 'con' command is executed.
20:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:23:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:37:25 INFO  : Disconnected from the channel tcfchan#2.
20:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:37:26 INFO  : 'fpga -state' command is executed.
20:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:37:26 INFO  : 'jtag frequency' command is executed.
20:37:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:26 INFO  : Context for 'APU' is selected.
20:37:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:26 INFO  : Context for 'APU' is selected.
20:37:26 INFO  : 'stop' command is executed.
20:37:27 INFO  : 'ps7_init' command is executed.
20:37:27 INFO  : 'ps7_post_config' command is executed.
20:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:27 INFO  : Memory regions updated for context APU
20:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:27 INFO  : 'con' command is executed.
20:37:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:37:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:41:47 INFO  : Disconnected from the channel tcfchan#3.
20:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:41:48 INFO  : 'fpga -state' command is executed.
20:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:41:48 INFO  : 'jtag frequency' command is executed.
20:41:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:48 INFO  : Context for 'APU' is selected.
20:41:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:48 INFO  : Context for 'APU' is selected.
20:41:48 INFO  : 'stop' command is executed.
20:41:48 INFO  : 'ps7_init' command is executed.
20:41:48 INFO  : 'ps7_post_config' command is executed.
20:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:49 INFO  : Memory regions updated for context APU
20:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:49 INFO  : 'con' command is executed.
20:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:41:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:43:11 INFO  : Disconnected from the channel tcfchan#4.
20:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:12 INFO  : 'fpga -state' command is executed.
20:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:13 INFO  : 'jtag frequency' command is executed.
20:43:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : 'stop' command is executed.
20:43:13 INFO  : 'ps7_init' command is executed.
20:43:13 INFO  : 'ps7_post_config' command is executed.
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:13 INFO  : Memory regions updated for context APU
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : 'con' command is executed.
20:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:45:08 INFO  : Disconnected from the channel tcfchan#5.
20:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:45:09 INFO  : 'fpga -state' command is executed.
20:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:45:09 INFO  : 'jtag frequency' command is executed.
20:45:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:09 INFO  : Context for 'APU' is selected.
20:45:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:09 INFO  : Context for 'APU' is selected.
20:45:09 INFO  : 'stop' command is executed.
20:45:10 INFO  : 'ps7_init' command is executed.
20:45:10 INFO  : 'ps7_post_config' command is executed.
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:10 INFO  : Memory regions updated for context APU
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : 'con' command is executed.
20:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:45:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:51:57 INFO  : Disconnected from the channel tcfchan#6.
20:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:51:58 INFO  : 'fpga -state' command is executed.
20:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:51:58 INFO  : 'jtag frequency' command is executed.
20:51:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:58 INFO  : Context for 'APU' is selected.
20:51:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:58 INFO  : Context for 'APU' is selected.
20:51:59 INFO  : 'stop' command is executed.
20:51:59 INFO  : 'ps7_init' command is executed.
20:51:59 INFO  : 'ps7_post_config' command is executed.
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:59 INFO  : Memory regions updated for context APU
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : 'con' command is executed.
20:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:51:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:54:28 INFO  : Disconnected from the channel tcfchan#7.
20:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:55:18 INFO  : 'fpga -state' command is executed.
20:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:55:18 INFO  : 'jtag frequency' command is executed.
20:55:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:18 INFO  : Context for 'APU' is selected.
20:55:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:55:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:18 INFO  : Context for 'APU' is selected.
20:55:18 INFO  : 'stop' command is executed.
20:55:18 INFO  : 'ps7_init' command is executed.
20:55:18 INFO  : 'ps7_post_config' command is executed.
20:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:19 INFO  : Memory regions updated for context APU
20:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:19 INFO  : 'con' command is executed.
20:55:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:55:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:56:09 INFO  : Disconnected from the channel tcfchan#8.
20:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:57:00 INFO  : 'fpga -state' command is executed.
20:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:57:00 INFO  : 'jtag frequency' command is executed.
20:57:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:00 INFO  : Context for 'APU' is selected.
20:57:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:00 INFO  : Context for 'APU' is selected.
20:57:00 INFO  : 'stop' command is executed.
20:57:01 INFO  : 'ps7_init' command is executed.
20:57:01 INFO  : 'ps7_post_config' command is executed.
20:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:01 INFO  : Memory regions updated for context APU
20:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:01 INFO  : 'con' command is executed.
20:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:57:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:58:16 INFO  : Disconnected from the channel tcfchan#9.
21:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:01:01 INFO  : 'fpga -state' command is executed.
21:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:01:01 INFO  : 'jtag frequency' command is executed.
21:01:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:01 INFO  : Context for 'APU' is selected.
21:01:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:02 INFO  : Context for 'APU' is selected.
21:01:02 INFO  : 'stop' command is executed.
21:01:02 INFO  : 'ps7_init' command is executed.
21:01:02 INFO  : 'ps7_post_config' command is executed.
21:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:02 INFO  : Memory regions updated for context APU
21:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:02 INFO  : 'con' command is executed.
21:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:01:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:02:28 INFO  : Disconnected from the channel tcfchan#10.
21:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:02:29 INFO  : 'fpga -state' command is executed.
21:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:02:29 INFO  : 'jtag frequency' command is executed.
21:02:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:29 INFO  : Context for 'APU' is selected.
21:02:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:29 INFO  : Context for 'APU' is selected.
21:02:29 INFO  : 'stop' command is executed.
21:02:30 INFO  : 'ps7_init' command is executed.
21:02:30 INFO  : 'ps7_post_config' command is executed.
21:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:30 INFO  : Memory regions updated for context APU
21:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:30 INFO  : 'con' command is executed.
21:02:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:02:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:04:22 INFO  : Disconnected from the channel tcfchan#11.
21:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:04:41 INFO  : 'fpga -state' command is executed.
21:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:04:41 INFO  : 'jtag frequency' command is executed.
21:04:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:41 INFO  : Context for 'APU' is selected.
21:04:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:41 INFO  : Context for 'APU' is selected.
21:04:41 INFO  : 'stop' command is executed.
21:04:41 INFO  : 'ps7_init' command is executed.
21:04:41 INFO  : 'ps7_post_config' command is executed.
21:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:42 INFO  : Memory regions updated for context APU
21:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:42 INFO  : 'con' command is executed.
21:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:04:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:05:24 INFO  : Disconnected from the channel tcfchan#12.
21:05:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:05:26 INFO  : 'fpga -state' command is executed.
21:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:05:26 INFO  : 'jtag frequency' command is executed.
21:05:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:26 INFO  : Context for 'APU' is selected.
21:05:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:26 INFO  : Context for 'APU' is selected.
21:05:26 INFO  : 'stop' command is executed.
21:05:26 INFO  : 'ps7_init' command is executed.
21:05:26 INFO  : 'ps7_post_config' command is executed.
21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:27 INFO  : Memory regions updated for context APU
21:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:27 INFO  : 'con' command is executed.
21:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:05:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:10:07 INFO  : Disconnected from the channel tcfchan#13.
21:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:10:08 INFO  : 'fpga -state' command is executed.
21:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:10:09 INFO  : 'jtag frequency' command is executed.
21:10:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:09 INFO  : Context for 'APU' is selected.
21:10:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:09 INFO  : Context for 'APU' is selected.
21:10:09 INFO  : 'stop' command is executed.
21:10:09 INFO  : 'ps7_init' command is executed.
21:10:09 INFO  : 'ps7_post_config' command is executed.
21:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:09 INFO  : Memory regions updated for context APU
21:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:09 INFO  : 'con' command is executed.
21:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:10:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:19:21 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin
21:19:21 INFO  : Creating new bif file F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\hello.bif
21:19:22 INFO  : Bootgen command execution is done.
22:43:08 INFO  : Disconnected from the channel tcfchan#14.
22:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:43:09 INFO  : 'fpga -state' command is executed.
22:43:15 INFO  : Memory regions updated for context APU
22:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:43:21 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:43:46 INFO  : 'fpga -state' command is executed.
22:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:43:46 INFO  : 'jtag frequency' command is executed.
22:43:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:46 INFO  : Context for 'APU' is selected.
22:43:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:46 INFO  : Context for 'APU' is selected.
22:43:46 INFO  : 'stop' command is executed.
22:43:47 INFO  : 'ps7_init' command is executed.
22:43:47 INFO  : 'ps7_post_config' command is executed.
22:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:47 INFO  : Memory regions updated for context APU
22:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:47 INFO  : 'con' command is executed.
22:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:43:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
22:47:27 INFO  : Disconnected from the channel tcfchan#15.
22:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:51:02 INFO  : 'fpga -state' command is executed.
22:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:51:02 INFO  : 'jtag frequency' command is executed.
22:51:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:02 INFO  : Context for 'APU' is selected.
22:51:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:02 INFO  : Context for 'APU' is selected.
22:51:02 INFO  : 'stop' command is executed.
22:51:03 INFO  : 'ps7_init' command is executed.
22:51:03 INFO  : 'ps7_post_config' command is executed.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:03 INFO  : Memory regions updated for context APU
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : 'con' command is executed.
22:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:51:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
22:53:56 INFO  : Disconnected from the channel tcfchan#16.
22:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:53:57 INFO  : 'fpga -state' command is executed.
22:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:53:57 INFO  : 'jtag frequency' command is executed.
22:53:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:57 INFO  : Context for 'APU' is selected.
22:53:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:57 INFO  : Context for 'APU' is selected.
22:53:57 INFO  : 'stop' command is executed.
22:53:57 INFO  : 'ps7_init' command is executed.
22:53:57 INFO  : 'ps7_post_config' command is executed.
22:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:58 INFO  : Memory regions updated for context APU
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : 'con' command is executed.
22:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:53:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
23:31:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537712004000,  Project:1537701578000
23:31:38 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:31:57 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:32:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:32:02 INFO  : 
23:32:03 INFO  : 
23:32:05 INFO  : 
23:32:06 INFO  : Updating hardware inferred compiler options for Test.
23:32:07 INFO  : Updating hardware inferred compiler options for fsbl.
23:32:08 INFO  : Updating hardware inferred compiler options for hello.
23:32:08 INFO  : Clearing existing target manager status.
23:32:08 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
23:32:08 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
23:32:08 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
23:32:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:32:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:32:42 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:56:03 INFO  : Invoking Bootgen: bootgen -image Test.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\Test\bootimage\BOOT.bin -w on
23:56:04 INFO  : Bootgen command execution is done.
23:58:16 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
23:58:17 INFO  : Bootgen command execution is done.
23:59:33 INFO  : Disconnected from the channel tcfchan#17.
23:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:59:34 INFO  : 'fpga -state' command is executed.
23:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:59:35 INFO  : 'jtag frequency' command is executed.
23:59:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:35 INFO  : Context for 'APU' is selected.
23:59:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:35 INFO  : Context for 'APU' is selected.
23:59:35 INFO  : 'stop' command is executed.
23:59:35 INFO  : 'ps7_init' command is executed.
23:59:35 INFO  : 'ps7_post_config' command is executed.
23:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:36 INFO  : Memory regions updated for context APU
23:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:36 INFO  : 'con' command is executed.
23:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:59:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:02:52 INFO  : Disconnected from the channel tcfchan#18.
00:02:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:02:53 INFO  : 'fpga -state' command is executed.
00:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:02:54 INFO  : 'jtag frequency' command is executed.
00:02:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:54 INFO  : Context for 'APU' is selected.
00:02:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:02:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:54 INFO  : Context for 'APU' is selected.
00:02:54 INFO  : 'stop' command is executed.
00:02:54 INFO  : 'ps7_init' command is executed.
00:02:54 INFO  : 'ps7_post_config' command is executed.
00:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:54 INFO  : Memory regions updated for context APU
00:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:55 INFO  : 'con' command is executed.
00:02:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:02:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
00:22:28 INFO  : Disconnected from the channel tcfchan#19.
00:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:22:29 INFO  : 'fpga -state' command is executed.
00:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:22:29 INFO  : 'jtag frequency' command is executed.
00:22:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:29 INFO  : Context for 'APU' is selected.
00:22:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:29 INFO  : Context for 'APU' is selected.
00:22:29 INFO  : 'stop' command is executed.
00:22:29 INFO  : 'ps7_init' command is executed.
00:22:29 INFO  : 'ps7_post_config' command is executed.
00:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:30 INFO  : Memory regions updated for context APU
00:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:30 INFO  : 'con' command is executed.
00:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:22:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
00:26:37 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
00:26:38 INFO  : Bootgen command execution is done.
00:34:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537716782000,  Project:1537712004000
00:34:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:35:32 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:35:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:35:37 INFO  : 
00:35:39 INFO  : 
00:35:41 INFO  : 
00:35:41 INFO  : Updating hardware inferred compiler options for Test.
00:35:42 INFO  : Updating hardware inferred compiler options for fsbl.
00:35:43 INFO  : Updating hardware inferred compiler options for hello.
00:35:43 INFO  : Clearing existing target manager status.
00:35:43 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
00:35:43 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
00:35:43 INFO  : Closing and re-opening the MSS file of ther project fsbl_bsp
00:35:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:35:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:37:34 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
00:37:35 INFO  : Bootgen command execution is done.
01:03:36 INFO  : Disconnected from the channel tcfchan#20.
16:18:22 INFO  : Registering command handlers for SDK TCF services
16:18:22 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
16:18:24 INFO  : XSCT server has started successfully.
16:18:25 INFO  : Successfully done setting XSCT server connection channel  
16:18:25 INFO  : Successfully done setting SDK workspace  
16:18:25 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
16:18:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:18:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537773306000,  Project:1537716782000
16:18:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
16:18:28 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:18:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:18:32 INFO  : 
16:18:34 INFO  : 
16:18:36 INFO  : 
16:18:37 INFO  : Updating hardware inferred compiler options for Test.
16:18:38 INFO  : Updating hardware inferred compiler options for fsbl.
16:18:38 INFO  : Updating hardware inferred compiler options for hello.
16:18:38 INFO  : Clearing existing target manager status.
16:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:19:23 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:20:26 INFO  : 'fpga -state' command is executed.
16:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:20:27 INFO  : 'jtag frequency' command is executed.
16:20:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:27 INFO  : Context for 'APU' is selected.
16:20:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:27 INFO  : Context for 'APU' is selected.
16:20:27 INFO  : 'stop' command is executed.
16:20:27 INFO  : 'ps7_init' command is executed.
16:20:27 INFO  : 'ps7_post_config' command is executed.
16:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:27 INFO  : Memory regions updated for context APU
16:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:27 INFO  : 'con' command is executed.
16:20:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:20:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:28:40 INFO  : Disconnected from the channel tcfchan#1.
16:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:28:41 INFO  : 'fpga -state' command is executed.
16:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:28:41 INFO  : 'jtag frequency' command is executed.
16:28:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:41 INFO  : Context for 'APU' is selected.
16:28:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:43 INFO  : Context for 'APU' is selected.
16:28:43 INFO  : 'stop' command is executed.
16:28:44 INFO  : 'ps7_init' command is executed.
16:28:44 INFO  : 'ps7_post_config' command is executed.
16:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:44 INFO  : Memory regions updated for context APU
16:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:44 INFO  : 'con' command is executed.
16:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:28:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:14:42 INFO  : Disconnected from the channel tcfchan#2.
22:48:21 INFO  : Registering command handlers for SDK TCF services
22:48:22 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:48:24 INFO  : XSCT server has started successfully.
22:48:24 INFO  : Successfully done setting XSCT server connection channel  
22:48:24 INFO  : Successfully done setting SDK workspace  
22:48:24 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:48:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:48:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537969534000,  Project:1537773306000
22:48:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:48:27 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:48:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:48:32 INFO  : 
22:48:34 INFO  : 
22:48:36 INFO  : 
22:48:37 INFO  : Updating hardware inferred compiler options for Test.
22:48:37 INFO  : Updating hardware inferred compiler options for fsbl.
22:48:38 INFO  : Updating hardware inferred compiler options for hello.
22:48:38 INFO  : Clearing existing target manager status.
22:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:48:48 INFO  : 'fpga -state' command is executed.
22:48:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:48:48 INFO  : 'jtag frequency' command is executed.
22:48:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:48 INFO  : Context for 'APU' is selected.
22:48:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:48 INFO  : Context for 'APU' is selected.
22:48:48 INFO  : 'stop' command is executed.
22:48:49 INFO  : 'ps7_init' command is executed.
22:48:49 INFO  : 'ps7_post_config' command is executed.
22:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:49 INFO  : Memory regions updated for context APU
22:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:49 INFO  : 'con' command is executed.
22:48:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:48:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:06:30 INFO  : Disconnected from the channel tcfchan#1.
23:06:44 INFO  : Registering command handlers for SDK TCF services
23:06:44 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
23:06:46 INFO  : XSCT server has started successfully.
23:06:46 INFO  : Successfully done setting XSCT server connection channel  
23:06:46 INFO  : Successfully done setting SDK workspace  
23:06:46 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
23:06:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:12:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:12:34 INFO  : 'fpga -state' command is executed.
23:12:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:12:35 INFO  : 'jtag frequency' command is executed.
23:12:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:35 INFO  : Context for 'APU' is selected.
23:12:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:35 INFO  : Context for 'APU' is selected.
23:12:35 INFO  : 'stop' command is executed.
23:12:35 INFO  : 'ps7_init' command is executed.
23:12:35 INFO  : 'ps7_post_config' command is executed.
23:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:36 INFO  : Memory regions updated for context APU
23:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:36 INFO  : 'con' command is executed.
23:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:12:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:35:36 INFO  : Disconnected from the channel tcfchan#1.
23:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:35:37 INFO  : 'fpga -state' command is executed.
23:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:35:37 INFO  : 'jtag frequency' command is executed.
23:35:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:37 INFO  : Context for 'APU' is selected.
23:35:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:39 INFO  : Context for 'APU' is selected.
23:35:39 INFO  : 'stop' command is executed.
23:35:40 INFO  : 'ps7_init' command is executed.
23:35:40 INFO  : 'ps7_post_config' command is executed.
23:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:40 INFO  : Memory regions updated for context APU
23:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:40 INFO  : 'con' command is executed.
23:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:35:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:38:30 INFO  : Disconnected from the channel tcfchan#2.
23:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:40:05 INFO  : 'fpga -state' command is executed.
23:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:40:05 INFO  : 'jtag frequency' command is executed.
23:40:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:05 INFO  : Context for 'APU' is selected.
23:40:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:06 INFO  : Context for 'APU' is selected.
23:40:06 INFO  : 'stop' command is executed.
23:40:07 INFO  : 'ps7_init' command is executed.
23:40:07 INFO  : 'ps7_post_config' command is executed.
23:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:07 INFO  : Memory regions updated for context APU
23:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:08 INFO  : 'con' command is executed.
23:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:40:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:44:45 INFO  : Disconnected from the channel tcfchan#3.
23:44:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:44:46 INFO  : 'fpga -state' command is executed.
23:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:44:47 INFO  : 'jtag frequency' command is executed.
23:44:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:44:47 INFO  : Context for 'APU' is selected.
23:44:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:49 INFO  : Context for 'APU' is selected.
23:44:49 INFO  : 'stop' command is executed.
23:44:50 INFO  : 'ps7_init' command is executed.
23:44:50 INFO  : 'ps7_post_config' command is executed.
23:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:51 INFO  : Memory regions updated for context APU
23:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:51 INFO  : 'con' command is executed.
23:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:44:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:03:43 INFO  : Disconnected from the channel tcfchan#4.
00:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:03:44 INFO  : 'fpga -state' command is executed.
00:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:03:44 INFO  : 'jtag frequency' command is executed.
00:03:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:03:44 INFO  : Context for 'APU' is selected.
00:03:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:45 INFO  : Context for 'APU' is selected.
00:03:46 INFO  : 'stop' command is executed.
00:03:46 INFO  : 'ps7_init' command is executed.
00:03:46 INFO  : 'ps7_post_config' command is executed.
00:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:46 INFO  : Memory regions updated for context APU
00:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:46 INFO  : 'con' command is executed.
00:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:03:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:13:37 INFO  : Disconnected from the channel tcfchan#5.
00:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:13:38 INFO  : 'fpga -state' command is executed.
00:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:13:38 INFO  : 'jtag frequency' command is executed.
00:13:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:38 INFO  : Context for 'APU' is selected.
00:13:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:40 INFO  : Context for 'APU' is selected.
00:13:40 INFO  : 'stop' command is executed.
00:13:40 INFO  : 'ps7_init' command is executed.
00:13:40 INFO  : 'ps7_post_config' command is executed.
00:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:41 INFO  : Memory regions updated for context APU
00:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:41 INFO  : 'con' command is executed.
00:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:13:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:16:35 INFO  : Disconnected from the channel tcfchan#6.
00:16:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:16:36 INFO  : 'fpga -state' command is executed.
00:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:16:36 INFO  : 'jtag frequency' command is executed.
00:16:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:36 INFO  : Context for 'APU' is selected.
00:16:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:38 INFO  : Context for 'APU' is selected.
00:16:38 INFO  : 'stop' command is executed.
00:16:38 INFO  : 'ps7_init' command is executed.
00:16:38 INFO  : 'ps7_post_config' command is executed.
00:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:39 INFO  : Memory regions updated for context APU
00:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:39 INFO  : 'con' command is executed.
00:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:16:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:17:18 INFO  : Disconnected from the channel tcfchan#7.
00:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:17:19 INFO  : 'fpga -state' command is executed.
00:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:17:20 INFO  : 'jtag frequency' command is executed.
00:17:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:20 INFO  : Context for 'APU' is selected.
00:17:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:17:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:21 INFO  : Context for 'APU' is selected.
00:17:21 INFO  : 'stop' command is executed.
00:17:22 INFO  : 'ps7_init' command is executed.
00:17:22 INFO  : 'ps7_post_config' command is executed.
00:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:22 INFO  : Memory regions updated for context APU
00:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:22 INFO  : 'con' command is executed.
00:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:17:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:19:17 INFO  : Disconnected from the channel tcfchan#8.
00:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:19:18 INFO  : 'fpga -state' command is executed.
00:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:19:18 INFO  : 'jtag frequency' command is executed.
00:19:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:18 INFO  : Context for 'APU' is selected.
00:19:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:20 INFO  : Context for 'APU' is selected.
00:19:21 INFO  : 'stop' command is executed.
00:19:21 INFO  : 'ps7_init' command is executed.
00:19:21 INFO  : 'ps7_post_config' command is executed.
00:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:22 INFO  : Memory regions updated for context APU
00:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:22 INFO  : 'con' command is executed.
00:19:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:19:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:35:58 INFO  : Disconnected from the channel tcfchan#9.
00:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:36:00 INFO  : 'fpga -state' command is executed.
00:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:36:00 INFO  : 'jtag frequency' command is executed.
00:36:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:00 INFO  : Context for 'APU' is selected.
00:36:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:02 INFO  : Context for 'APU' is selected.
00:36:02 INFO  : 'stop' command is executed.
00:36:02 INFO  : 'ps7_init' command is executed.
00:36:02 INFO  : 'ps7_post_config' command is executed.
00:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:03 INFO  : Memory regions updated for context APU
00:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:03 INFO  : 'con' command is executed.
00:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:36:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:06:59 INFO  : Disconnected from the channel tcfchan#10.
01:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:07:00 INFO  : 'fpga -state' command is executed.
01:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:07:01 INFO  : 'jtag frequency' command is executed.
01:07:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:01 INFO  : Context for 'APU' is selected.
01:07:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:03 INFO  : Context for 'APU' is selected.
01:07:03 INFO  : 'stop' command is executed.
01:07:03 INFO  : 'ps7_init' command is executed.
01:07:03 INFO  : 'ps7_post_config' command is executed.
01:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:04 INFO  : Memory regions updated for context APU
01:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:04 INFO  : 'con' command is executed.
01:07:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:07:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:26:40 INFO  : Disconnected from the channel tcfchan#11.
01:26:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:26:41 INFO  : 'fpga -state' command is executed.
01:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:26:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:26:42 INFO  : 'jtag frequency' command is executed.
01:26:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:26:42 INFO  : Context for 'APU' is selected.
01:26:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:26:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:26:43 INFO  : Context for 'APU' is selected.
01:26:43 INFO  : 'stop' command is executed.
01:26:44 INFO  : 'ps7_init' command is executed.
01:26:44 INFO  : 'ps7_post_config' command is executed.
01:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:26:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:26:44 INFO  : Memory regions updated for context APU
01:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:44 INFO  : 'con' command is executed.
01:26:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:26:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:28:59 INFO  : Disconnected from the channel tcfchan#12.
01:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:29:00 INFO  : 'fpga -state' command is executed.
01:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:29:00 INFO  : 'jtag frequency' command is executed.
01:29:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:01 INFO  : Context for 'APU' is selected.
01:29:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:02 INFO  : Context for 'APU' is selected.
01:29:02 INFO  : 'stop' command is executed.
01:29:03 INFO  : 'ps7_init' command is executed.
01:29:03 INFO  : 'ps7_post_config' command is executed.
01:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:03 INFO  : Memory regions updated for context APU
01:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:03 INFO  : 'con' command is executed.
01:29:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:29:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:29:33 INFO  : Disconnected from the channel tcfchan#13.
01:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:29:34 INFO  : 'fpga -state' command is executed.
01:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:29:35 INFO  : 'jtag frequency' command is executed.
01:29:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:35 INFO  : Context for 'APU' is selected.
01:29:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:37 INFO  : Context for 'APU' is selected.
01:29:37 INFO  : 'stop' command is executed.
01:29:38 INFO  : 'ps7_init' command is executed.
01:29:38 INFO  : 'ps7_post_config' command is executed.
01:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:38 INFO  : Memory regions updated for context APU
01:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:38 INFO  : 'con' command is executed.
01:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:29:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:39:03 INFO  : Disconnected from the channel tcfchan#14.
01:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:39:04 INFO  : 'fpga -state' command is executed.
01:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:39:04 INFO  : 'jtag frequency' command is executed.
01:39:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:39:05 INFO  : Context for 'APU' is selected.
01:39:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:06 INFO  : Context for 'APU' is selected.
01:39:06 INFO  : 'stop' command is executed.
01:39:07 INFO  : 'ps7_init' command is executed.
01:39:07 INFO  : 'ps7_post_config' command is executed.
01:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:07 INFO  : Memory regions updated for context APU
01:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:07 INFO  : 'con' command is executed.
01:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:39:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:41:48 INFO  : Disconnected from the channel tcfchan#15.
09:57:17 INFO  : Registering command handlers for SDK TCF services
09:57:18 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
09:57:20 INFO  : XSCT server has started successfully.
09:57:21 INFO  : Successfully done setting XSCT server connection channel  
09:57:21 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
09:57:21 INFO  : Successfully done setting SDK workspace  
09:57:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:57:25 INFO  : 'fpga -state' command is executed.
09:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
09:57:25 INFO  : 'jtag frequency' command is executed.
09:57:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:25 INFO  : Context for 'APU' is selected.
09:57:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:25 INFO  : Context for 'APU' is selected.
09:57:25 INFO  : 'stop' command is executed.
09:57:25 INFO  : 'ps7_init' command is executed.
09:57:25 INFO  : 'ps7_post_config' command is executed.
09:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:26 INFO  : Memory regions updated for context APU
09:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:26 INFO  : 'con' command is executed.
09:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

09:57:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:10:48 INFO  : Disconnected from the channel tcfchan#1.
10:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:10:49 INFO  : 'fpga -state' command is executed.
10:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:10:49 INFO  : 'jtag frequency' command is executed.
10:10:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:49 INFO  : Context for 'APU' is selected.
10:10:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:51 INFO  : Context for 'APU' is selected.
10:10:51 INFO  : 'stop' command is executed.
10:10:52 INFO  : 'ps7_init' command is executed.
10:10:52 INFO  : 'ps7_post_config' command is executed.
10:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:53 INFO  : Memory regions updated for context APU
10:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:53 INFO  : 'con' command is executed.
10:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:10:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:14:14 INFO  : Disconnected from the channel tcfchan#2.
14:56:11 INFO  : Registering command handlers for SDK TCF services
14:56:11 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
14:56:13 INFO  : XSCT server has started successfully.
14:56:14 INFO  : Successfully done setting XSCT server connection channel  
14:56:14 INFO  : Successfully done setting SDK workspace  
14:56:14 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
14:56:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:56:38 INFO  : 'fpga -state' command is executed.
14:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:56:38 INFO  : 'jtag frequency' command is executed.
14:56:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:39 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:39 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : 'stop' command is executed.
14:56:39 INFO  : 'ps7_init' command is executed.
14:56:39 INFO  : 'ps7_post_config' command is executed.
14:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:39 INFO  : Memory regions updated for context APU
14:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:40 INFO  : 'con' command is executed.
14:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:56:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:57:19 INFO  : Disconnected from the channel tcfchan#1.
14:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:57:21 INFO  : 'fpga -state' command is executed.
14:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:57:21 INFO  : 'jtag frequency' command is executed.
14:57:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:21 INFO  : Context for 'APU' is selected.
14:57:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:22 INFO  : Context for 'APU' is selected.
14:57:22 INFO  : 'stop' command is executed.
14:57:23 INFO  : 'ps7_init' command is executed.
14:57:23 INFO  : 'ps7_post_config' command is executed.
14:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:23 INFO  : Memory regions updated for context APU
14:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:23 INFO  : 'con' command is executed.
14:57:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:57:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:58:06 INFO  : Disconnected from the channel tcfchan#2.
14:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:58:07 INFO  : 'fpga -state' command is executed.
14:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:58:08 INFO  : 'jtag frequency' command is executed.
14:58:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:08 INFO  : Context for 'APU' is selected.
14:58:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:58:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:09 INFO  : Context for 'APU' is selected.
14:58:09 INFO  : 'stop' command is executed.
14:58:10 INFO  : 'ps7_init' command is executed.
14:58:10 INFO  : 'ps7_post_config' command is executed.
14:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:10 INFO  : Memory regions updated for context APU
14:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:10 INFO  : 'con' command is executed.
14:58:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:58:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:58:59 INFO  : Disconnected from the channel tcfchan#3.
14:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:59:00 INFO  : 'fpga -state' command is executed.
14:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:59:00 INFO  : 'jtag frequency' command is executed.
14:59:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:00 INFO  : Context for 'APU' is selected.
14:59:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:02 INFO  : Context for 'APU' is selected.
14:59:02 INFO  : 'stop' command is executed.
14:59:03 INFO  : 'ps7_init' command is executed.
14:59:03 INFO  : 'ps7_post_config' command is executed.
14:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:03 INFO  : Memory regions updated for context APU
14:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:03 INFO  : 'con' command is executed.
14:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:59:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:21:06 INFO  : Disconnected from the channel tcfchan#4.
15:21:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:21:08 INFO  : 'fpga -state' command is executed.
15:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:21:08 INFO  : 'jtag frequency' command is executed.
15:21:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:08 INFO  : Context for 'APU' is selected.
15:21:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:09 INFO  : Context for 'APU' is selected.
15:21:09 INFO  : 'stop' command is executed.
15:21:10 INFO  : 'ps7_init' command is executed.
15:21:10 INFO  : 'ps7_post_config' command is executed.
15:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:10 INFO  : Memory regions updated for context APU
15:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:10 INFO  : 'con' command is executed.
15:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:21:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:31:22 INFO  : Disconnected from the channel tcfchan#5.
15:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:31:23 INFO  : 'fpga -state' command is executed.
15:31:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:31:23 INFO  : 'jtag frequency' command is executed.
15:31:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:24 INFO  : Context for 'APU' is selected.
15:31:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:25 INFO  : Context for 'APU' is selected.
15:31:25 INFO  : 'stop' command is executed.
15:31:26 INFO  : 'ps7_init' command is executed.
15:31:26 INFO  : 'ps7_post_config' command is executed.
15:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:27 INFO  : Memory regions updated for context APU
15:31:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:27 INFO  : 'con' command is executed.
15:31:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:31:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:41:41 INFO  : Disconnected from the channel tcfchan#6.
15:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:41:42 INFO  : 'fpga -state' command is executed.
15:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:41:43 INFO  : 'jtag frequency' command is executed.
15:41:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:43 INFO  : Context for 'APU' is selected.
15:41:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:41:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:45 INFO  : Context for 'APU' is selected.
15:41:45 INFO  : 'stop' command is executed.
15:41:46 INFO  : 'ps7_init' command is executed.
15:41:46 INFO  : 'ps7_post_config' command is executed.
15:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:46 INFO  : Memory regions updated for context APU
15:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:46 INFO  : 'con' command is executed.
15:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:41:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:08:06 INFO  : Disconnected from the channel tcfchan#7.
16:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:08:07 INFO  : 'fpga -state' command is executed.
16:08:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:08:07 INFO  : 'jtag frequency' command is executed.
16:08:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:08 INFO  : Context for 'APU' is selected.
16:08:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:09 INFO  : Context for 'APU' is selected.
16:08:09 INFO  : 'stop' command is executed.
16:08:10 INFO  : 'ps7_init' command is executed.
16:08:10 INFO  : 'ps7_post_config' command is executed.
16:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:10 INFO  : Memory regions updated for context APU
16:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:10 INFO  : 'con' command is executed.
16:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:08:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:26:14 INFO  : Disconnected from the channel tcfchan#8.
16:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:26:15 INFO  : 'fpga -state' command is executed.
16:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:26:15 INFO  : 'jtag frequency' command is executed.
16:26:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:15 INFO  : Context for 'APU' is selected.
16:26:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:17 INFO  : Context for 'APU' is selected.
16:26:17 INFO  : 'stop' command is executed.
16:26:18 INFO  : 'ps7_init' command is executed.
16:26:18 INFO  : 'ps7_post_config' command is executed.
16:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:18 INFO  : Memory regions updated for context APU
16:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:18 INFO  : 'con' command is executed.
16:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:26:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:32:31 INFO  : Disconnected from the channel tcfchan#9.
16:36:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:36:37 INFO  : 'fpga -state' command is executed.
16:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:36:37 INFO  : 'jtag frequency' command is executed.
16:36:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:37 INFO  : Context for 'APU' is selected.
16:36:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:37 INFO  : Context for 'APU' is selected.
16:36:37 INFO  : 'stop' command is executed.
16:36:37 INFO  : 'ps7_init' command is executed.
16:36:37 INFO  : 'ps7_post_config' command is executed.
16:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:38 INFO  : Memory regions updated for context APU
16:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:38 INFO  : 'con' command is executed.
16:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:36:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:37:36 INFO  : Disconnected from the channel tcfchan#10.
16:38:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:38:01 INFO  : 'fpga -state' command is executed.
16:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:38:02 INFO  : 'jtag frequency' command is executed.
16:38:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:02 INFO  : Context for 'APU' is selected.
16:38:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:04 INFO  : Context for 'APU' is selected.
16:38:04 INFO  : 'stop' command is executed.
16:38:04 INFO  : 'ps7_init' command is executed.
16:38:04 INFO  : 'ps7_post_config' command is executed.
16:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:05 INFO  : Memory regions updated for context APU
16:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:05 INFO  : 'con' command is executed.
16:38:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:38:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:45:02 INFO  : Disconnected from the channel tcfchan#11.
16:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:45:03 INFO  : 'fpga -state' command is executed.
16:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:45:03 INFO  : 'jtag frequency' command is executed.
16:45:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:03 INFO  : Context for 'APU' is selected.
16:45:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:45:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:05 INFO  : Context for 'APU' is selected.
16:45:05 INFO  : 'stop' command is executed.
16:45:05 INFO  : 'ps7_init' command is executed.
16:45:05 INFO  : 'ps7_post_config' command is executed.
16:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:06 INFO  : Memory regions updated for context APU
16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : 'con' command is executed.
16:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:45:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:46:03 INFO  : Disconnected from the channel tcfchan#12.
16:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:47:38 INFO  : 'fpga -state' command is executed.
16:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:47:38 INFO  : 'jtag frequency' command is executed.
16:47:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:38 INFO  : Context for 'APU' is selected.
16:47:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:38 INFO  : Context for 'APU' is selected.
16:47:38 INFO  : 'stop' command is executed.
16:47:38 INFO  : 'ps7_init' command is executed.
16:47:38 INFO  : 'ps7_post_config' command is executed.
16:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:39 INFO  : Memory regions updated for context APU
16:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:39 INFO  : 'con' command is executed.
16:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:47:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:47:59 INFO  : Disconnected from the channel tcfchan#13.
17:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:38:53 INFO  : 'fpga -state' command is executed.
17:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:38:53 INFO  : 'jtag frequency' command is executed.
17:38:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:53 INFO  : Context for 'APU' is selected.
17:38:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:54 INFO  : Context for 'APU' is selected.
17:38:54 INFO  : 'stop' command is executed.
17:38:54 INFO  : 'ps7_init' command is executed.
17:38:54 INFO  : 'ps7_post_config' command is executed.
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:55 INFO  : Memory regions updated for context APU
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : 'con' command is executed.
17:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:38:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:39:32 INFO  : Disconnected from the channel tcfchan#14.
17:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:40:27 INFO  : 'fpga -state' command is executed.
17:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:40:27 INFO  : 'jtag frequency' command is executed.
17:40:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:27 INFO  : Context for 'APU' is selected.
17:40:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:29 INFO  : Context for 'APU' is selected.
17:40:29 INFO  : 'stop' command is executed.
17:40:29 INFO  : 'ps7_init' command is executed.
17:40:29 INFO  : 'ps7_post_config' command is executed.
17:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:30 INFO  : Memory regions updated for context APU
17:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:30 INFO  : 'con' command is executed.
17:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:40:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:43:18 INFO  : Disconnected from the channel tcfchan#15.
17:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:46:12 INFO  : 'fpga -state' command is executed.
17:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:46:12 INFO  : 'jtag frequency' command is executed.
17:46:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:12 INFO  : Context for 'APU' is selected.
17:46:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:14 INFO  : Context for 'APU' is selected.
17:46:14 INFO  : 'stop' command is executed.
17:46:15 INFO  : 'ps7_init' command is executed.
17:46:15 INFO  : 'ps7_post_config' command is executed.
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:15 INFO  : Memory regions updated for context APU
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : 'con' command is executed.
17:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:46:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:58:28 INFO  : Disconnected from the channel tcfchan#16.
18:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:01:36 INFO  : 'fpga -state' command is executed.
18:01:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:01:36 INFO  : 'jtag frequency' command is executed.
18:01:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:36 INFO  : Context for 'APU' is selected.
18:01:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:36 INFO  : Context for 'APU' is selected.
18:01:36 INFO  : 'stop' command is executed.
18:01:37 INFO  : 'ps7_init' command is executed.
18:01:37 INFO  : 'ps7_post_config' command is executed.
18:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:37 INFO  : Memory regions updated for context APU
18:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:37 INFO  : 'con' command is executed.
18:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:01:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:03:12 INFO  : Disconnected from the channel tcfchan#17.
18:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:03:13 INFO  : 'fpga -state' command is executed.
18:03:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:03:13 INFO  : 'jtag frequency' command is executed.
18:03:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:13 INFO  : Context for 'APU' is selected.
18:03:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:03:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:15 INFO  : Context for 'APU' is selected.
18:03:15 INFO  : 'stop' command is executed.
18:03:16 INFO  : 'ps7_init' command is executed.
18:03:16 INFO  : 'ps7_post_config' command is executed.
18:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:16 INFO  : Memory regions updated for context APU
18:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:16 INFO  : 'con' command is executed.
18:03:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:03:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:04:08 INFO  : Disconnected from the channel tcfchan#18.
18:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:04:10 INFO  : 'fpga -state' command is executed.
18:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:04:10 INFO  : 'jtag frequency' command is executed.
18:04:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:10 INFO  : Context for 'APU' is selected.
18:04:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:04:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:12 INFO  : Context for 'APU' is selected.
18:04:12 INFO  : 'stop' command is executed.
18:04:12 INFO  : 'ps7_init' command is executed.
18:04:12 INFO  : 'ps7_post_config' command is executed.
18:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:13 INFO  : Memory regions updated for context APU
18:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:13 INFO  : 'con' command is executed.
18:04:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:04:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:08:55 INFO  : Registering command handlers for SDK TCF services
18:08:56 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
18:08:58 INFO  : XSCT server has started successfully.
18:08:59 INFO  : Successfully done setting XSCT server connection channel  
18:08:59 INFO  : Successfully done setting SDK workspace  
18:08:59 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
18:08:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:10:41 INFO  : 'fpga -state' command is executed.
18:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:10:41 INFO  : 'jtag frequency' command is executed.
18:10:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:41 INFO  : Context for 'APU' is selected.
18:10:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:41 INFO  : Context for 'APU' is selected.
18:10:41 INFO  : 'stop' command is executed.
18:10:42 INFO  : 'ps7_init' command is executed.
18:10:42 INFO  : 'ps7_post_config' command is executed.
18:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:43 INFO  : Memory regions updated for context APU
18:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:43 INFO  : 'con' command is executed.
18:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:10:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:11:16 INFO  : Disconnected from the channel tcfchan#1.
18:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:11:17 INFO  : 'fpga -state' command is executed.
18:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:11:17 INFO  : 'jtag frequency' command is executed.
18:11:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:17 INFO  : Context for 'APU' is selected.
18:11:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:19 INFO  : Context for 'APU' is selected.
18:11:19 INFO  : 'stop' command is executed.
18:11:20 INFO  : 'ps7_init' command is executed.
18:11:20 INFO  : 'ps7_post_config' command is executed.
18:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:20 INFO  : Memory regions updated for context APU
18:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:20 INFO  : 'con' command is executed.
18:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:11:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:12:04 INFO  : Disconnected from the channel tcfchan#2.
18:12:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:12:18 INFO  : 'fpga -state' command is executed.
18:12:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:12:18 INFO  : 'jtag frequency' command is executed.
18:12:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:18 INFO  : Context for 'APU' is selected.
18:12:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:20 INFO  : Context for 'APU' is selected.
18:12:20 INFO  : 'stop' command is executed.
18:12:20 INFO  : 'ps7_init' command is executed.
18:12:20 INFO  : 'ps7_post_config' command is executed.
18:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:21 INFO  : Memory regions updated for context APU
18:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:21 INFO  : 'con' command is executed.
18:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:12:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:13:36 INFO  : Disconnected from the channel tcfchan#3.
18:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:13:37 INFO  : 'fpga -state' command is executed.
18:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:13:37 INFO  : 'jtag frequency' command is executed.
18:13:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:37 INFO  : Context for 'APU' is selected.
18:13:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:39 INFO  : Context for 'APU' is selected.
18:13:39 INFO  : 'stop' command is executed.
18:13:40 INFO  : 'ps7_init' command is executed.
18:13:40 INFO  : 'ps7_post_config' command is executed.
18:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:40 INFO  : Memory regions updated for context APU
18:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:40 INFO  : 'con' command is executed.
18:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:13:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:18:15 INFO  : Disconnected from the channel tcfchan#4.
18:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:18:16 INFO  : 'fpga -state' command is executed.
18:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:18:16 INFO  : 'jtag frequency' command is executed.
18:18:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:16 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:18 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : 'stop' command is executed.
18:18:18 INFO  : 'ps7_init' command is executed.
18:18:18 INFO  : 'ps7_post_config' command is executed.
18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:19 INFO  : Memory regions updated for context APU
18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : 'con' command is executed.
18:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:18:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:18:46 INFO  : Disconnected from the channel tcfchan#5.
18:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:18:47 INFO  : 'fpga -state' command is executed.
18:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:18:47 INFO  : 'jtag frequency' command is executed.
18:18:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:47 INFO  : Context for 'APU' is selected.
18:18:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:49 INFO  : Context for 'APU' is selected.
18:18:49 INFO  : 'stop' command is executed.
18:18:49 INFO  : 'ps7_init' command is executed.
18:18:49 INFO  : 'ps7_post_config' command is executed.
18:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:50 INFO  : Memory regions updated for context APU
18:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:50 INFO  : 'con' command is executed.
18:18:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:18:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:19:24 INFO  : Disconnected from the channel tcfchan#6.
18:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:19:25 INFO  : 'fpga -state' command is executed.
18:19:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:19:26 INFO  : 'jtag frequency' command is executed.
18:19:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:26 INFO  : Context for 'APU' is selected.
18:19:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:27 INFO  : Context for 'APU' is selected.
18:19:27 INFO  : 'stop' command is executed.
18:19:28 INFO  : 'ps7_init' command is executed.
18:19:28 INFO  : 'ps7_post_config' command is executed.
18:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:28 INFO  : Memory regions updated for context APU
18:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:28 INFO  : 'con' command is executed.
18:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:19:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:23:07 INFO  : Disconnected from the channel tcfchan#7.
18:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:23:08 INFO  : 'fpga -state' command is executed.
18:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:23:09 INFO  : 'jtag frequency' command is executed.
18:23:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:09 INFO  : Context for 'APU' is selected.
18:23:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:10 INFO  : Context for 'APU' is selected.
18:23:11 INFO  : 'stop' command is executed.
18:23:11 INFO  : 'ps7_init' command is executed.
18:23:11 INFO  : 'ps7_post_config' command is executed.
18:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:11 INFO  : Memory regions updated for context APU
18:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:12 INFO  : 'con' command is executed.
18:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:23:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:23:21 INFO  : Disconnected from the channel tcfchan#8.
18:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:23:22 INFO  : 'fpga -state' command is executed.
18:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:23:22 INFO  : 'jtag frequency' command is executed.
18:23:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:22 INFO  : Context for 'APU' is selected.
18:23:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:24 INFO  : Context for 'APU' is selected.
18:23:24 INFO  : 'stop' command is executed.
18:23:24 INFO  : 'ps7_init' command is executed.
18:23:24 INFO  : 'ps7_post_config' command is executed.
18:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:25 INFO  : Memory regions updated for context APU
18:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:25 INFO  : 'con' command is executed.
18:23:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:23:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:25:29 INFO  : Disconnected from the channel tcfchan#9.
18:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:25:31 INFO  : 'fpga -state' command is executed.
18:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:25:31 INFO  : 'jtag frequency' command is executed.
18:25:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:31 INFO  : Context for 'APU' is selected.
18:25:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:32 INFO  : Context for 'APU' is selected.
18:25:32 INFO  : 'stop' command is executed.
18:25:33 INFO  : 'ps7_init' command is executed.
18:25:33 INFO  : 'ps7_post_config' command is executed.
18:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:33 INFO  : Memory regions updated for context APU
18:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:34 INFO  : 'con' command is executed.
18:25:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:25:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:36:03 INFO  : Disconnected from the channel tcfchan#10.
18:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:36:04 INFO  : 'fpga -state' command is executed.
18:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:36:05 INFO  : 'jtag frequency' command is executed.
18:36:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:05 INFO  : Context for 'APU' is selected.
18:36:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:07 INFO  : Context for 'APU' is selected.
18:36:07 INFO  : 'stop' command is executed.
18:36:08 INFO  : 'ps7_init' command is executed.
18:36:08 INFO  : 'ps7_post_config' command is executed.
18:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:08 INFO  : Memory regions updated for context APU
18:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:08 INFO  : 'con' command is executed.
18:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:36:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:46:35 INFO  : Disconnected from the channel tcfchan#11.
18:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:46:36 INFO  : 'fpga -state' command is executed.
18:46:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:46:37 INFO  : 'jtag frequency' command is executed.
18:46:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:37 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:39 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : 'stop' command is executed.
18:46:40 INFO  : 'ps7_init' command is executed.
18:46:40 INFO  : 'ps7_post_config' command is executed.
18:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:41 INFO  : Memory regions updated for context APU
18:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:41 INFO  : 'con' command is executed.
18:46:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:46:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:47:02 INFO  : Disconnected from the channel tcfchan#12.
18:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:47:03 INFO  : 'fpga -state' command is executed.
18:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:47:03 INFO  : 'jtag frequency' command is executed.
18:47:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:03 INFO  : Context for 'APU' is selected.
18:47:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:05 INFO  : Context for 'APU' is selected.
18:47:05 INFO  : 'stop' command is executed.
18:47:05 INFO  : 'ps7_init' command is executed.
18:47:06 INFO  : 'ps7_post_config' command is executed.
18:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:06 INFO  : Memory regions updated for context APU
18:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:06 INFO  : 'con' command is executed.
18:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:47:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:10:53 INFO  : Disconnected from the channel tcfchan#13.
19:10:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:10:54 INFO  : 'fpga -state' command is executed.
19:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:10:54 INFO  : 'jtag frequency' command is executed.
19:10:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:54 INFO  : Context for 'APU' is selected.
19:10:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:10:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:56 INFO  : Context for 'APU' is selected.
19:10:56 INFO  : 'stop' command is executed.
19:10:57 INFO  : 'ps7_init' command is executed.
19:10:57 INFO  : 'ps7_post_config' command is executed.
19:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:57 INFO  : Memory regions updated for context APU
19:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:57 INFO  : 'con' command is executed.
19:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:10:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:11:47 INFO  : Disconnected from the channel tcfchan#14.
19:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:11:48 INFO  : 'fpga -state' command is executed.
19:11:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:11:48 INFO  : 'jtag frequency' command is executed.
19:11:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:48 INFO  : Context for 'APU' is selected.
19:11:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:50 INFO  : Context for 'APU' is selected.
19:11:50 INFO  : 'stop' command is executed.
19:11:50 INFO  : 'ps7_init' command is executed.
19:11:50 INFO  : 'ps7_post_config' command is executed.
19:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:51 INFO  : Memory regions updated for context APU
19:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:51 INFO  : 'con' command is executed.
19:11:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:11:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:20:41 INFO  : Disconnected from the channel tcfchan#15.
20:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:20:42 INFO  : 'fpga -state' command is executed.
20:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:20:42 INFO  : 'jtag frequency' command is executed.
20:20:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:42 INFO  : Context for 'APU' is selected.
20:20:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:44 INFO  : Context for 'APU' is selected.
20:20:44 INFO  : 'stop' command is executed.
20:20:45 INFO  : 'ps7_init' command is executed.
20:20:45 INFO  : 'ps7_post_config' command is executed.
20:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:45 INFO  : Memory regions updated for context APU
20:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:45 INFO  : 'con' command is executed.
20:20:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:20:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:21:50 INFO  : Disconnected from the channel tcfchan#16.
20:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:21:51 INFO  : 'fpga -state' command is executed.
20:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:21:51 INFO  : 'jtag frequency' command is executed.
20:21:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:51 INFO  : Context for 'APU' is selected.
20:21:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:53 INFO  : Context for 'APU' is selected.
20:21:53 INFO  : 'stop' command is executed.
20:21:54 INFO  : 'ps7_init' command is executed.
20:21:54 INFO  : 'ps7_post_config' command is executed.
20:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:54 INFO  : Memory regions updated for context APU
20:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:54 INFO  : 'con' command is executed.
20:21:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:21:54 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:22:13 INFO  : Disconnected from the channel tcfchan#17.
20:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:22:14 INFO  : 'fpga -state' command is executed.
20:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:22:15 INFO  : 'jtag frequency' command is executed.
20:22:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:15 INFO  : Context for 'APU' is selected.
20:22:16 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:16 INFO  : Context for 'APU' is selected.
20:22:16 INFO  : 'stop' command is executed.
20:22:17 INFO  : 'ps7_init' command is executed.
20:22:17 INFO  : 'ps7_post_config' command is executed.
20:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:17 INFO  : Memory regions updated for context APU
20:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:17 INFO  : 'con' command is executed.
20:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:22:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:23:13 INFO  : Disconnected from the channel tcfchan#18.
20:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:23:14 INFO  : 'fpga -state' command is executed.
20:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:23:14 INFO  : 'jtag frequency' command is executed.
20:23:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:14 INFO  : Context for 'APU' is selected.
20:23:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:15 INFO  : Context for 'APU' is selected.
20:23:16 INFO  : 'stop' command is executed.
20:23:16 INFO  : 'ps7_init' command is executed.
20:23:16 INFO  : 'ps7_post_config' command is executed.
20:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:16 INFO  : Memory regions updated for context APU
20:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:16 INFO  : 'con' command is executed.
20:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:23:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:24:59 INFO  : Disconnected from the channel tcfchan#19.
20:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:25:00 INFO  : 'fpga -state' command is executed.
20:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:25:01 INFO  : 'jtag frequency' command is executed.
20:25:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:01 INFO  : Context for 'APU' is selected.
20:25:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:02 INFO  : Context for 'APU' is selected.
20:25:02 INFO  : 'stop' command is executed.
20:25:03 INFO  : 'ps7_init' command is executed.
20:25:03 INFO  : 'ps7_post_config' command is executed.
20:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:03 INFO  : Memory regions updated for context APU
20:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:03 INFO  : 'con' command is executed.
20:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:25:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:32:54 INFO  : Disconnected from the channel tcfchan#20.
20:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:32:55 INFO  : 'fpga -state' command is executed.
20:32:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:32:55 INFO  : 'jtag frequency' command is executed.
20:32:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:55 INFO  : Context for 'APU' is selected.
20:32:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:32:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:57 INFO  : Context for 'APU' is selected.
20:32:57 INFO  : 'stop' command is executed.
20:32:58 INFO  : 'ps7_init' command is executed.
20:32:58 INFO  : 'ps7_post_config' command is executed.
20:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:58 INFO  : Memory regions updated for context APU
20:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:58 INFO  : 'con' command is executed.
20:32:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:32:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:33:49 INFO  : Disconnected from the channel tcfchan#21.
20:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:33:50 INFO  : 'fpga -state' command is executed.
20:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:33:50 INFO  : 'jtag frequency' command is executed.
20:33:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:50 INFO  : Context for 'APU' is selected.
20:33:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:52 INFO  : Context for 'APU' is selected.
20:33:52 INFO  : 'stop' command is executed.
20:33:52 INFO  : 'ps7_init' command is executed.
20:33:52 INFO  : 'ps7_post_config' command is executed.
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:53 INFO  : Memory regions updated for context APU
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : 'con' command is executed.
20:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:33:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:41:08 INFO  : Disconnected from the channel tcfchan#22.
20:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:41:09 INFO  : 'fpga -state' command is executed.
20:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:41:09 INFO  : 'jtag frequency' command is executed.
20:41:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:09 INFO  : Context for 'APU' is selected.
20:41:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:11 INFO  : Context for 'APU' is selected.
20:41:11 INFO  : 'stop' command is executed.
20:41:11 INFO  : 'ps7_init' command is executed.
20:41:11 INFO  : 'ps7_post_config' command is executed.
20:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:12 INFO  : Memory regions updated for context APU
20:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:12 INFO  : 'con' command is executed.
20:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:41:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:42:22 INFO  : Disconnected from the channel tcfchan#23.
20:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:42:23 INFO  : 'fpga -state' command is executed.
20:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:42:24 INFO  : 'jtag frequency' command is executed.
20:42:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:24 INFO  : Context for 'APU' is selected.
20:42:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:25 INFO  : Context for 'APU' is selected.
20:42:26 INFO  : 'stop' command is executed.
20:42:26 INFO  : 'ps7_init' command is executed.
20:42:26 INFO  : 'ps7_post_config' command is executed.
20:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:26 INFO  : Memory regions updated for context APU
20:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:26 INFO  : 'con' command is executed.
20:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:42:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:43:02 INFO  : Disconnected from the channel tcfchan#24.
20:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:03 INFO  : 'fpga -state' command is executed.
20:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:03 INFO  : 'jtag frequency' command is executed.
20:43:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:03 INFO  : Context for 'APU' is selected.
20:43:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:05 INFO  : Context for 'APU' is selected.
20:43:05 INFO  : 'stop' command is executed.
20:43:06 INFO  : 'ps7_init' command is executed.
20:43:06 INFO  : 'ps7_post_config' command is executed.
20:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:06 INFO  : Memory regions updated for context APU
20:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:06 INFO  : 'con' command is executed.
20:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:49:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538042964000,  Project:1537969534000
20:49:30 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:49:52 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:49:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:49:57 INFO  : 
20:49:59 INFO  : 
20:50:01 INFO  : 
20:50:02 INFO  : Updating hardware inferred compiler options for Test.
20:50:03 INFO  : Updating hardware inferred compiler options for fsbl.
20:50:04 INFO  : Updating hardware inferred compiler options for hello.
20:50:04 INFO  : Clearing existing target manager status.
20:50:04 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
20:50:04 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
20:50:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:50:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:58:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538049420000,  Project:1538042964000
20:58:31 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:58:45 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:58:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:58:50 INFO  : 
20:58:52 INFO  : 
20:58:54 INFO  : 
20:58:55 INFO  : Updating hardware inferred compiler options for Test.
20:58:56 INFO  : Updating hardware inferred compiler options for fsbl.
20:58:57 INFO  : Updating hardware inferred compiler options for hello.
20:58:57 INFO  : Clearing existing target manager status.
20:58:57 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
20:58:57 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
20:58:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:59:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:59:15 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:59:59 INFO  : Disconnected from the channel tcfchan#25.
21:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:00:00 INFO  : 'fpga -state' command is executed.
21:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:00:00 INFO  : 'jtag frequency' command is executed.
21:00:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:00 INFO  : Context for 'APU' is selected.
21:00:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:00 INFO  : Context for 'APU' is selected.
21:00:00 INFO  : 'stop' command is executed.
21:00:01 INFO  : 'ps7_init' command is executed.
21:00:01 INFO  : 'ps7_post_config' command is executed.
21:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:01 INFO  : Memory regions updated for context APU
21:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:02 INFO  : 'con' command is executed.
21:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:00:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:03:25 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
21:03:27 INFO  : Bootgen command execution is done.
21:07:25 INFO  : Disconnected from the channel tcfchan#26.
20:11:21 INFO  : Registering command handlers for SDK TCF services
20:11:22 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
20:11:24 INFO  : XSCT server has started successfully.
20:11:24 INFO  : Successfully done setting XSCT server connection channel  
20:11:24 INFO  : Successfully done setting SDK workspace  
20:11:24 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:11:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:11:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538128340000,  Project:1538049420000
20:11:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:11:27 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:11:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:11:31 INFO  : 
20:11:33 INFO  : 
20:11:36 INFO  : 
20:11:37 INFO  : Updating hardware inferred compiler options for Test.
20:11:37 INFO  : Updating hardware inferred compiler options for fsbl.
20:11:38 INFO  : Updating hardware inferred compiler options for hello.
20:11:38 INFO  : Clearing existing target manager status.
20:11:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:11:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:12:46 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:13:34 INFO  : 'fpga -state' command is executed.
20:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:13:34 INFO  : 'jtag frequency' command is executed.
20:13:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:34 INFO  : Context for 'APU' is selected.
20:13:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:34 INFO  : Context for 'APU' is selected.
20:13:34 INFO  : 'stop' command is executed.
20:13:35 INFO  : 'ps7_init' command is executed.
20:13:35 INFO  : 'ps7_post_config' command is executed.
20:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:35 INFO  : Memory regions updated for context APU
20:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:36 INFO  : 'con' command is executed.
20:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:13:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:14:18 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:14:23 INFO  : Disconnected from the channel tcfchan#1.
20:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:14:24 INFO  : 'fpga -state' command is executed.
20:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:14:24 INFO  : 'jtag frequency' command is executed.
20:14:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:24 INFO  : Context for 'APU' is selected.
20:14:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:26 INFO  : Context for 'APU' is selected.
20:14:26 INFO  : 'stop' command is executed.
20:14:27 INFO  : 'ps7_init' command is executed.
20:14:27 INFO  : 'ps7_post_config' command is executed.
20:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:28 INFO  : Memory regions updated for context APU
20:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:28 INFO  : 'con' command is executed.
20:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:14:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:14:46 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:15:18 INFO  : Disconnected from the channel tcfchan#2.
20:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:15:19 INFO  : 'fpga -state' command is executed.
20:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:15:19 INFO  : 'jtag frequency' command is executed.
20:15:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:19 INFO  : Context for 'APU' is selected.
20:15:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:19 INFO  : Context for 'APU' is selected.
20:15:19 INFO  : 'stop' command is executed.
20:15:20 INFO  : 'ps7_init' command is executed.
20:15:20 INFO  : 'ps7_post_config' command is executed.
20:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:20 INFO  : Memory regions updated for context APU
20:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:20 INFO  : 'con' command is executed.
20:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:15:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:16:35 INFO  : Disconnected from the channel tcfchan#3.
00:30:32 INFO  : Registering command handlers for SDK TCF services
00:30:32 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
00:30:41 INFO  : XSCT server has started successfully.
00:30:41 INFO  : Successfully done setting XSCT server connection channel  
00:30:42 INFO  : Successfully done setting SDK workspace  
00:30:42 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
00:30:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:30:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538492782000,  Project:1538128340000
00:30:44 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
00:30:44 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:30:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:30:49 INFO  : 
00:30:51 INFO  : 
00:30:53 INFO  : 
00:30:53 INFO  : Updating hardware inferred compiler options for Test.
00:30:54 INFO  : Updating hardware inferred compiler options for fsbl.
00:30:55 INFO  : Updating hardware inferred compiler options for hello.
00:30:55 INFO  : Clearing existing target manager status.
00:30:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:31:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:38:19 INFO  : 'fpga -state' command is executed.
00:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:38:19 INFO  : 'jtag frequency' command is executed.
00:38:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:19 INFO  : Context for 'APU' is selected.
00:38:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:19 INFO  : Context for 'APU' is selected.
00:38:19 INFO  : 'stop' command is executed.
00:38:19 INFO  : 'ps7_init' command is executed.
00:38:19 INFO  : 'ps7_post_config' command is executed.
00:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:20 INFO  : Memory regions updated for context APU
00:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:20 INFO  : 'con' command is executed.
00:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:38:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:40:21 INFO  : Disconnected from the channel tcfchan#1.
00:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:40:22 INFO  : 'fpga -state' command is executed.
00:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:40:22 INFO  : 'jtag frequency' command is executed.
00:40:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:22 INFO  : Context for 'APU' is selected.
00:40:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:24 INFO  : Context for 'APU' is selected.
00:40:24 INFO  : 'stop' command is executed.
00:40:24 INFO  : 'ps7_init' command is executed.
00:40:24 INFO  : 'ps7_post_config' command is executed.
00:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:25 INFO  : Memory regions updated for context APU
00:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:25 INFO  : 'con' command is executed.
00:40:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:40:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:41:57 INFO  : Disconnected from the channel tcfchan#2.
00:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:41:58 INFO  : 'fpga -state' command is executed.
00:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:41:59 INFO  : 'jtag frequency' command is executed.
00:41:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:59 INFO  : Context for 'APU' is selected.
00:41:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:59 INFO  : Context for 'APU' is selected.
00:41:59 INFO  : 'stop' command is executed.
00:41:59 INFO  : 'ps7_init' command is executed.
00:41:59 INFO  : 'ps7_post_config' command is executed.
00:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:59 INFO  : Memory regions updated for context APU
00:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:00 INFO  : 'con' command is executed.
00:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:42:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:43:33 INFO  : Disconnected from the channel tcfchan#3.
00:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:43:34 INFO  : 'fpga -state' command is executed.
00:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:43:34 INFO  : 'jtag frequency' command is executed.
00:43:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:34 INFO  : Context for 'APU' is selected.
00:43:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:34 INFO  : Context for 'APU' is selected.
00:43:34 INFO  : 'stop' command is executed.
00:43:34 INFO  : 'ps7_init' command is executed.
00:43:34 INFO  : 'ps7_post_config' command is executed.
00:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:35 INFO  : Memory regions updated for context APU
00:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:35 INFO  : 'con' command is executed.
00:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:43:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:44:12 INFO  : Disconnected from the channel tcfchan#4.
00:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:44:13 INFO  : 'fpga -state' command is executed.
00:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:44:13 INFO  : 'jtag frequency' command is executed.
00:44:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:13 INFO  : Context for 'APU' is selected.
00:44:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:13 INFO  : Context for 'APU' is selected.
00:44:13 INFO  : 'stop' command is executed.
00:44:14 INFO  : 'ps7_init' command is executed.
00:44:14 INFO  : 'ps7_post_config' command is executed.
00:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:14 INFO  : Memory regions updated for context APU
00:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:14 INFO  : 'con' command is executed.
00:44:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:44:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:47:53 INFO  : Disconnected from the channel tcfchan#5.
01:22:29 INFO  : Registering command handlers for SDK TCF services
01:22:29 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
01:22:31 INFO  : XSCT server has started successfully.
01:22:31 INFO  : Successfully done setting XSCT server connection channel  
01:22:32 INFO  : Successfully done setting SDK workspace  
01:22:32 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
01:22:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:22:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538582990000,  Project:1538492782000
01:22:34 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
01:22:35 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:22:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:22:40 INFO  : 
01:22:42 INFO  : 
01:22:44 INFO  : 
01:22:45 INFO  : Updating hardware inferred compiler options for Test.
01:22:46 INFO  : Updating hardware inferred compiler options for fsbl.
01:22:46 INFO  : Updating hardware inferred compiler options for hello.
01:22:46 INFO  : Clearing existing target manager status.
01:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:23:43 INFO  : 'fpga -state' command is executed.
01:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:23:43 INFO  : 'jtag frequency' command is executed.
01:23:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:43 INFO  : Context for 'APU' is selected.
01:23:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:23:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:44 INFO  : Context for 'APU' is selected.
01:23:44 INFO  : 'stop' command is executed.
01:23:44 INFO  : 'ps7_init' command is executed.
01:23:44 INFO  : 'ps7_post_config' command is executed.
01:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:44 INFO  : Memory regions updated for context APU
01:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:44 INFO  : 'con' command is executed.
01:23:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:23:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:31:17 INFO  : Disconnected from the channel tcfchan#1.
01:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:31:18 INFO  : 'fpga -state' command is executed.
01:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:31:18 INFO  : 'jtag frequency' command is executed.
01:31:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:18 INFO  : Context for 'APU' is selected.
01:31:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:20 INFO  : Context for 'APU' is selected.
01:31:20 INFO  : 'stop' command is executed.
01:31:20 INFO  : 'ps7_init' command is executed.
01:31:20 INFO  : 'ps7_post_config' command is executed.
01:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:21 INFO  : Memory regions updated for context APU
01:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:21 INFO  : 'con' command is executed.
01:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:31:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:33:45 INFO  : Disconnected from the channel tcfchan#2.
01:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:33:46 INFO  : 'fpga -state' command is executed.
01:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:33:46 INFO  : 'jtag frequency' command is executed.
01:33:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:33:46 INFO  : Context for 'APU' is selected.
01:33:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:46 INFO  : Context for 'APU' is selected.
01:33:46 INFO  : 'stop' command is executed.
01:33:47 INFO  : 'ps7_init' command is executed.
01:33:47 INFO  : 'ps7_post_config' command is executed.
01:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:47 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:47 INFO  : Memory regions updated for context APU
01:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:47 INFO  : 'con' command is executed.
01:33:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:33:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:36:06 INFO  : Disconnected from the channel tcfchan#3.
01:36:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:36:07 INFO  : 'fpga -state' command is executed.
01:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:36:07 INFO  : 'jtag frequency' command is executed.
01:36:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:07 INFO  : Context for 'APU' is selected.
01:36:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:07 INFO  : Context for 'APU' is selected.
01:36:07 INFO  : 'stop' command is executed.
01:36:07 INFO  : 'ps7_init' command is executed.
01:36:07 INFO  : 'ps7_post_config' command is executed.
01:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:08 INFO  : Memory regions updated for context APU
01:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:08 INFO  : 'con' command is executed.
01:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:36:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:37:10 INFO  : Disconnected from the channel tcfchan#4.
01:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:37:11 INFO  : 'fpga -state' command is executed.
01:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:37:11 INFO  : 'jtag frequency' command is executed.
01:37:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:11 INFO  : Context for 'APU' is selected.
01:37:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:37:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:11 INFO  : Context for 'APU' is selected.
01:37:11 INFO  : 'stop' command is executed.
01:37:12 INFO  : 'ps7_init' command is executed.
01:37:12 INFO  : 'ps7_post_config' command is executed.
01:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:12 INFO  : Memory regions updated for context APU
01:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:12 INFO  : 'con' command is executed.
01:37:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:37:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:37:42 INFO  : Disconnected from the channel tcfchan#5.
01:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:37:44 INFO  : 'fpga -state' command is executed.
01:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:37:44 INFO  : 'jtag frequency' command is executed.
01:37:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:44 INFO  : Context for 'APU' is selected.
01:37:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:37:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:44 INFO  : Context for 'APU' is selected.
01:37:44 INFO  : 'stop' command is executed.
01:37:45 INFO  : 'ps7_init' command is executed.
01:37:45 INFO  : 'ps7_post_config' command is executed.
01:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:45 INFO  : Memory regions updated for context APU
01:37:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:46 INFO  : 'con' command is executed.
01:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:37:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:45:37 INFO  : Disconnected from the channel tcfchan#6.
01:45:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:45:38 INFO  : 'fpga -state' command is executed.
01:45:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:45:38 INFO  : 'jtag frequency' command is executed.
01:45:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:45:38 INFO  : Context for 'APU' is selected.
01:45:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:45:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:38 INFO  : Context for 'APU' is selected.
01:45:38 INFO  : 'stop' command is executed.
01:45:38 INFO  : 'ps7_init' command is executed.
01:45:38 INFO  : 'ps7_post_config' command is executed.
01:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:39 INFO  : Memory regions updated for context APU
01:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:39 INFO  : 'con' command is executed.
01:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:45:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:47:21 INFO  : Disconnected from the channel tcfchan#7.
01:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:47:22 INFO  : 'fpga -state' command is executed.
01:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:47:23 INFO  : 'jtag frequency' command is executed.
01:47:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:47:23 INFO  : Context for 'APU' is selected.
01:47:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:47:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:23 INFO  : Context for 'APU' is selected.
01:47:23 INFO  : 'stop' command is executed.
01:47:23 INFO  : 'ps7_init' command is executed.
01:47:23 INFO  : 'ps7_post_config' command is executed.
01:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:24 INFO  : Memory regions updated for context APU
01:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:24 INFO  : 'con' command is executed.
01:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:47:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:03:56 INFO  : Disconnected from the channel tcfchan#8.
02:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:03:57 INFO  : 'fpga -state' command is executed.
02:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:03:57 INFO  : 'jtag frequency' command is executed.
02:03:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:03:57 INFO  : Context for 'APU' is selected.
02:03:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:03:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:57 INFO  : Context for 'APU' is selected.
02:03:58 INFO  : 'stop' command is executed.
02:03:58 INFO  : 'ps7_init' command is executed.
02:03:58 INFO  : 'ps7_post_config' command is executed.
02:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:03:58 INFO  : Memory regions updated for context APU
02:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:58 INFO  : 'con' command is executed.
02:03:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:03:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:05:16 INFO  : Disconnected from the channel tcfchan#9.
02:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
02:05:17 INFO  : 'fpga -state' command is executed.
02:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
02:05:18 INFO  : 'jtag frequency' command is executed.
02:05:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:05:18 INFO  : Context for 'APU' is selected.
02:05:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:05:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:18 INFO  : Context for 'APU' is selected.
02:05:18 INFO  : 'stop' command is executed.
02:05:18 INFO  : 'ps7_init' command is executed.
02:05:18 INFO  : 'ps7_post_config' command is executed.
02:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:19 INFO  : Memory regions updated for context APU
02:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:19 INFO  : 'con' command is executed.
02:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

02:05:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
02:08:28 INFO  : Disconnected from the channel tcfchan#10.
09:52:10 INFO  : Registering command handlers for SDK TCF services
09:52:11 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
09:52:13 INFO  : XSCT server has started successfully.
09:52:13 INFO  : Successfully done setting XSCT server connection channel  
09:52:13 INFO  : Successfully done setting SDK workspace  
09:52:13 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
09:52:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:52:33 INFO  : 'fpga -state' command is executed.
09:52:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
09:52:33 INFO  : 'jtag frequency' command is executed.
09:52:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:52:33 INFO  : Context for 'APU' is selected.
09:52:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:33 INFO  : Context for 'APU' is selected.
09:52:33 INFO  : 'stop' command is executed.
09:52:34 INFO  : 'ps7_init' command is executed.
09:52:34 INFO  : 'ps7_post_config' command is executed.
09:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:34 INFO  : Memory regions updated for context APU
09:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:34 INFO  : 'con' command is executed.
09:52:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

09:52:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:44:33 INFO  : Disconnected from the channel tcfchan#1.
10:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:44:34 INFO  : 'fpga -state' command is executed.
10:44:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:44:34 INFO  : 'jtag frequency' command is executed.
10:44:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:34 INFO  : Context for 'APU' is selected.
10:44:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:44:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:36 INFO  : Context for 'APU' is selected.
10:44:36 INFO  : 'stop' command is executed.
10:44:36 INFO  : 'ps7_init' command is executed.
10:44:36 INFO  : 'ps7_post_config' command is executed.
10:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:36 INFO  : Memory regions updated for context APU
10:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:36 INFO  : 'con' command is executed.
10:44:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:44:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:49:06 INFO  : Disconnected from the channel tcfchan#2.
10:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:49:07 INFO  : 'fpga -state' command is executed.
10:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:49:08 INFO  : 'jtag frequency' command is executed.
10:49:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:49:08 INFO  : Context for 'APU' is selected.
10:49:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:49:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:09 INFO  : Context for 'APU' is selected.
10:49:09 INFO  : 'stop' command is executed.
10:49:10 INFO  : 'ps7_init' command is executed.
10:49:10 INFO  : 'ps7_post_config' command is executed.
10:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:10 INFO  : Memory regions updated for context APU
10:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:10 INFO  : 'con' command is executed.
10:49:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:49:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:50:37 INFO  : Disconnected from the channel tcfchan#3.
10:50:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:50:39 INFO  : 'fpga -state' command is executed.
10:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:50:39 INFO  : 'jtag frequency' command is executed.
10:50:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:50:39 INFO  : Context for 'APU' is selected.
10:50:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:50:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:41 INFO  : Context for 'APU' is selected.
10:50:41 INFO  : 'stop' command is executed.
10:50:42 INFO  : 'ps7_init' command is executed.
10:50:42 INFO  : 'ps7_post_config' command is executed.
10:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:42 INFO  : Memory regions updated for context APU
10:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:42 INFO  : 'con' command is executed.
10:50:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:50:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:11:50 INFO  : Disconnected from the channel tcfchan#4.
11:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:11:51 INFO  : 'fpga -state' command is executed.
11:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:11:51 INFO  : 'jtag frequency' command is executed.
11:11:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:51 INFO  : Context for 'APU' is selected.
11:11:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:53 INFO  : Context for 'APU' is selected.
11:11:53 INFO  : 'stop' command is executed.
11:11:54 INFO  : 'ps7_init' command is executed.
11:11:54 INFO  : 'ps7_post_config' command is executed.
11:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:54 INFO  : Memory regions updated for context APU
11:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:54 INFO  : 'con' command is executed.
11:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:11:54 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:39:41 INFO  : Disconnected from the channel tcfchan#5.
11:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:39:42 INFO  : 'fpga -state' command is executed.
11:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:39:42 INFO  : 'jtag frequency' command is executed.
11:39:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:42 INFO  : Context for 'APU' is selected.
11:39:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:44 INFO  : Context for 'APU' is selected.
11:39:44 INFO  : 'stop' command is executed.
11:39:44 INFO  : 'ps7_init' command is executed.
11:39:44 INFO  : 'ps7_post_config' command is executed.
11:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:45 INFO  : Memory regions updated for context APU
11:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:45 INFO  : 'con' command is executed.
11:39:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:39:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:05:10 INFO  : Disconnected from the channel tcfchan#6.
12:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:05:11 INFO  : 'fpga -state' command is executed.
12:05:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:05:12 INFO  : 'jtag frequency' command is executed.
12:05:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:12 INFO  : Context for 'APU' is selected.
12:05:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:05:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:13 INFO  : Context for 'APU' is selected.
12:05:13 INFO  : 'stop' command is executed.
12:05:14 INFO  : 'ps7_init' command is executed.
12:05:14 INFO  : 'ps7_post_config' command is executed.
12:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:14 INFO  : Memory regions updated for context APU
12:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:14 INFO  : 'con' command is executed.
12:05:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:05:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:25:51 INFO  : Disconnected from the channel tcfchan#7.
12:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:25:52 INFO  : 'fpga -state' command is executed.
12:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:25:52 INFO  : 'jtag frequency' command is executed.
12:25:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:52 INFO  : Context for 'APU' is selected.
12:25:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:25:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:54 INFO  : Context for 'APU' is selected.
12:25:54 INFO  : 'stop' command is executed.
12:25:54 INFO  : 'ps7_init' command is executed.
12:25:54 INFO  : 'ps7_post_config' command is executed.
12:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:54 INFO  : Memory regions updated for context APU
12:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:55 INFO  : 'con' command is executed.
12:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:25:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:27:50 INFO  : Disconnected from the channel tcfchan#8.
12:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:27:51 INFO  : 'fpga -state' command is executed.
12:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:27:51 INFO  : 'jtag frequency' command is executed.
12:27:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:51 INFO  : Context for 'APU' is selected.
12:27:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:53 INFO  : Context for 'APU' is selected.
12:27:53 INFO  : 'stop' command is executed.
12:27:53 INFO  : 'ps7_init' command is executed.
12:27:53 INFO  : 'ps7_post_config' command is executed.
12:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:54 INFO  : Memory regions updated for context APU
12:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:54 INFO  : 'con' command is executed.
12:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:27:54 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:28:25 INFO  : Disconnected from the channel tcfchan#9.
12:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:28:26 INFO  : 'fpga -state' command is executed.
12:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:28:26 INFO  : 'jtag frequency' command is executed.
12:28:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:26 INFO  : Context for 'APU' is selected.
12:28:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:28 INFO  : Context for 'APU' is selected.
12:28:28 INFO  : 'stop' command is executed.
12:28:28 INFO  : 'ps7_init' command is executed.
12:28:28 INFO  : 'ps7_post_config' command is executed.
12:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:29 INFO  : Memory regions updated for context APU
12:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:29 INFO  : 'con' command is executed.
12:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:28:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:29:41 INFO  : Disconnected from the channel tcfchan#10.
12:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:29:42 INFO  : 'fpga -state' command is executed.
12:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:29:42 INFO  : 'jtag frequency' command is executed.
12:29:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:42 INFO  : Context for 'APU' is selected.
12:29:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:29:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:44 INFO  : Context for 'APU' is selected.
12:29:44 INFO  : 'stop' command is executed.
12:29:45 INFO  : 'ps7_init' command is executed.
12:29:45 INFO  : 'ps7_post_config' command is executed.
12:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:45 INFO  : Memory regions updated for context APU
12:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:45 INFO  : 'con' command is executed.
12:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:29:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:29:58 INFO  : Disconnected from the channel tcfchan#11.
12:29:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:29:59 INFO  : 'fpga -state' command is executed.
12:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:29:59 INFO  : 'jtag frequency' command is executed.
12:29:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:59 INFO  : Context for 'APU' is selected.
12:30:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:30:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:01 INFO  : Context for 'APU' is selected.
12:30:01 INFO  : 'stop' command is executed.
12:30:02 INFO  : 'ps7_init' command is executed.
12:30:02 INFO  : 'ps7_post_config' command is executed.
12:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:02 INFO  : Memory regions updated for context APU
12:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:02 INFO  : 'con' command is executed.
12:30:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:30:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:30:40 INFO  : Disconnected from the channel tcfchan#12.
12:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:30:41 INFO  : 'fpga -state' command is executed.
12:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:30:41 INFO  : 'jtag frequency' command is executed.
12:30:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:41 INFO  : Context for 'APU' is selected.
12:30:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:30:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:43 INFO  : Context for 'APU' is selected.
12:30:43 INFO  : 'stop' command is executed.
12:30:43 INFO  : 'ps7_init' command is executed.
12:30:43 INFO  : 'ps7_post_config' command is executed.
12:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:44 INFO  : Memory regions updated for context APU
12:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:44 INFO  : 'con' command is executed.
12:30:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:30:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:31:28 INFO  : Disconnected from the channel tcfchan#13.
12:31:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:31:29 INFO  : 'fpga -state' command is executed.
12:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:31:30 INFO  : 'jtag frequency' command is executed.
12:31:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:30 INFO  : Context for 'APU' is selected.
12:31:31 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:31 INFO  : Context for 'APU' is selected.
12:31:31 INFO  : 'stop' command is executed.
12:31:32 INFO  : 'ps7_init' command is executed.
12:31:32 INFO  : 'ps7_post_config' command is executed.
12:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:32 INFO  : Memory regions updated for context APU
12:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:32 INFO  : 'con' command is executed.
12:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:31:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:32:57 INFO  : Disconnected from the channel tcfchan#14.
12:32:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:32:58 INFO  : 'fpga -state' command is executed.
12:32:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:32:58 INFO  : 'jtag frequency' command is executed.
12:32:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:58 INFO  : Context for 'APU' is selected.
12:33:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:33:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:00 INFO  : Context for 'APU' is selected.
12:33:00 INFO  : 'stop' command is executed.
12:33:01 INFO  : 'ps7_init' command is executed.
12:33:01 INFO  : 'ps7_post_config' command is executed.
12:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:01 INFO  : Memory regions updated for context APU
12:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:01 INFO  : 'con' command is executed.
12:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:33:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:34:05 INFO  : Disconnected from the channel tcfchan#15.
12:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:34:06 INFO  : 'fpga -state' command is executed.
12:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:34:07 INFO  : 'jtag frequency' command is executed.
12:34:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:07 INFO  : Context for 'APU' is selected.
12:34:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:08 INFO  : Context for 'APU' is selected.
12:34:08 INFO  : 'stop' command is executed.
12:34:09 INFO  : 'ps7_init' command is executed.
12:34:09 INFO  : 'ps7_post_config' command is executed.
12:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:09 INFO  : Memory regions updated for context APU
12:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:09 INFO  : 'con' command is executed.
12:34:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:34:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:36:59 INFO  : Disconnected from the channel tcfchan#16.
12:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:37:00 INFO  : 'fpga -state' command is executed.
12:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:37:01 INFO  : 'jtag frequency' command is executed.
12:37:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:01 INFO  : Context for 'APU' is selected.
12:37:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:37:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:02 INFO  : Context for 'APU' is selected.
12:37:02 INFO  : 'stop' command is executed.
12:37:03 INFO  : 'ps7_init' command is executed.
12:37:03 INFO  : 'ps7_post_config' command is executed.
12:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:03 INFO  : Memory regions updated for context APU
12:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:03 INFO  : 'con' command is executed.
12:37:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:37:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:41:46 INFO  : Disconnected from the channel tcfchan#17.
12:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:41:47 INFO  : 'fpga -state' command is executed.
12:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:41:47 INFO  : 'jtag frequency' command is executed.
12:41:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:47 INFO  : Context for 'APU' is selected.
12:41:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:49 INFO  : Context for 'APU' is selected.
12:41:49 INFO  : 'stop' command is executed.
12:41:50 INFO  : 'ps7_init' command is executed.
12:41:50 INFO  : 'ps7_post_config' command is executed.
12:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:50 INFO  : Memory regions updated for context APU
12:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:50 INFO  : 'con' command is executed.
12:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:41:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:42:38 INFO  : Disconnected from the channel tcfchan#18.
12:42:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:42:39 INFO  : 'fpga -state' command is executed.
12:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:42:40 INFO  : 'jtag frequency' command is executed.
12:42:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:40 INFO  : Context for 'APU' is selected.
12:42:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:42 INFO  : Context for 'APU' is selected.
12:42:42 INFO  : 'stop' command is executed.
12:42:42 INFO  : 'ps7_init' command is executed.
12:42:42 INFO  : 'ps7_post_config' command is executed.
12:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:42 INFO  : Memory regions updated for context APU
12:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:43 INFO  : 'con' command is executed.
12:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:42:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:46:23 INFO  : Disconnected from the channel tcfchan#19.
12:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:46:24 INFO  : 'fpga -state' command is executed.
12:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:46:24 INFO  : 'jtag frequency' command is executed.
12:46:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:24 INFO  : Context for 'APU' is selected.
12:46:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:26 INFO  : Context for 'APU' is selected.
12:46:26 INFO  : 'stop' command is executed.
12:46:26 INFO  : 'ps7_init' command is executed.
12:46:26 INFO  : 'ps7_post_config' command is executed.
12:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:27 INFO  : Memory regions updated for context APU
12:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:27 INFO  : 'con' command is executed.
12:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:46:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:47:21 INFO  : Disconnected from the channel tcfchan#20.
12:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:47:22 INFO  : 'fpga -state' command is executed.
12:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:47:23 INFO  : 'jtag frequency' command is executed.
12:47:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:23 INFO  : Context for 'APU' is selected.
12:47:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:24 INFO  : Context for 'APU' is selected.
12:47:24 INFO  : 'stop' command is executed.
12:47:25 INFO  : 'ps7_init' command is executed.
12:47:25 INFO  : 'ps7_post_config' command is executed.
12:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:25 INFO  : Memory regions updated for context APU
12:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:25 INFO  : 'con' command is executed.
12:47:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:47:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:48:23 INFO  : Disconnected from the channel tcfchan#21.
12:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:48:24 INFO  : 'fpga -state' command is executed.
12:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:48:24 INFO  : 'jtag frequency' command is executed.
12:48:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:24 INFO  : Context for 'APU' is selected.
12:48:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:26 INFO  : Context for 'APU' is selected.
12:48:26 INFO  : 'stop' command is executed.
12:48:27 INFO  : 'ps7_init' command is executed.
12:48:27 INFO  : 'ps7_post_config' command is executed.
12:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:27 INFO  : Memory regions updated for context APU
12:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:27 INFO  : 'con' command is executed.
12:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:48:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:49:04 INFO  : Disconnected from the channel tcfchan#22.
12:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:49:05 INFO  : 'fpga -state' command is executed.
12:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:49:05 INFO  : 'jtag frequency' command is executed.
12:49:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:05 INFO  : Context for 'APU' is selected.
12:49:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:07 INFO  : Context for 'APU' is selected.
12:49:07 INFO  : 'stop' command is executed.
12:49:08 INFO  : 'ps7_init' command is executed.
12:49:08 INFO  : 'ps7_post_config' command is executed.
12:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:08 INFO  : Memory regions updated for context APU
12:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:08 INFO  : 'con' command is executed.
12:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:49:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:49:39 INFO  : Disconnected from the channel tcfchan#23.
12:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:49:40 INFO  : 'fpga -state' command is executed.
12:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:49:40 INFO  : 'jtag frequency' command is executed.
12:49:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:40 INFO  : Context for 'APU' is selected.
12:49:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:42 INFO  : Context for 'APU' is selected.
12:49:42 INFO  : 'stop' command is executed.
12:49:43 INFO  : 'ps7_init' command is executed.
12:49:43 INFO  : 'ps7_post_config' command is executed.
12:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:43 INFO  : Memory regions updated for context APU
12:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:43 INFO  : 'con' command is executed.
12:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:49:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:50:26 INFO  : Disconnected from the channel tcfchan#24.
12:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:50:27 INFO  : 'fpga -state' command is executed.
12:50:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:50:28 INFO  : 'jtag frequency' command is executed.
12:50:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:28 INFO  : Context for 'APU' is selected.
12:50:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:30 INFO  : Context for 'APU' is selected.
12:50:30 INFO  : 'stop' command is executed.
12:50:30 INFO  : 'ps7_init' command is executed.
12:50:30 INFO  : 'ps7_post_config' command is executed.
12:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:31 INFO  : Memory regions updated for context APU
12:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:31 INFO  : 'con' command is executed.
12:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:50:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:50:58 INFO  : Disconnected from the channel tcfchan#25.
12:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:50:59 INFO  : 'fpga -state' command is executed.
12:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:51:00 INFO  : 'jtag frequency' command is executed.
12:51:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:00 INFO  : Context for 'APU' is selected.
12:51:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:02 INFO  : Context for 'APU' is selected.
12:51:02 INFO  : 'stop' command is executed.
12:51:02 INFO  : 'ps7_init' command is executed.
12:51:02 INFO  : 'ps7_post_config' command is executed.
12:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:02 INFO  : Memory regions updated for context APU
12:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:03 INFO  : 'con' command is executed.
12:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:51:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:51:33 INFO  : Disconnected from the channel tcfchan#26.
12:51:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:51:34 INFO  : 'fpga -state' command is executed.
12:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:51:34 INFO  : 'jtag frequency' command is executed.
12:51:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:34 INFO  : Context for 'APU' is selected.
12:51:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:51:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:36 INFO  : Context for 'APU' is selected.
12:51:36 INFO  : 'stop' command is executed.
12:51:36 INFO  : 'ps7_init' command is executed.
12:51:36 INFO  : 'ps7_post_config' command is executed.
12:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:37 INFO  : Memory regions updated for context APU
12:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:37 INFO  : 'con' command is executed.
12:51:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:51:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:52:12 INFO  : Disconnected from the channel tcfchan#27.
12:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:52:13 INFO  : 'fpga -state' command is executed.
12:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:52:13 INFO  : 'jtag frequency' command is executed.
12:52:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:13 INFO  : Context for 'APU' is selected.
12:52:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:15 INFO  : Context for 'APU' is selected.
12:52:15 INFO  : 'stop' command is executed.
12:52:15 INFO  : 'ps7_init' command is executed.
12:52:15 INFO  : 'ps7_post_config' command is executed.
12:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:16 INFO  : Memory regions updated for context APU
12:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:16 INFO  : 'con' command is executed.
12:52:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:52:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:54:37 INFO  : Disconnected from the channel tcfchan#28.
12:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:54:38 INFO  : 'fpga -state' command is executed.
12:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:54:38 INFO  : 'jtag frequency' command is executed.
12:54:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:39 INFO  : Context for 'APU' is selected.
12:54:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:54:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:41 INFO  : Context for 'APU' is selected.
12:54:41 INFO  : 'stop' command is executed.
12:54:41 INFO  : 'ps7_init' command is executed.
12:54:42 INFO  : 'ps7_post_config' command is executed.
12:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:42 INFO  : Memory regions updated for context APU
12:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:42 INFO  : 'con' command is executed.
12:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:54:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:59:27 INFO  : Disconnected from the channel tcfchan#29.
12:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:59:28 INFO  : 'fpga -state' command is executed.
12:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:59:29 INFO  : 'jtag frequency' command is executed.
12:59:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:29 INFO  : Context for 'APU' is selected.
12:59:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:31 INFO  : Context for 'APU' is selected.
12:59:31 INFO  : 'stop' command is executed.
12:59:31 INFO  : 'ps7_init' command is executed.
12:59:31 INFO  : 'ps7_post_config' command is executed.
12:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:31 INFO  : Memory regions updated for context APU
12:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:31 INFO  : 'con' command is executed.
12:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:59:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:00:06 INFO  : Disconnected from the channel tcfchan#30.
13:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:00:07 INFO  : 'fpga -state' command is executed.
13:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:00:07 INFO  : 'jtag frequency' command is executed.
13:00:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:07 INFO  : Context for 'APU' is selected.
13:00:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:00:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:10 INFO  : Context for 'APU' is selected.
13:00:10 INFO  : 'stop' command is executed.
13:00:10 INFO  : 'ps7_init' command is executed.
13:00:11 INFO  : 'ps7_post_config' command is executed.
13:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:11 INFO  : Memory regions updated for context APU
13:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:11 INFO  : 'con' command is executed.
13:00:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:00:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:00:31 INFO  : Disconnected from the channel tcfchan#31.
13:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:00:32 INFO  : 'fpga -state' command is executed.
13:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:00:32 INFO  : 'jtag frequency' command is executed.
13:00:32 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:32 INFO  : Context for 'APU' is selected.
13:00:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:00:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:34 INFO  : Context for 'APU' is selected.
13:00:34 INFO  : 'stop' command is executed.
13:00:35 INFO  : 'ps7_init' command is executed.
13:00:35 INFO  : 'ps7_post_config' command is executed.
13:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:35 INFO  : Memory regions updated for context APU
13:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:35 INFO  : 'con' command is executed.
13:00:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:00:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:01:27 INFO  : Disconnected from the channel tcfchan#32.
13:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:01:28 INFO  : 'fpga -state' command is executed.
13:01:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:01:29 INFO  : 'jtag frequency' command is executed.
13:01:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:29 INFO  : Context for 'APU' is selected.
13:01:31 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:31 INFO  : Context for 'APU' is selected.
13:01:31 INFO  : 'stop' command is executed.
13:01:32 INFO  : 'ps7_init' command is executed.
13:01:32 INFO  : 'ps7_post_config' command is executed.
13:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:32 INFO  : Memory regions updated for context APU
13:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:32 INFO  : 'con' command is executed.
13:01:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:01:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:02:02 INFO  : Disconnected from the channel tcfchan#33.
13:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:02:03 INFO  : 'fpga -state' command is executed.
13:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:02:04 INFO  : 'jtag frequency' command is executed.
13:02:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:04 INFO  : Context for 'APU' is selected.
13:02:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:02:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:06 INFO  : Context for 'APU' is selected.
13:02:06 INFO  : 'stop' command is executed.
13:02:07 INFO  : 'ps7_init' command is executed.
13:02:07 INFO  : 'ps7_post_config' command is executed.
13:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:07 INFO  : Memory regions updated for context APU
13:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:07 INFO  : 'con' command is executed.
13:02:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:02:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:02:41 INFO  : Disconnected from the channel tcfchan#34.
13:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:02:43 INFO  : 'fpga -state' command is executed.
13:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:02:43 INFO  : 'jtag frequency' command is executed.
13:02:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:43 INFO  : Context for 'APU' is selected.
13:02:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:45 INFO  : Context for 'APU' is selected.
13:02:45 INFO  : 'stop' command is executed.
13:02:45 INFO  : 'ps7_init' command is executed.
13:02:45 INFO  : 'ps7_post_config' command is executed.
13:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:46 INFO  : Memory regions updated for context APU
13:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:46 INFO  : 'con' command is executed.
13:02:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:02:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:19:04 INFO  : Disconnected from the channel tcfchan#35.
13:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:19:05 INFO  : 'fpga -state' command is executed.
13:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:19:05 INFO  : 'jtag frequency' command is executed.
13:19:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:05 INFO  : Context for 'APU' is selected.
13:19:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:07 INFO  : Context for 'APU' is selected.
13:19:07 INFO  : 'stop' command is executed.
13:19:07 INFO  : 'ps7_init' command is executed.
13:19:07 INFO  : 'ps7_post_config' command is executed.
13:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:07 INFO  : Memory regions updated for context APU
13:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:08 INFO  : 'con' command is executed.
13:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:19:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:21:05 INFO  : Disconnected from the channel tcfchan#36.
13:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:21:06 INFO  : 'fpga -state' command is executed.
13:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:21:06 INFO  : 'jtag frequency' command is executed.
13:21:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:06 INFO  : Context for 'APU' is selected.
13:21:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:21:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:08 INFO  : Context for 'APU' is selected.
13:21:09 INFO  : 'stop' command is executed.
13:21:09 INFO  : 'ps7_init' command is executed.
13:21:09 INFO  : 'ps7_post_config' command is executed.
13:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:10 INFO  : Memory regions updated for context APU
13:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:10 INFO  : 'con' command is executed.
13:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:21:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:21:54 INFO  : Disconnected from the channel tcfchan#37.
13:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:21:55 INFO  : 'fpga -state' command is executed.
13:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:21:55 INFO  : 'jtag frequency' command is executed.
13:21:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:55 INFO  : Context for 'APU' is selected.
13:21:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:57 INFO  : Context for 'APU' is selected.
13:21:57 INFO  : 'stop' command is executed.
13:21:57 INFO  : 'ps7_init' command is executed.
13:21:57 INFO  : 'ps7_post_config' command is executed.
13:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:57 INFO  : Memory regions updated for context APU
13:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : 'con' command is executed.
13:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:21:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:25:15 INFO  : Disconnected from the channel tcfchan#38.
13:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:25:16 INFO  : 'fpga -state' command is executed.
13:25:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:25:16 INFO  : 'jtag frequency' command is executed.
13:25:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:16 INFO  : Context for 'APU' is selected.
13:25:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:18 INFO  : Context for 'APU' is selected.
13:25:18 INFO  : 'stop' command is executed.
13:25:19 INFO  : 'ps7_init' command is executed.
13:25:19 INFO  : 'ps7_post_config' command is executed.
13:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:19 INFO  : Memory regions updated for context APU
13:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:19 INFO  : 'con' command is executed.
13:25:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:25:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:26:11 INFO  : Disconnected from the channel tcfchan#39.
13:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:26:12 INFO  : 'fpga -state' command is executed.
13:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:26:12 INFO  : 'jtag frequency' command is executed.
13:26:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:13 INFO  : Context for 'APU' is selected.
13:26:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:14 INFO  : Context for 'APU' is selected.
13:26:14 INFO  : 'stop' command is executed.
13:26:15 INFO  : 'ps7_init' command is executed.
13:26:15 INFO  : 'ps7_post_config' command is executed.
13:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:15 INFO  : Memory regions updated for context APU
13:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:15 INFO  : 'con' command is executed.
13:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:26:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:29:26 INFO  : Disconnected from the channel tcfchan#40.
13:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:29:27 INFO  : 'fpga -state' command is executed.
13:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:29:27 INFO  : 'jtag frequency' command is executed.
13:29:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:27 INFO  : Context for 'APU' is selected.
13:29:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:29 INFO  : Context for 'APU' is selected.
13:29:29 INFO  : 'stop' command is executed.
13:29:30 INFO  : 'ps7_init' command is executed.
13:29:30 INFO  : 'ps7_post_config' command is executed.
13:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:30 INFO  : Memory regions updated for context APU
13:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:30 INFO  : 'con' command is executed.
13:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:29:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:30:04 INFO  : Disconnected from the channel tcfchan#41.
13:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:30:06 INFO  : 'fpga -state' command is executed.
13:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:30:06 INFO  : 'jtag frequency' command is executed.
13:30:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:06 INFO  : Context for 'APU' is selected.
13:30:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:30:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:08 INFO  : Context for 'APU' is selected.
13:30:08 INFO  : 'stop' command is executed.
13:30:08 INFO  : 'ps7_init' command is executed.
13:30:08 INFO  : 'ps7_post_config' command is executed.
13:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:08 INFO  : Memory regions updated for context APU
13:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:09 INFO  : 'con' command is executed.
13:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:30:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:30:49 INFO  : Disconnected from the channel tcfchan#42.
17:57:44 INFO  : Registering command handlers for SDK TCF services
17:57:44 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
17:57:46 INFO  : XSCT server has started successfully.
17:57:46 INFO  : Successfully done setting XSCT server connection channel  
17:57:47 INFO  : Successfully done setting SDK workspace  
17:57:47 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:57:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:57:54 INFO  : 'fpga -state' command is executed.
17:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:57:54 INFO  : 'jtag frequency' command is executed.
17:57:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:54 INFO  : Context for 'APU' is selected.
17:57:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:54 INFO  : Context for 'APU' is selected.
17:57:54 INFO  : 'stop' command is executed.
17:57:54 INFO  : 'ps7_init' command is executed.
17:57:54 INFO  : 'ps7_post_config' command is executed.
17:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:55 INFO  : Memory regions updated for context APU
17:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:55 INFO  : 'con' command is executed.
17:57:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:57:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:22:08 INFO  : Disconnected from the channel tcfchan#1.
18:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:22:09 INFO  : 'fpga -state' command is executed.
18:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:22:10 INFO  : 'jtag frequency' command is executed.
18:22:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:10 INFO  : Context for 'APU' is selected.
18:22:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:12 INFO  : Context for 'APU' is selected.
18:22:12 INFO  : 'stop' command is executed.
18:22:13 INFO  : 'ps7_init' command is executed.
18:22:13 INFO  : 'ps7_post_config' command is executed.
18:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:13 INFO  : Memory regions updated for context APU
18:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:13 INFO  : 'con' command is executed.
18:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:22:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:26:08 INFO  : Disconnected from the channel tcfchan#2.
18:26:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:26:09 INFO  : 'fpga -state' command is executed.
18:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:26:09 INFO  : 'jtag frequency' command is executed.
18:26:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:09 INFO  : Context for 'APU' is selected.
18:26:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:11 INFO  : Context for 'APU' is selected.
18:26:11 INFO  : 'stop' command is executed.
18:26:11 INFO  : 'ps7_init' command is executed.
18:26:11 INFO  : 'ps7_post_config' command is executed.
18:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:11 INFO  : Memory regions updated for context APU
18:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:11 INFO  : 'con' command is executed.
18:26:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:26:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:46:15 INFO  : Disconnected from the channel tcfchan#3.
18:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:46:17 INFO  : 'fpga -state' command is executed.
18:46:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:46:17 INFO  : 'jtag frequency' command is executed.
18:46:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:17 INFO  : Context for 'APU' is selected.
18:46:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:19 INFO  : Context for 'APU' is selected.
18:46:19 INFO  : 'stop' command is executed.
18:46:20 INFO  : 'ps7_init' command is executed.
18:46:20 INFO  : 'ps7_post_config' command is executed.
18:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:21 INFO  : Memory regions updated for context APU
18:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:21 INFO  : 'con' command is executed.
18:46:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:46:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:48:41 INFO  : Disconnected from the channel tcfchan#4.
18:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:48:42 INFO  : 'fpga -state' command is executed.
18:48:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:48:43 INFO  : 'jtag frequency' command is executed.
18:48:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:43 INFO  : Context for 'APU' is selected.
18:48:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:44 INFO  : Context for 'APU' is selected.
18:48:44 INFO  : 'stop' command is executed.
18:48:45 INFO  : 'ps7_init' command is executed.
18:48:45 INFO  : 'ps7_post_config' command is executed.
18:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:45 INFO  : Memory regions updated for context APU
18:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:45 INFO  : 'con' command is executed.
18:48:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:48:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:50:09 INFO  : Disconnected from the channel tcfchan#5.
18:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:50:10 INFO  : 'fpga -state' command is executed.
18:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:50:11 INFO  : 'jtag frequency' command is executed.
18:50:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:11 INFO  : Context for 'APU' is selected.
18:50:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:12 INFO  : Context for 'APU' is selected.
18:50:12 INFO  : 'stop' command is executed.
18:50:13 INFO  : 'ps7_init' command is executed.
18:50:13 INFO  : 'ps7_post_config' command is executed.
18:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:13 INFO  : Memory regions updated for context APU
18:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:13 INFO  : 'con' command is executed.
18:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:50:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:51:22 INFO  : Disconnected from the channel tcfchan#6.
18:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:51:23 INFO  : 'fpga -state' command is executed.
18:51:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:51:24 INFO  : 'jtag frequency' command is executed.
18:51:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:24 INFO  : Context for 'APU' is selected.
18:51:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:25 INFO  : Context for 'APU' is selected.
18:51:25 INFO  : 'stop' command is executed.
18:51:26 INFO  : 'ps7_init' command is executed.
18:51:26 INFO  : 'ps7_post_config' command is executed.
18:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:26 INFO  : Memory regions updated for context APU
18:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:26 INFO  : 'con' command is executed.
18:51:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:51:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:52:02 INFO  : Disconnected from the channel tcfchan#7.
18:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:52:04 INFO  : 'fpga -state' command is executed.
18:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:52:04 INFO  : 'jtag frequency' command is executed.
18:52:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:04 INFO  : Context for 'APU' is selected.
18:52:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:06 INFO  : Context for 'APU' is selected.
18:52:06 INFO  : 'stop' command is executed.
18:52:07 INFO  : 'ps7_init' command is executed.
18:52:07 INFO  : 'ps7_post_config' command is executed.
18:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:07 INFO  : Memory regions updated for context APU
18:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:07 INFO  : 'con' command is executed.
18:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:52:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:52:25 INFO  : Disconnected from the channel tcfchan#8.
18:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:52:26 INFO  : 'fpga -state' command is executed.
18:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:52:27 INFO  : 'jtag frequency' command is executed.
18:52:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:27 INFO  : Context for 'APU' is selected.
18:52:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:28 INFO  : Context for 'APU' is selected.
18:52:28 INFO  : 'stop' command is executed.
18:52:28 INFO  : 'ps7_init' command is executed.
18:52:29 INFO  : 'ps7_post_config' command is executed.
18:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:29 INFO  : Memory regions updated for context APU
18:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:29 INFO  : 'con' command is executed.
18:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:52:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:53:08 INFO  : Disconnected from the channel tcfchan#9.
18:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:53:09 INFO  : 'fpga -state' command is executed.
18:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:53:10 INFO  : 'jtag frequency' command is executed.
18:53:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:10 INFO  : Context for 'APU' is selected.
18:53:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:11 INFO  : Context for 'APU' is selected.
18:53:11 INFO  : 'stop' command is executed.
18:53:12 INFO  : 'ps7_init' command is executed.
18:53:12 INFO  : 'ps7_post_config' command is executed.
18:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:12 INFO  : Memory regions updated for context APU
18:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:12 INFO  : 'con' command is executed.
18:53:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:53:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:53:27 INFO  : Disconnected from the channel tcfchan#10.
18:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:53:28 INFO  : 'fpga -state' command is executed.
18:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:53:28 INFO  : 'jtag frequency' command is executed.
18:53:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:28 INFO  : Context for 'APU' is selected.
18:53:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:30 INFO  : Context for 'APU' is selected.
18:53:30 INFO  : 'stop' command is executed.
18:53:30 INFO  : 'ps7_init' command is executed.
18:53:30 INFO  : 'ps7_post_config' command is executed.
18:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:31 INFO  : Memory regions updated for context APU
18:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:31 INFO  : 'con' command is executed.
18:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:53:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:56:22 INFO  : Disconnected from the channel tcfchan#11.
18:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:56:23 INFO  : 'fpga -state' command is executed.
18:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:56:23 INFO  : 'jtag frequency' command is executed.
18:56:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:23 INFO  : Context for 'APU' is selected.
18:56:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:25 INFO  : Context for 'APU' is selected.
18:56:25 INFO  : 'stop' command is executed.
18:56:25 INFO  : 'ps7_init' command is executed.
18:56:25 INFO  : 'ps7_post_config' command is executed.
18:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:26 INFO  : Memory regions updated for context APU
18:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:26 INFO  : 'con' command is executed.
18:56:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:56:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:57:07 INFO  : Disconnected from the channel tcfchan#12.
18:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:57:08 INFO  : 'fpga -state' command is executed.
18:57:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:57:08 INFO  : 'jtag frequency' command is executed.
18:57:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:08 INFO  : Context for 'APU' is selected.
18:57:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:10 INFO  : Context for 'APU' is selected.
18:57:10 INFO  : 'stop' command is executed.
18:57:10 INFO  : 'ps7_init' command is executed.
18:57:10 INFO  : 'ps7_post_config' command is executed.
18:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:11 INFO  : Memory regions updated for context APU
18:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:11 INFO  : 'con' command is executed.
18:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:57:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:57:40 INFO  : Disconnected from the channel tcfchan#13.
18:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:57:41 INFO  : 'fpga -state' command is executed.
18:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:57:42 INFO  : 'jtag frequency' command is executed.
18:57:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:42 INFO  : Context for 'APU' is selected.
18:57:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:44 INFO  : Context for 'APU' is selected.
18:57:44 INFO  : 'stop' command is executed.
18:57:44 INFO  : 'ps7_init' command is executed.
18:57:44 INFO  : 'ps7_post_config' command is executed.
18:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:45 INFO  : Memory regions updated for context APU
18:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:45 INFO  : 'con' command is executed.
18:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:57:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:58:09 INFO  : Disconnected from the channel tcfchan#14.
18:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:58:10 INFO  : 'fpga -state' command is executed.
18:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:58:10 INFO  : 'jtag frequency' command is executed.
18:58:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:10 INFO  : Context for 'APU' is selected.
18:58:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:12 INFO  : Context for 'APU' is selected.
18:58:12 INFO  : 'stop' command is executed.
18:58:13 INFO  : 'ps7_init' command is executed.
18:58:13 INFO  : 'ps7_post_config' command is executed.
18:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:13 INFO  : Memory regions updated for context APU
18:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:13 INFO  : 'con' command is executed.
18:58:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:58:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:24:14 INFO  : Disconnected from the channel tcfchan#15.
19:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:24:16 INFO  : 'fpga -state' command is executed.
19:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:24:16 INFO  : 'jtag frequency' command is executed.
19:24:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:16 INFO  : Context for 'APU' is selected.
19:24:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:18 INFO  : Context for 'APU' is selected.
19:24:18 INFO  : 'stop' command is executed.
19:24:19 INFO  : 'ps7_init' command is executed.
19:24:19 INFO  : 'ps7_post_config' command is executed.
19:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:20 INFO  : Memory regions updated for context APU
19:24:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:20 INFO  : 'con' command is executed.
19:24:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:24:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:25:41 INFO  : Disconnected from the channel tcfchan#16.
19:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:25:42 INFO  : 'fpga -state' command is executed.
19:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:25:42 INFO  : 'jtag frequency' command is executed.
19:25:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:42 INFO  : Context for 'APU' is selected.
19:25:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:44 INFO  : Context for 'APU' is selected.
19:25:44 INFO  : 'stop' command is executed.
19:25:45 INFO  : 'ps7_init' command is executed.
19:25:45 INFO  : 'ps7_post_config' command is executed.
19:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:45 INFO  : Memory regions updated for context APU
19:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:45 INFO  : 'con' command is executed.
19:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:25:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:26:27 INFO  : Disconnected from the channel tcfchan#17.
19:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:26:28 INFO  : 'fpga -state' command is executed.
19:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:26:28 INFO  : 'jtag frequency' command is executed.
19:26:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:28 INFO  : Context for 'APU' is selected.
19:26:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:30 INFO  : Context for 'APU' is selected.
19:26:30 INFO  : 'stop' command is executed.
19:26:31 INFO  : 'ps7_init' command is executed.
19:26:31 INFO  : 'ps7_post_config' command is executed.
19:26:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:32 INFO  : Memory regions updated for context APU
19:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:32 INFO  : 'con' command is executed.
19:26:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:26:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:26:58 INFO  : Disconnected from the channel tcfchan#18.
19:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:26:59 INFO  : 'fpga -state' command is executed.
19:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:26:59 INFO  : 'jtag frequency' command is executed.
19:26:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:59 INFO  : Context for 'APU' is selected.
19:27:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:27:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:01 INFO  : Context for 'APU' is selected.
19:27:01 INFO  : 'stop' command is executed.
19:27:02 INFO  : 'ps7_init' command is executed.
19:27:02 INFO  : 'ps7_post_config' command is executed.
19:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:02 INFO  : Memory regions updated for context APU
19:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:02 INFO  : 'con' command is executed.
19:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:27:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:27:22 INFO  : Disconnected from the channel tcfchan#19.
19:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:27:24 INFO  : 'fpga -state' command is executed.
19:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:27:24 INFO  : 'jtag frequency' command is executed.
19:27:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:24 INFO  : Context for 'APU' is selected.
19:27:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:26 INFO  : Context for 'APU' is selected.
19:27:26 INFO  : 'stop' command is executed.
19:27:27 INFO  : 'ps7_init' command is executed.
19:27:27 INFO  : 'ps7_post_config' command is executed.
19:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:28 INFO  : Memory regions updated for context APU
19:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:28 INFO  : 'con' command is executed.
19:27:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:27:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:28:10 INFO  : Disconnected from the channel tcfchan#20.
19:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:28:11 INFO  : 'fpga -state' command is executed.
19:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:28:11 INFO  : 'jtag frequency' command is executed.
19:28:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:11 INFO  : Context for 'APU' is selected.
19:28:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:28:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:13 INFO  : Context for 'APU' is selected.
19:28:13 INFO  : 'stop' command is executed.
19:28:13 INFO  : 'ps7_init' command is executed.
19:28:13 INFO  : 'ps7_post_config' command is executed.
19:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:14 INFO  : Memory regions updated for context APU
19:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:14 INFO  : 'con' command is executed.
19:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:28:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:28:42 INFO  : Disconnected from the channel tcfchan#21.
19:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:28:43 INFO  : 'fpga -state' command is executed.
19:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:28:44 INFO  : 'jtag frequency' command is executed.
19:28:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:44 INFO  : Context for 'APU' is selected.
19:28:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:45 INFO  : Context for 'APU' is selected.
19:28:45 INFO  : 'stop' command is executed.
19:28:46 INFO  : 'ps7_init' command is executed.
19:28:46 INFO  : 'ps7_post_config' command is executed.
19:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:46 INFO  : Memory regions updated for context APU
19:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:46 INFO  : 'con' command is executed.
19:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:28:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:29:40 INFO  : Disconnected from the channel tcfchan#22.
19:29:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:29:41 INFO  : 'fpga -state' command is executed.
19:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:29:42 INFO  : 'jtag frequency' command is executed.
19:29:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:42 INFO  : Context for 'APU' is selected.
19:29:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:43 INFO  : Context for 'APU' is selected.
19:29:43 INFO  : 'stop' command is executed.
19:29:44 INFO  : 'ps7_init' command is executed.
19:29:44 INFO  : 'ps7_post_config' command is executed.
19:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:44 INFO  : Memory regions updated for context APU
19:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:44 INFO  : 'con' command is executed.
19:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:29:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:31:26 INFO  : Disconnected from the channel tcfchan#23.
19:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:31:27 INFO  : 'fpga -state' command is executed.
19:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:31:28 INFO  : 'jtag frequency' command is executed.
19:31:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:28 INFO  : Context for 'APU' is selected.
19:31:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:31:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:29 INFO  : Context for 'APU' is selected.
19:31:29 INFO  : 'stop' command is executed.
19:31:30 INFO  : 'ps7_init' command is executed.
19:31:30 INFO  : 'ps7_post_config' command is executed.
19:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:30 INFO  : Memory regions updated for context APU
19:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:30 INFO  : 'con' command is executed.
19:31:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:31:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:31:54 INFO  : Disconnected from the channel tcfchan#24.
19:31:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:31:56 INFO  : 'fpga -state' command is executed.
19:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:31:56 INFO  : 'jtag frequency' command is executed.
19:31:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:56 INFO  : Context for 'APU' is selected.
19:31:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:57 INFO  : Context for 'APU' is selected.
19:31:57 INFO  : 'stop' command is executed.
19:31:58 INFO  : 'ps7_init' command is executed.
19:31:58 INFO  : 'ps7_post_config' command is executed.
19:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:58 INFO  : Memory regions updated for context APU
19:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:58 INFO  : 'con' command is executed.
19:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:31:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:32:21 INFO  : Disconnected from the channel tcfchan#25.
19:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:32:22 INFO  : 'fpga -state' command is executed.
19:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:32:22 INFO  : 'jtag frequency' command is executed.
19:32:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:22 INFO  : Context for 'APU' is selected.
19:32:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:32:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:24 INFO  : Context for 'APU' is selected.
19:32:24 INFO  : 'stop' command is executed.
19:32:24 INFO  : 'ps7_init' command is executed.
19:32:25 INFO  : 'ps7_post_config' command is executed.
19:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:25 INFO  : Memory regions updated for context APU
19:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:25 INFO  : 'con' command is executed.
19:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:32:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:32:37 INFO  : Disconnected from the channel tcfchan#26.
19:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:32:38 INFO  : 'fpga -state' command is executed.
19:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:32:38 INFO  : 'jtag frequency' command is executed.
19:32:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:38 INFO  : Context for 'APU' is selected.
19:32:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:40 INFO  : Context for 'APU' is selected.
19:32:40 INFO  : 'stop' command is executed.
19:32:40 INFO  : 'ps7_init' command is executed.
19:32:40 INFO  : 'ps7_post_config' command is executed.
19:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:41 INFO  : Memory regions updated for context APU
19:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:41 INFO  : 'con' command is executed.
19:32:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:32:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:32:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538648634000,  Project:1538582990000
19:32:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:32:57 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:33:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:33:02 INFO  : 
19:33:04 INFO  : 
19:33:06 INFO  : 
19:33:07 INFO  : Updating hardware inferred compiler options for Test.
19:33:08 INFO  : Updating hardware inferred compiler options for fsbl.
19:33:09 INFO  : Updating hardware inferred compiler options for hello.
19:33:09 INFO  : Clearing existing target manager status.
19:33:09 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
19:37:17 INFO  : Disconnected from the channel tcfchan#27.
19:37:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:37:19 INFO  : 'fpga -state' command is executed.
19:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:37:19 INFO  : 'jtag frequency' command is executed.
19:37:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:37:19 INFO  : Context for 'APU' is selected.
19:37:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:37:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:19 INFO  : Context for 'APU' is selected.
19:37:19 INFO  : 'stop' command is executed.
19:37:20 INFO  : 'ps7_init' command is executed.
19:37:20 INFO  : 'ps7_post_config' command is executed.
19:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:20 INFO  : Memory regions updated for context APU
19:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:20 INFO  : 'con' command is executed.
19:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:37:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:38:19 INFO  : Disconnected from the channel tcfchan#28.
19:38:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:38:20 INFO  : 'fpga -state' command is executed.
19:38:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:38:20 INFO  : 'jtag frequency' command is executed.
19:38:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:20 INFO  : Context for 'APU' is selected.
19:38:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:22 INFO  : Context for 'APU' is selected.
19:38:22 INFO  : 'stop' command is executed.
19:38:23 INFO  : 'ps7_init' command is executed.
19:38:23 INFO  : 'ps7_post_config' command is executed.
19:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:23 INFO  : Memory regions updated for context APU
19:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:23 INFO  : 'con' command is executed.
19:38:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:38:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:38:52 INFO  : Disconnected from the channel tcfchan#29.
19:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:38:53 INFO  : 'fpga -state' command is executed.
19:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:38:53 INFO  : 'jtag frequency' command is executed.
19:38:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:53 INFO  : Context for 'APU' is selected.
19:38:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:54 INFO  : Context for 'APU' is selected.
19:38:54 INFO  : 'stop' command is executed.
19:38:54 INFO  : 'ps7_init' command is executed.
19:38:54 INFO  : 'ps7_post_config' command is executed.
19:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:55 INFO  : Memory regions updated for context APU
19:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:55 INFO  : 'con' command is executed.
19:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:38:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:39:19 INFO  : Disconnected from the channel tcfchan#30.
19:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:39:20 INFO  : 'fpga -state' command is executed.
19:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:39:20 INFO  : 'jtag frequency' command is executed.
19:39:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:20 INFO  : Context for 'APU' is selected.
19:39:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:20 INFO  : Context for 'APU' is selected.
19:39:20 INFO  : 'stop' command is executed.
19:39:20 INFO  : 'ps7_init' command is executed.
19:39:20 INFO  : 'ps7_post_config' command is executed.
19:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:21 INFO  : Memory regions updated for context APU
19:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:21 INFO  : 'con' command is executed.
19:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:39:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:39:33 INFO  : Disconnected from the channel tcfchan#31.
19:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:39:34 INFO  : 'fpga -state' command is executed.
19:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:39:34 INFO  : 'jtag frequency' command is executed.
19:39:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:34 INFO  : Context for 'APU' is selected.
19:39:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:34 INFO  : Context for 'APU' is selected.
19:39:34 INFO  : 'stop' command is executed.
19:39:35 INFO  : 'ps7_init' command is executed.
19:39:35 INFO  : 'ps7_post_config' command is executed.
19:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:35 INFO  : Memory regions updated for context APU
19:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:35 INFO  : 'con' command is executed.
19:39:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:39:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:40:09 INFO  : Disconnected from the channel tcfchan#32.
19:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:40:10 INFO  : 'fpga -state' command is executed.
19:40:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:40:10 INFO  : 'jtag frequency' command is executed.
19:40:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:10 INFO  : Context for 'APU' is selected.
19:40:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:40:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:10 INFO  : Context for 'APU' is selected.
19:40:10 INFO  : 'stop' command is executed.
19:40:11 INFO  : 'ps7_init' command is executed.
19:40:11 INFO  : 'ps7_post_config' command is executed.
19:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:11 INFO  : Memory regions updated for context APU
19:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:11 INFO  : 'con' command is executed.
19:40:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:40:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:40:58 INFO  : Disconnected from the channel tcfchan#33.
19:40:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:40:59 INFO  : 'fpga -state' command is executed.
19:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:41:00 INFO  : 'jtag frequency' command is executed.
19:41:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:00 INFO  : Context for 'APU' is selected.
19:41:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:00 INFO  : Context for 'APU' is selected.
19:41:00 INFO  : 'stop' command is executed.
19:41:00 INFO  : 'ps7_init' command is executed.
19:41:00 INFO  : 'ps7_post_config' command is executed.
19:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:01 INFO  : Memory regions updated for context APU
19:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:01 INFO  : 'con' command is executed.
19:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:41:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:41:32 INFO  : Disconnected from the channel tcfchan#34.
19:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:41:33 INFO  : 'fpga -state' command is executed.
19:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:41:33 INFO  : 'jtag frequency' command is executed.
19:41:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:33 INFO  : Context for 'APU' is selected.
19:41:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:33 INFO  : Context for 'APU' is selected.
19:41:33 INFO  : 'stop' command is executed.
19:41:34 INFO  : 'ps7_init' command is executed.
19:41:34 INFO  : 'ps7_post_config' command is executed.
19:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:34 INFO  : Memory regions updated for context APU
19:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:34 INFO  : 'con' command is executed.
19:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:41:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:41:56 INFO  : Disconnected from the channel tcfchan#35.
19:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:41:57 INFO  : 'fpga -state' command is executed.
19:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:41:57 INFO  : 'jtag frequency' command is executed.
19:41:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:57 INFO  : Context for 'APU' is selected.
19:41:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:41:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:57 INFO  : Context for 'APU' is selected.
19:41:57 INFO  : 'stop' command is executed.
19:41:58 INFO  : 'ps7_init' command is executed.
19:41:58 INFO  : 'ps7_post_config' command is executed.
19:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:58 INFO  : Memory regions updated for context APU
19:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:59 INFO  : 'con' command is executed.
19:41:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:41:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:43:04 INFO  : Disconnected from the channel tcfchan#36.
19:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:43:05 INFO  : 'fpga -state' command is executed.
19:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:43:05 INFO  : 'jtag frequency' command is executed.
19:43:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:43:05 INFO  : Context for 'APU' is selected.
19:43:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:05 INFO  : Context for 'APU' is selected.
19:43:05 INFO  : 'stop' command is executed.
19:43:06 INFO  : 'ps7_init' command is executed.
19:43:06 INFO  : 'ps7_post_config' command is executed.
19:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:07 INFO  : Memory regions updated for context APU
19:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:07 INFO  : 'con' command is executed.
19:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:43:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:37:45 INFO  : Disconnected from the channel tcfchan#37.
20:37:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:37:46 INFO  : 'fpga -state' command is executed.
20:37:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:37:46 INFO  : 'jtag frequency' command is executed.
20:37:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:46 INFO  : Context for 'APU' is selected.
20:37:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:46 INFO  : Context for 'APU' is selected.
20:37:46 INFO  : 'stop' command is executed.
20:37:47 INFO  : 'ps7_init' command is executed.
20:37:47 INFO  : 'ps7_post_config' command is executed.
20:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:47 INFO  : Memory regions updated for context APU
20:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:47 INFO  : 'con' command is executed.
20:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:37:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:39:40 INFO  : Disconnected from the channel tcfchan#38.
20:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:39:41 INFO  : 'fpga -state' command is executed.
20:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:39:41 INFO  : 'jtag frequency' command is executed.
20:39:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:41 INFO  : Context for 'APU' is selected.
20:39:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:41 INFO  : Context for 'APU' is selected.
20:39:41 INFO  : 'stop' command is executed.
20:39:42 INFO  : 'ps7_init' command is executed.
20:39:42 INFO  : 'ps7_post_config' command is executed.
20:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:42 INFO  : Memory regions updated for context APU
20:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:42 INFO  : 'con' command is executed.
20:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:39:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:42:46 INFO  : Disconnected from the channel tcfchan#39.
20:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:42:47 INFO  : 'fpga -state' command is executed.
20:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:42:47 INFO  : 'jtag frequency' command is executed.
20:42:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:47 INFO  : Context for 'APU' is selected.
20:42:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:47 INFO  : Context for 'APU' is selected.
20:42:47 INFO  : 'stop' command is executed.
20:42:48 INFO  : 'ps7_init' command is executed.
20:42:48 INFO  : 'ps7_post_config' command is executed.
20:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:48 INFO  : Memory regions updated for context APU
20:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:48 INFO  : 'con' command is executed.
20:42:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:42:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:43:14 INFO  : Disconnected from the channel tcfchan#40.
20:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:15 INFO  : 'fpga -state' command is executed.
20:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:15 INFO  : 'jtag frequency' command is executed.
20:43:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:15 INFO  : Context for 'APU' is selected.
20:43:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:15 INFO  : Context for 'APU' is selected.
20:43:16 INFO  : 'stop' command is executed.
20:43:16 INFO  : 'ps7_init' command is executed.
20:43:16 INFO  : 'ps7_post_config' command is executed.
20:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:16 INFO  : Memory regions updated for context APU
20:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:17 INFO  : 'con' command is executed.
20:43:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:44:12 INFO  : Disconnected from the channel tcfchan#41.
20:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:44:13 INFO  : 'fpga -state' command is executed.
20:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:44:14 INFO  : 'jtag frequency' command is executed.
20:44:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:14 INFO  : Context for 'APU' is selected.
20:44:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:14 INFO  : Context for 'APU' is selected.
20:44:14 INFO  : 'stop' command is executed.
20:44:14 INFO  : 'ps7_init' command is executed.
20:44:14 INFO  : 'ps7_post_config' command is executed.
20:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:15 INFO  : Memory regions updated for context APU
20:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:15 INFO  : 'con' command is executed.
20:44:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:44:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:22:37 INFO  : Disconnected from the channel tcfchan#42.
21:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:22:38 INFO  : 'fpga -state' command is executed.
21:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:22:39 INFO  : 'jtag frequency' command is executed.
21:22:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:39 INFO  : Context for 'APU' is selected.
21:22:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:39 INFO  : Context for 'APU' is selected.
21:22:39 INFO  : 'stop' command is executed.
21:22:39 INFO  : 'ps7_init' command is executed.
21:22:39 INFO  : 'ps7_post_config' command is executed.
21:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:40 INFO  : Memory regions updated for context APU
21:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:40 INFO  : 'con' command is executed.
21:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:22:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:24:37 INFO  : Disconnected from the channel tcfchan#43.
21:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:24:38 INFO  : 'fpga -state' command is executed.
21:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:24:38 INFO  : 'jtag frequency' command is executed.
21:24:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:38 INFO  : Context for 'APU' is selected.
21:24:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:38 INFO  : Context for 'APU' is selected.
21:24:39 INFO  : 'stop' command is executed.
21:24:39 INFO  : 'ps7_init' command is executed.
21:24:39 INFO  : 'ps7_post_config' command is executed.
21:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:40 INFO  : Memory regions updated for context APU
21:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:40 INFO  : 'con' command is executed.
21:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:24:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:25:13 INFO  : Disconnected from the channel tcfchan#44.
21:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:25:14 INFO  : 'fpga -state' command is executed.
21:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:25:15 INFO  : 'jtag frequency' command is executed.
21:25:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:15 INFO  : Context for 'APU' is selected.
21:25:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:15 INFO  : Context for 'APU' is selected.
21:25:15 INFO  : 'stop' command is executed.
21:25:16 INFO  : 'ps7_init' command is executed.
21:25:16 INFO  : 'ps7_post_config' command is executed.
21:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:16 INFO  : Memory regions updated for context APU
21:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:17 INFO  : 'con' command is executed.
21:25:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:25:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:47:09 INFO  : Disconnected from the channel tcfchan#45.
21:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:47:10 INFO  : 'fpga -state' command is executed.
21:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:47:10 INFO  : 'jtag frequency' command is executed.
21:47:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:10 INFO  : Context for 'APU' is selected.
21:47:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:10 INFO  : Context for 'APU' is selected.
21:47:10 INFO  : 'stop' command is executed.
21:47:11 INFO  : 'ps7_init' command is executed.
21:47:11 INFO  : 'ps7_post_config' command is executed.
21:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:12 INFO  : Memory regions updated for context APU
21:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:12 INFO  : 'con' command is executed.
21:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:47:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:00:48 INFO  : Disconnected from the channel tcfchan#46.
22:00:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:00:50 INFO  : 'fpga -state' command is executed.
22:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:00:50 INFO  : 'jtag frequency' command is executed.
22:00:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:50 INFO  : Context for 'APU' is selected.
22:00:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:50 INFO  : Context for 'APU' is selected.
22:00:50 INFO  : 'stop' command is executed.
22:00:51 INFO  : 'ps7_init' command is executed.
22:00:51 INFO  : 'ps7_post_config' command is executed.
22:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:52 INFO  : Memory regions updated for context APU
22:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:52 INFO  : 'con' command is executed.
22:00:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:00:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:01:33 INFO  : Disconnected from the channel tcfchan#47.
22:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:01:34 INFO  : 'fpga -state' command is executed.
22:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:01:35 INFO  : 'jtag frequency' command is executed.
22:01:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:35 INFO  : Context for 'APU' is selected.
22:01:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:35 INFO  : Context for 'APU' is selected.
22:01:35 INFO  : 'stop' command is executed.
22:01:35 INFO  : 'ps7_init' command is executed.
22:01:35 INFO  : 'ps7_post_config' command is executed.
22:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:36 INFO  : Memory regions updated for context APU
22:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:36 INFO  : 'con' command is executed.
22:01:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:01:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:02:19 INFO  : Disconnected from the channel tcfchan#48.
22:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:02:20 INFO  : 'fpga -state' command is executed.
22:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:02:21 INFO  : 'jtag frequency' command is executed.
22:02:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:21 INFO  : Context for 'APU' is selected.
22:02:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:21 INFO  : Context for 'APU' is selected.
22:02:21 INFO  : 'stop' command is executed.
22:02:21 INFO  : 'ps7_init' command is executed.
22:02:21 INFO  : 'ps7_post_config' command is executed.
22:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:21 INFO  : Memory regions updated for context APU
22:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:22 INFO  : 'con' command is executed.
22:02:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:02:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:03:06 INFO  : Disconnected from the channel tcfchan#49.
22:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:03:08 INFO  : 'fpga -state' command is executed.
22:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:03:08 INFO  : 'jtag frequency' command is executed.
22:03:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:08 INFO  : Context for 'APU' is selected.
22:03:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:08 INFO  : Context for 'APU' is selected.
22:03:08 INFO  : 'stop' command is executed.
22:03:08 INFO  : 'ps7_init' command is executed.
22:03:09 INFO  : 'ps7_post_config' command is executed.
22:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:09 INFO  : Memory regions updated for context APU
22:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:09 INFO  : 'con' command is executed.
22:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:03:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:03:30 INFO  : Disconnected from the channel tcfchan#50.
22:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:03:31 INFO  : 'fpga -state' command is executed.
22:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:03:31 INFO  : 'jtag frequency' command is executed.
22:03:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:32 INFO  : Context for 'APU' is selected.
22:03:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:32 INFO  : Context for 'APU' is selected.
22:03:32 INFO  : 'stop' command is executed.
22:03:33 INFO  : 'ps7_init' command is executed.
22:03:33 INFO  : 'ps7_post_config' command is executed.
22:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:33 INFO  : Memory regions updated for context APU
22:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:33 INFO  : 'con' command is executed.
22:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:03:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:04:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538657928000,  Project:1538648634000
22:04:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:04:16 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:04:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:04:21 INFO  : 
22:04:23 INFO  : 
22:04:25 INFO  : 
22:04:26 INFO  : Updating hardware inferred compiler options for Test.
22:04:26 INFO  : Updating hardware inferred compiler options for fsbl.
22:04:27 INFO  : Updating hardware inferred compiler options for hello.
22:04:27 INFO  : Clearing existing target manager status.
22:04:43 INFO  : Disconnected from the channel tcfchan#51.
22:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:04:44 INFO  : 'fpga -state' command is executed.
22:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:04:44 INFO  : 'jtag frequency' command is executed.
22:04:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:45 INFO  : Context for 'APU' is selected.
22:04:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:45 INFO  : Context for 'APU' is selected.
22:04:45 INFO  : 'stop' command is executed.
22:04:45 INFO  : 'ps7_init' command is executed.
22:04:45 INFO  : 'ps7_post_config' command is executed.
22:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:45 INFO  : Memory regions updated for context APU
22:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:46 INFO  : 'con' command is executed.
22:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:04:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:04:59 INFO  : Disconnected from the channel tcfchan#52.
22:06:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:06:51 INFO  : 'fpga -state' command is executed.
22:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:06:52 INFO  : 'jtag frequency' command is executed.
22:06:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:52 INFO  : Context for 'APU' is selected.
22:06:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:52 INFO  : Context for 'APU' is selected.
22:06:52 INFO  : 'stop' command is executed.
22:06:53 INFO  : 'ps7_init' command is executed.
22:06:53 INFO  : 'ps7_post_config' command is executed.
22:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:53 INFO  : Memory regions updated for context APU
22:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:53 INFO  : 'con' command is executed.
22:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:06:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:07:22 INFO  : Disconnected from the channel tcfchan#53.
22:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:07:23 INFO  : 'fpga -state' command is executed.
22:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:07:23 INFO  : 'jtag frequency' command is executed.
22:07:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:23 INFO  : Context for 'APU' is selected.
22:07:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:23 INFO  : Context for 'APU' is selected.
22:07:23 INFO  : 'stop' command is executed.
22:07:24 INFO  : 'ps7_init' command is executed.
22:07:24 INFO  : 'ps7_post_config' command is executed.
22:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:24 INFO  : Memory regions updated for context APU
22:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:24 INFO  : 'con' command is executed.
22:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:07:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:07:44 INFO  : Disconnected from the channel tcfchan#54.
22:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:53:32 INFO  : 'fpga -state' command is executed.
22:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:53:32 INFO  : 'jtag frequency' command is executed.
22:53:32 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:32 INFO  : Context for 'APU' is selected.
22:53:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:32 INFO  : Context for 'APU' is selected.
22:53:32 INFO  : 'stop' command is executed.
22:53:32 INFO  : 'ps7_init' command is executed.
22:53:32 INFO  : 'ps7_post_config' command is executed.
22:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:33 INFO  : Memory regions updated for context APU
22:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:33 INFO  : 'con' command is executed.
22:53:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:53:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:07:45 INFO  : Disconnected from the channel tcfchan#55.
23:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:07:47 INFO  : 'fpga -state' command is executed.
23:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:07:47 INFO  : 'jtag frequency' command is executed.
23:07:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:47 INFO  : Context for 'APU' is selected.
23:07:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:47 INFO  : Context for 'APU' is selected.
23:07:47 INFO  : 'stop' command is executed.
23:07:48 INFO  : 'ps7_init' command is executed.
23:07:48 INFO  : 'ps7_post_config' command is executed.
23:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:49 INFO  : Memory regions updated for context APU
23:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:49 INFO  : 'con' command is executed.
23:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:07:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:08:04 INFO  : Disconnected from the channel tcfchan#56.
23:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:08:05 INFO  : 'fpga -state' command is executed.
23:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:08:05 INFO  : 'jtag frequency' command is executed.
23:08:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:05 INFO  : Context for 'APU' is selected.
23:08:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:05 INFO  : Context for 'APU' is selected.
23:08:05 INFO  : 'stop' command is executed.
23:08:05 INFO  : 'ps7_init' command is executed.
23:08:05 INFO  : 'ps7_post_config' command is executed.
23:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:06 INFO  : Memory regions updated for context APU
23:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:06 INFO  : 'con' command is executed.
23:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:08:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:08:32 INFO  : Disconnected from the channel tcfchan#57.
23:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:08:34 INFO  : 'fpga -state' command is executed.
23:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:08:34 INFO  : 'jtag frequency' command is executed.
23:08:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:34 INFO  : Context for 'APU' is selected.
23:08:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:34 INFO  : Context for 'APU' is selected.
23:08:34 INFO  : 'stop' command is executed.
23:08:35 INFO  : 'ps7_init' command is executed.
23:08:35 INFO  : 'ps7_post_config' command is executed.
23:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:35 INFO  : Memory regions updated for context APU
23:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:35 INFO  : 'con' command is executed.
23:08:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:08:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:10:47 INFO  : Disconnected from the channel tcfchan#58.
23:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:10:48 INFO  : 'fpga -state' command is executed.
23:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:10:48 INFO  : 'jtag frequency' command is executed.
23:10:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:48 INFO  : Context for 'APU' is selected.
23:10:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:48 INFO  : Context for 'APU' is selected.
23:10:48 INFO  : 'stop' command is executed.
23:10:49 INFO  : 'ps7_init' command is executed.
23:10:49 INFO  : 'ps7_post_config' command is executed.
23:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:49 INFO  : Memory regions updated for context APU
23:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:49 INFO  : 'con' command is executed.
23:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:10:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:17:32 INFO  : Disconnected from the channel tcfchan#59.
23:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:17:33 INFO  : 'fpga -state' command is executed.
23:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:17:33 INFO  : 'jtag frequency' command is executed.
23:17:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:33 INFO  : Context for 'APU' is selected.
23:17:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:33 INFO  : Context for 'APU' is selected.
23:17:33 INFO  : 'stop' command is executed.
23:17:34 INFO  : 'ps7_init' command is executed.
23:17:34 INFO  : 'ps7_post_config' command is executed.
23:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:34 INFO  : Memory regions updated for context APU
23:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:34 INFO  : 'con' command is executed.
23:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:17:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:17:47 INFO  : Disconnected from the channel tcfchan#60.
23:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:17:48 INFO  : 'fpga -state' command is executed.
23:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:17:48 INFO  : 'jtag frequency' command is executed.
23:17:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:48 INFO  : Context for 'APU' is selected.
23:17:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:48 INFO  : Context for 'APU' is selected.
23:17:48 INFO  : 'stop' command is executed.
23:17:49 INFO  : 'ps7_init' command is executed.
23:17:49 INFO  : 'ps7_post_config' command is executed.
23:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:49 INFO  : Memory regions updated for context APU
23:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:49 INFO  : 'con' command is executed.
23:17:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:17:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:19:59 INFO  : Disconnected from the channel tcfchan#61.
23:20:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:20:01 INFO  : 'fpga -state' command is executed.
23:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:20:01 INFO  : 'jtag frequency' command is executed.
23:20:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:01 INFO  : Context for 'APU' is selected.
23:20:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:01 INFO  : Context for 'APU' is selected.
23:20:01 INFO  : 'stop' command is executed.
23:20:02 INFO  : 'ps7_init' command is executed.
23:20:02 INFO  : 'ps7_post_config' command is executed.
23:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:02 INFO  : Memory regions updated for context APU
23:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:03 INFO  : 'con' command is executed.
23:20:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:20:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:20:48 INFO  : Disconnected from the channel tcfchan#62.
23:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:20:49 INFO  : 'fpga -state' command is executed.
23:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:20:50 INFO  : 'jtag frequency' command is executed.
23:20:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:50 INFO  : Context for 'APU' is selected.
23:20:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:50 INFO  : Context for 'APU' is selected.
23:20:50 INFO  : 'stop' command is executed.
23:20:50 INFO  : 'ps7_init' command is executed.
23:20:50 INFO  : 'ps7_post_config' command is executed.
23:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:51 INFO  : Memory regions updated for context APU
23:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:51 INFO  : 'con' command is executed.
23:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:20:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:22:28 INFO  : Disconnected from the channel tcfchan#63.
23:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:22:29 INFO  : 'fpga -state' command is executed.
23:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:22:29 INFO  : 'jtag frequency' command is executed.
23:22:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:30 INFO  : Context for 'APU' is selected.
23:22:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:22:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:30 INFO  : Context for 'APU' is selected.
23:22:30 INFO  : 'stop' command is executed.
23:22:30 INFO  : 'ps7_init' command is executed.
23:22:30 INFO  : 'ps7_post_config' command is executed.
23:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:30 INFO  : Memory regions updated for context APU
23:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:31 INFO  : 'con' command is executed.
23:22:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:22:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:23:00 INFO  : Disconnected from the channel tcfchan#64.
23:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:23:01 INFO  : 'fpga -state' command is executed.
23:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:23:01 INFO  : 'jtag frequency' command is executed.
23:23:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:01 INFO  : Context for 'APU' is selected.
23:23:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:01 INFO  : Context for 'APU' is selected.
23:23:01 INFO  : 'stop' command is executed.
23:23:02 INFO  : 'ps7_init' command is executed.
23:23:02 INFO  : 'ps7_post_config' command is executed.
23:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:02 INFO  : Memory regions updated for context APU
23:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:02 INFO  : 'con' command is executed.
23:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:23:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:23:48 INFO  : Disconnected from the channel tcfchan#65.
23:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:23:49 INFO  : 'fpga -state' command is executed.
23:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:23:49 INFO  : 'jtag frequency' command is executed.
23:23:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:49 INFO  : Context for 'APU' is selected.
23:23:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:49 INFO  : Context for 'APU' is selected.
23:23:49 INFO  : 'stop' command is executed.
23:23:49 INFO  : 'ps7_init' command is executed.
23:23:49 INFO  : 'ps7_post_config' command is executed.
23:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:50 INFO  : Memory regions updated for context APU
23:23:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:50 INFO  : 'con' command is executed.
23:23:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:23:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:25:09 INFO  : Disconnected from the channel tcfchan#66.
23:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:25:11 INFO  : 'fpga -state' command is executed.
23:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:25:11 INFO  : 'jtag frequency' command is executed.
23:25:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:11 INFO  : Context for 'APU' is selected.
23:25:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:11 INFO  : Context for 'APU' is selected.
23:25:11 INFO  : 'stop' command is executed.
23:25:12 INFO  : 'ps7_init' command is executed.
23:25:12 INFO  : 'ps7_post_config' command is executed.
23:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:13 INFO  : Memory regions updated for context APU
23:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:13 INFO  : 'con' command is executed.
23:25:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:25:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:25:47 INFO  : Disconnected from the channel tcfchan#67.
23:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:25:48 INFO  : 'fpga -state' command is executed.
23:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:25:48 INFO  : 'jtag frequency' command is executed.
23:25:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:48 INFO  : Context for 'APU' is selected.
23:25:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:48 INFO  : Context for 'APU' is selected.
23:25:48 INFO  : 'stop' command is executed.
23:25:48 INFO  : 'ps7_init' command is executed.
23:25:48 INFO  : 'ps7_post_config' command is executed.
23:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:49 INFO  : Memory regions updated for context APU
23:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:49 INFO  : 'con' command is executed.
23:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:25:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:26:04 INFO  : Disconnected from the channel tcfchan#68.
23:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:26:05 INFO  : 'fpga -state' command is executed.
23:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:26:05 INFO  : 'jtag frequency' command is executed.
23:26:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:05 INFO  : Context for 'APU' is selected.
23:26:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:05 INFO  : Context for 'APU' is selected.
23:26:06 INFO  : 'stop' command is executed.
23:26:06 INFO  : 'ps7_init' command is executed.
23:26:06 INFO  : 'ps7_post_config' command is executed.
23:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:06 INFO  : Memory regions updated for context APU
23:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:06 INFO  : 'con' command is executed.
23:26:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:26:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:26:35 INFO  : Disconnected from the channel tcfchan#69.
23:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:26:36 INFO  : 'fpga -state' command is executed.
23:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:26:36 INFO  : 'jtag frequency' command is executed.
23:26:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:36 INFO  : Context for 'APU' is selected.
23:26:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:36 INFO  : Context for 'APU' is selected.
23:26:37 INFO  : 'stop' command is executed.
23:26:37 INFO  : 'ps7_init' command is executed.
23:26:37 INFO  : 'ps7_post_config' command is executed.
23:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:37 INFO  : Memory regions updated for context APU
23:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:37 INFO  : 'con' command is executed.
23:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:26:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:27:25 INFO  : Disconnected from the channel tcfchan#70.
23:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:27:27 INFO  : 'fpga -state' command is executed.
23:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:27:27 INFO  : 'jtag frequency' command is executed.
23:27:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:27 INFO  : Context for 'APU' is selected.
23:27:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:27 INFO  : Context for 'APU' is selected.
23:27:27 INFO  : 'stop' command is executed.
23:27:27 INFO  : 'ps7_init' command is executed.
23:27:27 INFO  : 'ps7_post_config' command is executed.
23:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:28 INFO  : Memory regions updated for context APU
23:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:28 INFO  : 'con' command is executed.
23:27:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:27:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:28:14 INFO  : Disconnected from the channel tcfchan#71.
23:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:28:15 INFO  : 'fpga -state' command is executed.
23:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:28:15 INFO  : 'jtag frequency' command is executed.
23:28:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:15 INFO  : Context for 'APU' is selected.
23:28:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:15 INFO  : Context for 'APU' is selected.
23:28:15 INFO  : 'stop' command is executed.
23:28:16 INFO  : 'ps7_init' command is executed.
23:28:16 INFO  : 'ps7_post_config' command is executed.
23:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:16 INFO  : Memory regions updated for context APU
23:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:16 INFO  : 'con' command is executed.
23:28:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:28:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:28:27 INFO  : Disconnected from the channel tcfchan#72.
23:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:28:28 INFO  : 'fpga -state' command is executed.
23:28:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:28:28 INFO  : 'jtag frequency' command is executed.
23:28:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:28 INFO  : Context for 'APU' is selected.
23:28:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:28 INFO  : Context for 'APU' is selected.
23:28:28 INFO  : 'stop' command is executed.
23:28:29 INFO  : 'ps7_init' command is executed.
23:28:29 INFO  : 'ps7_post_config' command is executed.
23:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:29 INFO  : Memory regions updated for context APU
23:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:29 INFO  : 'con' command is executed.
23:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:28:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:28:43 INFO  : Disconnected from the channel tcfchan#73.
23:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:28:44 INFO  : 'fpga -state' command is executed.
23:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:28:44 INFO  : 'jtag frequency' command is executed.
23:28:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:44 INFO  : Context for 'APU' is selected.
23:28:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:44 INFO  : Context for 'APU' is selected.
23:28:44 INFO  : 'stop' command is executed.
23:28:45 INFO  : 'ps7_init' command is executed.
23:28:45 INFO  : 'ps7_post_config' command is executed.
23:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:45 INFO  : Memory regions updated for context APU
23:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:46 INFO  : 'con' command is executed.
23:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:28:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:28:56 INFO  : Disconnected from the channel tcfchan#74.
23:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:28:58 INFO  : 'fpga -state' command is executed.
23:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:28:58 INFO  : 'jtag frequency' command is executed.
23:28:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:58 INFO  : Context for 'APU' is selected.
23:28:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:58 INFO  : Context for 'APU' is selected.
23:28:58 INFO  : 'stop' command is executed.
23:28:58 INFO  : 'ps7_init' command is executed.
23:28:58 INFO  : 'ps7_post_config' command is executed.
23:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:59 INFO  : Memory regions updated for context APU
23:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:59 INFO  : 'con' command is executed.
23:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:28:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:29:02 INFO  : Disconnected from the channel tcfchan#75.
23:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:56:09 INFO  : 'fpga -state' command is executed.
23:56:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:56:10 INFO  : 'jtag frequency' command is executed.
23:56:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:10 INFO  : Context for 'APU' is selected.
23:56:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:10 INFO  : Context for 'APU' is selected.
23:56:10 INFO  : 'stop' command is executed.
23:56:10 INFO  : 'ps7_init' command is executed.
23:56:10 INFO  : 'ps7_post_config' command is executed.
23:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:11 INFO  : Memory regions updated for context APU
23:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:11 INFO  : 'con' command is executed.
23:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:56:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:56:44 INFO  : Disconnected from the channel tcfchan#76.
23:56:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:56:45 INFO  : 'fpga -state' command is executed.
23:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:56:45 INFO  : 'jtag frequency' command is executed.
23:56:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:45 INFO  : Context for 'APU' is selected.
23:56:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:45 INFO  : Context for 'APU' is selected.
23:56:45 INFO  : 'stop' command is executed.
23:56:46 INFO  : 'ps7_init' command is executed.
23:56:46 INFO  : 'ps7_post_config' command is executed.
23:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:46 INFO  : Memory regions updated for context APU
23:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:46 INFO  : 'con' command is executed.
23:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:56:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:03 INFO  : Disconnected from the channel tcfchan#77.
23:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:57:04 INFO  : 'fpga -state' command is executed.
23:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:57:05 INFO  : 'jtag frequency' command is executed.
23:57:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:05 INFO  : Context for 'APU' is selected.
23:57:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:05 INFO  : Context for 'APU' is selected.
23:57:05 INFO  : 'stop' command is executed.
23:57:05 INFO  : 'ps7_init' command is executed.
23:57:05 INFO  : 'ps7_post_config' command is executed.
23:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:05 INFO  : Memory regions updated for context APU
23:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:06 INFO  : 'con' command is executed.
23:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:57:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:17 INFO  : Disconnected from the channel tcfchan#78.
23:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:57:18 INFO  : 'fpga -state' command is executed.
23:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:57:18 INFO  : 'jtag frequency' command is executed.
23:57:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:18 INFO  : Context for 'APU' is selected.
23:57:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:19 INFO  : Context for 'APU' is selected.
23:57:19 INFO  : 'stop' command is executed.
23:57:19 INFO  : 'ps7_init' command is executed.
23:57:19 INFO  : 'ps7_post_config' command is executed.
23:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:20 INFO  : Memory regions updated for context APU
23:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:20 INFO  : 'con' command is executed.
23:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:57:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:43 INFO  : Disconnected from the channel tcfchan#79.
23:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:57:45 INFO  : 'fpga -state' command is executed.
23:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:57:45 INFO  : 'jtag frequency' command is executed.
23:57:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:45 INFO  : Context for 'APU' is selected.
23:57:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:45 INFO  : Context for 'APU' is selected.
23:57:45 INFO  : 'stop' command is executed.
23:57:46 INFO  : 'ps7_init' command is executed.
23:57:46 INFO  : 'ps7_post_config' command is executed.
23:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:47 INFO  : Memory regions updated for context APU
23:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:47 INFO  : 'con' command is executed.
23:57:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:57:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:59 INFO  : Disconnected from the channel tcfchan#80.
23:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:58:00 INFO  : 'fpga -state' command is executed.
23:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:58:00 INFO  : 'jtag frequency' command is executed.
23:58:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:00 INFO  : Context for 'APU' is selected.
23:58:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:00 INFO  : Context for 'APU' is selected.
23:58:00 INFO  : 'stop' command is executed.
23:58:01 INFO  : 'ps7_init' command is executed.
23:58:01 INFO  : 'ps7_post_config' command is executed.
23:58:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:01 INFO  : Memory regions updated for context APU
23:58:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:01 INFO  : 'con' command is executed.
23:58:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:58:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:02:10 INFO  : Disconnected from the channel tcfchan#81.
00:02:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:02:11 INFO  : 'fpga -state' command is executed.
00:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:02:11 INFO  : 'jtag frequency' command is executed.
00:02:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:11 INFO  : Context for 'APU' is selected.
00:02:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:11 INFO  : Context for 'APU' is selected.
00:02:11 INFO  : 'stop' command is executed.
00:02:11 INFO  : 'ps7_init' command is executed.
00:02:11 INFO  : 'ps7_post_config' command is executed.
00:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:12 INFO  : Memory regions updated for context APU
00:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:12 INFO  : 'con' command is executed.
00:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:02:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:02:22 INFO  : Disconnected from the channel tcfchan#82.
00:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:02:23 INFO  : 'fpga -state' command is executed.
00:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:02:24 INFO  : 'jtag frequency' command is executed.
00:02:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:24 INFO  : Context for 'APU' is selected.
00:02:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:02:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:24 INFO  : Context for 'APU' is selected.
00:02:24 INFO  : 'stop' command is executed.
00:02:24 INFO  : 'ps7_init' command is executed.
00:02:24 INFO  : 'ps7_post_config' command is executed.
00:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:24 INFO  : Memory regions updated for context APU
00:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:24 INFO  : 'con' command is executed.
00:02:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:02:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:27:40 INFO  : Disconnected from the channel tcfchan#83.
00:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:27:42 INFO  : 'fpga -state' command is executed.
00:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:27:42 INFO  : 'jtag frequency' command is executed.
00:27:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:42 INFO  : Context for 'APU' is selected.
00:27:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:42 INFO  : Context for 'APU' is selected.
00:27:42 INFO  : 'stop' command is executed.
00:27:43 INFO  : 'ps7_init' command is executed.
00:27:43 INFO  : 'ps7_post_config' command is executed.
00:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:43 INFO  : Memory regions updated for context APU
00:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:44 INFO  : 'con' command is executed.
00:27:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:27:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:27:57 INFO  : Disconnected from the channel tcfchan#84.
00:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:27:58 INFO  : 'fpga -state' command is executed.
00:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:27:58 INFO  : 'jtag frequency' command is executed.
00:27:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:58 INFO  : Context for 'APU' is selected.
00:27:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:58 INFO  : Context for 'APU' is selected.
00:27:58 INFO  : 'stop' command is executed.
00:27:59 INFO  : 'ps7_init' command is executed.
00:27:59 INFO  : 'ps7_post_config' command is executed.
00:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:59 INFO  : Memory regions updated for context APU
00:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:59 INFO  : 'con' command is executed.
00:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:27:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:28:09 INFO  : Disconnected from the channel tcfchan#85.
00:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:28:10 INFO  : 'fpga -state' command is executed.
00:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:28:10 INFO  : 'jtag frequency' command is executed.
00:28:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:10 INFO  : Context for 'APU' is selected.
00:28:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:10 INFO  : Context for 'APU' is selected.
00:28:11 INFO  : 'stop' command is executed.
00:28:11 INFO  : 'ps7_init' command is executed.
00:28:11 INFO  : 'ps7_post_config' command is executed.
00:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:11 INFO  : Memory regions updated for context APU
00:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:11 INFO  : 'con' command is executed.
00:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:28:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:28:23 INFO  : Disconnected from the channel tcfchan#86.
00:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:28:24 INFO  : 'fpga -state' command is executed.
00:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:28:24 INFO  : 'jtag frequency' command is executed.
00:28:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:24 INFO  : Context for 'APU' is selected.
00:28:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:24 INFO  : Context for 'APU' is selected.
00:28:24 INFO  : 'stop' command is executed.
00:28:25 INFO  : 'ps7_init' command is executed.
00:28:25 INFO  : 'ps7_post_config' command is executed.
00:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:25 INFO  : Memory regions updated for context APU
00:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:25 INFO  : 'con' command is executed.
00:28:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:28:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:44:53 INFO  : Disconnected from the channel tcfchan#87.
00:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:44:54 INFO  : 'fpga -state' command is executed.
00:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:44:55 INFO  : 'jtag frequency' command is executed.
00:44:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:55 INFO  : Context for 'APU' is selected.
00:44:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:55 INFO  : Context for 'APU' is selected.
00:44:55 INFO  : 'stop' command is executed.
00:44:55 INFO  : 'ps7_init' command is executed.
00:44:55 INFO  : 'ps7_post_config' command is executed.
00:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:55 INFO  : Memory regions updated for context APU
00:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:55 INFO  : 'con' command is executed.
00:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:44:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:45:21 INFO  : Disconnected from the channel tcfchan#88.
00:45:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:45:23 INFO  : 'fpga -state' command is executed.
00:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:45:23 INFO  : 'jtag frequency' command is executed.
00:45:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:23 INFO  : Context for 'APU' is selected.
00:45:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:23 INFO  : Context for 'APU' is selected.
00:45:23 INFO  : 'stop' command is executed.
00:45:24 INFO  : 'ps7_init' command is executed.
00:45:24 INFO  : 'ps7_post_config' command is executed.
00:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:25 INFO  : Memory regions updated for context APU
00:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:25 INFO  : 'con' command is executed.
00:45:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:45:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:45:46 INFO  : Disconnected from the channel tcfchan#89.
00:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:45:47 INFO  : 'fpga -state' command is executed.
00:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:45:47 INFO  : 'jtag frequency' command is executed.
00:45:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:47 INFO  : Context for 'APU' is selected.
00:45:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:45:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:47 INFO  : Context for 'APU' is selected.
00:45:47 INFO  : 'stop' command is executed.
00:45:48 INFO  : 'ps7_init' command is executed.
00:45:48 INFO  : 'ps7_post_config' command is executed.
00:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:48 INFO  : Memory regions updated for context APU
00:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:48 INFO  : 'con' command is executed.
00:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:45:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:46:03 INFO  : Disconnected from the channel tcfchan#90.
00:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:46:04 INFO  : 'fpga -state' command is executed.
00:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:46:05 INFO  : 'jtag frequency' command is executed.
00:46:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:05 INFO  : Context for 'APU' is selected.
00:46:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:05 INFO  : Context for 'APU' is selected.
00:46:05 INFO  : 'stop' command is executed.
00:46:05 INFO  : 'ps7_init' command is executed.
00:46:05 INFO  : 'ps7_post_config' command is executed.
00:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:06 INFO  : Memory regions updated for context APU
00:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:06 INFO  : 'con' command is executed.
00:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:46:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:46:22 INFO  : Disconnected from the channel tcfchan#91.
00:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:46:24 INFO  : 'fpga -state' command is executed.
00:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:46:24 INFO  : 'jtag frequency' command is executed.
00:46:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:24 INFO  : Context for 'APU' is selected.
00:46:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:24 INFO  : Context for 'APU' is selected.
00:46:24 INFO  : 'stop' command is executed.
00:46:25 INFO  : 'ps7_init' command is executed.
00:46:25 INFO  : 'ps7_post_config' command is executed.
00:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:26 INFO  : Memory regions updated for context APU
00:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:26 INFO  : 'con' command is executed.
00:46:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:46:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:46:39 INFO  : Disconnected from the channel tcfchan#92.
00:46:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:46:41 INFO  : 'fpga -state' command is executed.
00:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:46:41 INFO  : 'jtag frequency' command is executed.
00:46:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:41 INFO  : Context for 'APU' is selected.
00:46:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:41 INFO  : Context for 'APU' is selected.
00:46:41 INFO  : 'stop' command is executed.
00:46:41 INFO  : 'ps7_init' command is executed.
00:46:41 INFO  : 'ps7_post_config' command is executed.
00:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:42 INFO  : Memory regions updated for context APU
00:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:42 INFO  : 'con' command is executed.
00:46:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:46:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:47:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538666792000,  Project:1538657928000
00:47:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:47:17 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:47:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:47:22 INFO  : 
00:47:24 INFO  : 
00:47:26 INFO  : 
00:47:27 INFO  : Updating hardware inferred compiler options for Test.
00:47:28 INFO  : Updating hardware inferred compiler options for fsbl.
00:47:29 INFO  : Updating hardware inferred compiler options for hello.
00:47:29 INFO  : Clearing existing target manager status.
01:00:03 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
01:00:04 INFO  : Bootgen command execution is done.
01:41:43 INFO  : Disconnected from the channel tcfchan#93.
01:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:41:45 INFO  : 'fpga -state' command is executed.
01:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:41:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:41:45 INFO  : 'jtag frequency' command is executed.
01:41:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:41:45 INFO  : Context for 'APU' is selected.
01:41:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:41:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:41:45 INFO  : Context for 'APU' is selected.
01:41:45 INFO  : 'stop' command is executed.
01:41:46 INFO  : 'ps7_init' command is executed.
01:41:46 INFO  : 'ps7_post_config' command is executed.
01:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:41:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:41:46 INFO  : Memory regions updated for context APU
01:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:46 INFO  : 'con' command is executed.
01:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:41:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:42:05 INFO  : Disconnected from the channel tcfchan#94.
01:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:42:07 INFO  : 'fpga -state' command is executed.
01:42:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:42:07 INFO  : 'jtag frequency' command is executed.
01:42:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:42:07 INFO  : Context for 'APU' is selected.
01:42:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:42:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:07 INFO  : Context for 'APU' is selected.
01:42:07 INFO  : 'stop' command is executed.
01:42:07 INFO  : 'ps7_init' command is executed.
01:42:07 INFO  : 'ps7_post_config' command is executed.
01:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:42:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:08 INFO  : Memory regions updated for context APU
01:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:08 INFO  : 'con' command is executed.
01:42:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:42:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:42:32 INFO  : Disconnected from the channel tcfchan#95.
01:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:42:33 INFO  : 'fpga -state' command is executed.
01:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:42:33 INFO  : 'jtag frequency' command is executed.
01:42:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:42:33 INFO  : Context for 'APU' is selected.
01:42:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:33 INFO  : Context for 'APU' is selected.
01:42:33 INFO  : 'stop' command is executed.
01:42:34 INFO  : 'ps7_init' command is executed.
01:42:34 INFO  : 'ps7_post_config' command is executed.
01:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:34 INFO  : Memory regions updated for context APU
01:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:34 INFO  : 'con' command is executed.
01:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:42:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:43:04 INFO  : Disconnected from the channel tcfchan#96.
01:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:43:05 INFO  : 'fpga -state' command is executed.
01:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:43:05 INFO  : 'jtag frequency' command is executed.
01:43:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:05 INFO  : Context for 'APU' is selected.
01:43:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:05 INFO  : Context for 'APU' is selected.
01:43:05 INFO  : 'stop' command is executed.
01:43:06 INFO  : 'ps7_init' command is executed.
01:43:06 INFO  : 'ps7_post_config' command is executed.
01:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:06 INFO  : Memory regions updated for context APU
01:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:07 INFO  : 'con' command is executed.
01:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:43:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:43:28 INFO  : Disconnected from the channel tcfchan#97.
16:37:41 INFO  : Registering command handlers for SDK TCF services
16:37:41 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
16:37:44 INFO  : XSCT server has started successfully.
16:37:44 INFO  : Successfully done setting XSCT server connection channel  
16:37:44 INFO  : Successfully done setting SDK workspace  
16:37:44 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
16:37:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:38:23 INFO  : 'fpga -state' command is executed.
16:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:38:23 INFO  : 'jtag frequency' command is executed.
16:38:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:23 INFO  : Context for 'APU' is selected.
16:38:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:23 INFO  : Context for 'APU' is selected.
16:38:23 INFO  : 'stop' command is executed.
16:38:24 INFO  : 'ps7_init' command is executed.
16:38:24 INFO  : 'ps7_post_config' command is executed.
16:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:38:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:27 INFO  : Memory regions updated for context APU
16:38:27 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:27 INFO  : 'con' command is executed.
16:38:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:38:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:48:20 INFO  : Disconnected from the channel tcfchan#1.
16:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:48:21 INFO  : 'fpga -state' command is executed.
16:48:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:48:22 INFO  : 'jtag frequency' command is executed.
16:48:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:22 INFO  : Context for 'APU' is selected.
16:48:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:48:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:23 INFO  : Context for 'APU' is selected.
16:48:23 INFO  : 'stop' command is executed.
16:48:24 INFO  : 'ps7_init' command is executed.
16:48:24 INFO  : 'ps7_post_config' command is executed.
16:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:24 INFO  : Memory regions updated for context APU
16:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:24 INFO  : 'con' command is executed.
16:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:48:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:51:49 INFO  : Disconnected from the channel tcfchan#2.
16:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:51:50 INFO  : 'fpga -state' command is executed.
16:51:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:51:51 INFO  : 'jtag frequency' command is executed.
16:51:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:51 INFO  : Context for 'APU' is selected.
16:51:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:51:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:53 INFO  : Context for 'APU' is selected.
16:51:53 INFO  : 'stop' command is executed.
16:51:54 INFO  : 'ps7_init' command is executed.
16:51:54 INFO  : 'ps7_post_config' command is executed.
16:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:54 INFO  : Memory regions updated for context APU
16:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:54 INFO  : 'con' command is executed.
16:51:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:51:54 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:52:41 INFO  : Disconnected from the channel tcfchan#3.
16:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:52:42 INFO  : 'fpga -state' command is executed.
16:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:52:43 INFO  : 'jtag frequency' command is executed.
16:52:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:43 INFO  : Context for 'APU' is selected.
16:52:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:44 INFO  : Context for 'APU' is selected.
16:52:44 INFO  : 'stop' command is executed.
16:52:45 INFO  : 'ps7_init' command is executed.
16:52:45 INFO  : 'ps7_post_config' command is executed.
16:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:45 INFO  : Memory regions updated for context APU
16:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:45 INFO  : 'con' command is executed.
16:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:52:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:53:35 INFO  : Disconnected from the channel tcfchan#4.
16:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:53:36 INFO  : 'fpga -state' command is executed.
16:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:53:36 INFO  : 'jtag frequency' command is executed.
16:53:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:36 INFO  : Context for 'APU' is selected.
16:53:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:38 INFO  : Context for 'APU' is selected.
16:53:38 INFO  : 'stop' command is executed.
16:53:39 INFO  : 'ps7_init' command is executed.
16:53:39 INFO  : 'ps7_post_config' command is executed.
16:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:39 INFO  : Memory regions updated for context APU
16:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:39 INFO  : 'con' command is executed.
16:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:53:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:08:47 INFO  : Disconnected from the channel tcfchan#5.
17:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:08:48 INFO  : 'fpga -state' command is executed.
17:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:08:49 INFO  : 'jtag frequency' command is executed.
17:08:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:49 INFO  : Context for 'APU' is selected.
17:08:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:08:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:51 INFO  : Context for 'APU' is selected.
17:08:51 INFO  : 'stop' command is executed.
17:08:52 INFO  : 'ps7_init' command is executed.
17:08:52 INFO  : 'ps7_post_config' command is executed.
17:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:52 INFO  : Memory regions updated for context APU
17:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:53 INFO  : 'con' command is executed.
17:08:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:08:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:10:11 INFO  : Disconnected from the channel tcfchan#6.
17:10:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:10:12 INFO  : 'fpga -state' command is executed.
17:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:10:12 INFO  : 'jtag frequency' command is executed.
17:10:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:12 INFO  : Context for 'APU' is selected.
17:10:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:10:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:14 INFO  : Context for 'APU' is selected.
17:10:14 INFO  : 'stop' command is executed.
17:10:14 INFO  : 'ps7_init' command is executed.
17:10:14 INFO  : 'ps7_post_config' command is executed.
17:10:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:15 INFO  : Memory regions updated for context APU
17:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:15 INFO  : 'con' command is executed.
17:10:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:10:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:10:47 INFO  : Disconnected from the channel tcfchan#7.
17:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:10:48 INFO  : 'fpga -state' command is executed.
17:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:10:48 INFO  : 'jtag frequency' command is executed.
17:10:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:48 INFO  : Context for 'APU' is selected.
17:10:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:10:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:50 INFO  : Context for 'APU' is selected.
17:10:50 INFO  : 'stop' command is executed.
17:10:50 INFO  : 'ps7_init' command is executed.
17:10:50 INFO  : 'ps7_post_config' command is executed.
17:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:51 INFO  : Memory regions updated for context APU
17:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:51 INFO  : 'con' command is executed.
17:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:10:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:11:20 INFO  : Disconnected from the channel tcfchan#8.
17:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:11:21 INFO  : 'fpga -state' command is executed.
17:11:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:11:21 INFO  : 'jtag frequency' command is executed.
17:11:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:21 INFO  : Context for 'APU' is selected.
17:11:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:11:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:23 INFO  : Context for 'APU' is selected.
17:11:23 INFO  : 'stop' command is executed.
17:11:24 INFO  : 'ps7_init' command is executed.
17:11:24 INFO  : 'ps7_post_config' command is executed.
17:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:24 INFO  : Memory regions updated for context APU
17:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:24 INFO  : 'con' command is executed.
17:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:11:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:11:45 INFO  : Disconnected from the channel tcfchan#9.
17:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:11:46 INFO  : 'fpga -state' command is executed.
17:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:11:47 INFO  : 'jtag frequency' command is executed.
17:11:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:47 INFO  : Context for 'APU' is selected.
17:11:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:48 INFO  : Context for 'APU' is selected.
17:11:48 INFO  : 'stop' command is executed.
17:11:49 INFO  : 'ps7_init' command is executed.
17:11:49 INFO  : 'ps7_post_config' command is executed.
17:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:49 INFO  : Memory regions updated for context APU
17:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:49 INFO  : 'con' command is executed.
17:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:11:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:18:31 INFO  : Disconnected from the channel tcfchan#10.
17:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:18:32 INFO  : 'fpga -state' command is executed.
17:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:18:32 INFO  : 'jtag frequency' command is executed.
17:18:32 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:32 INFO  : Context for 'APU' is selected.
17:18:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:35 INFO  : Context for 'APU' is selected.
17:18:35 INFO  : 'stop' command is executed.
17:18:36 INFO  : 'ps7_init' command is executed.
17:18:36 INFO  : 'ps7_post_config' command is executed.
17:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:36 INFO  : Memory regions updated for context APU
17:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:36 INFO  : 'con' command is executed.
17:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:18:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:19:05 INFO  : Disconnected from the channel tcfchan#11.
17:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:19:06 INFO  : 'fpga -state' command is executed.
17:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:19:06 INFO  : 'jtag frequency' command is executed.
17:19:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:06 INFO  : Context for 'APU' is selected.
17:19:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:08 INFO  : Context for 'APU' is selected.
17:19:08 INFO  : 'stop' command is executed.
17:19:08 INFO  : 'ps7_init' command is executed.
17:19:08 INFO  : 'ps7_post_config' command is executed.
17:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:09 INFO  : Memory regions updated for context APU
17:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:09 INFO  : 'con' command is executed.
17:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:19:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:19:34 INFO  : Disconnected from the channel tcfchan#12.
17:19:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:19:35 INFO  : 'fpga -state' command is executed.
17:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:19:35 INFO  : 'jtag frequency' command is executed.
17:19:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:35 INFO  : Context for 'APU' is selected.
17:19:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:37 INFO  : Context for 'APU' is selected.
17:19:37 INFO  : 'stop' command is executed.
17:19:38 INFO  : 'ps7_init' command is executed.
17:19:38 INFO  : 'ps7_post_config' command is executed.
17:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:38 INFO  : Memory regions updated for context APU
17:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:38 INFO  : 'con' command is executed.
17:19:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:19:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:20:29 INFO  : Disconnected from the channel tcfchan#13.
17:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:20:31 INFO  : 'fpga -state' command is executed.
17:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:20:31 INFO  : 'jtag frequency' command is executed.
17:20:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:31 INFO  : Context for 'APU' is selected.
17:20:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:33 INFO  : Context for 'APU' is selected.
17:20:33 INFO  : 'stop' command is executed.
17:20:33 INFO  : 'ps7_init' command is executed.
17:20:33 INFO  : 'ps7_post_config' command is executed.
17:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:34 INFO  : Memory regions updated for context APU
17:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:34 INFO  : 'con' command is executed.
17:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:20:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:21:32 INFO  : Disconnected from the channel tcfchan#14.
17:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:21:33 INFO  : 'fpga -state' command is executed.
17:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:21:33 INFO  : 'jtag frequency' command is executed.
17:21:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:33 INFO  : Context for 'APU' is selected.
17:21:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:35 INFO  : Context for 'APU' is selected.
17:21:35 INFO  : 'stop' command is executed.
17:21:36 INFO  : 'ps7_init' command is executed.
17:21:36 INFO  : 'ps7_post_config' command is executed.
17:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:36 INFO  : Memory regions updated for context APU
17:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:37 INFO  : 'con' command is executed.
17:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:21:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:23:36 INFO  : Disconnected from the channel tcfchan#15.
17:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:23:37 INFO  : 'fpga -state' command is executed.
17:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:23:37 INFO  : 'jtag frequency' command is executed.
17:23:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:37 INFO  : Context for 'APU' is selected.
17:23:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:39 INFO  : Context for 'APU' is selected.
17:23:39 INFO  : 'stop' command is executed.
17:23:39 INFO  : 'ps7_init' command is executed.
17:23:39 INFO  : 'ps7_post_config' command is executed.
17:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:39 INFO  : Memory regions updated for context APU
17:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:39 INFO  : 'con' command is executed.
17:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:23:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:24:00 INFO  : Disconnected from the channel tcfchan#16.
17:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:24:01 INFO  : 'fpga -state' command is executed.
17:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:24:01 INFO  : 'jtag frequency' command is executed.
17:24:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:01 INFO  : Context for 'APU' is selected.
17:24:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:03 INFO  : Context for 'APU' is selected.
17:24:03 INFO  : 'stop' command is executed.
17:24:03 INFO  : 'ps7_init' command is executed.
17:24:03 INFO  : 'ps7_post_config' command is executed.
17:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:04 INFO  : Memory regions updated for context APU
17:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:04 INFO  : 'con' command is executed.
17:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:24:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:24:26 INFO  : Disconnected from the channel tcfchan#17.
17:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:24:27 INFO  : 'fpga -state' command is executed.
17:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:24:27 INFO  : 'jtag frequency' command is executed.
17:24:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:27 INFO  : Context for 'APU' is selected.
17:24:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:30 INFO  : Context for 'APU' is selected.
17:24:30 INFO  : 'stop' command is executed.
17:24:30 INFO  : 'ps7_init' command is executed.
17:24:30 INFO  : 'ps7_post_config' command is executed.
17:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:31 INFO  : Memory regions updated for context APU
17:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:31 INFO  : 'con' command is executed.
17:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:24:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:24:52 INFO  : Disconnected from the channel tcfchan#18.
17:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:24:53 INFO  : 'fpga -state' command is executed.
17:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:24:53 INFO  : 'jtag frequency' command is executed.
17:24:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:53 INFO  : Context for 'APU' is selected.
17:24:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:55 INFO  : Context for 'APU' is selected.
17:24:55 INFO  : 'stop' command is executed.
17:24:55 INFO  : 'ps7_init' command is executed.
17:24:55 INFO  : 'ps7_post_config' command is executed.
17:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:55 INFO  : Memory regions updated for context APU
17:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:55 INFO  : 'con' command is executed.
17:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:24:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:36:14 INFO  : Disconnected from the channel tcfchan#19.
17:36:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:36:15 INFO  : 'fpga -state' command is executed.
17:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:36:15 INFO  : 'jtag frequency' command is executed.
17:36:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:16 INFO  : Context for 'APU' is selected.
17:36:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:36:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:18 INFO  : Context for 'APU' is selected.
17:36:18 INFO  : 'stop' command is executed.
17:36:19 INFO  : 'ps7_init' command is executed.
17:36:19 INFO  : 'ps7_post_config' command is executed.
17:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:19 INFO  : Memory regions updated for context APU
17:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:19 INFO  : 'con' command is executed.
17:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:36:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:43:31 INFO  : Disconnected from the channel tcfchan#20.
17:43:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:43:32 INFO  : 'fpga -state' command is executed.
17:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:43:33 INFO  : 'jtag frequency' command is executed.
17:43:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:33 INFO  : Context for 'APU' is selected.
17:43:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:35 INFO  : Context for 'APU' is selected.
17:43:35 INFO  : 'stop' command is executed.
17:43:35 INFO  : 'ps7_init' command is executed.
17:43:35 INFO  : 'ps7_post_config' command is executed.
17:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:36 INFO  : Memory regions updated for context APU
17:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:36 INFO  : 'con' command is executed.
17:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:43:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:09:19 INFO  : Disconnected from the channel tcfchan#21.
18:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:09:20 INFO  : 'fpga -state' command is executed.
18:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:09:20 INFO  : 'jtag frequency' command is executed.
18:09:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:20 INFO  : Context for 'APU' is selected.
18:09:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:09:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:22 INFO  : Context for 'APU' is selected.
18:09:22 INFO  : 'stop' command is executed.
18:09:23 INFO  : 'ps7_init' command is executed.
18:09:23 INFO  : 'ps7_post_config' command is executed.
18:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:24 INFO  : Memory regions updated for context APU
18:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:24 INFO  : 'con' command is executed.
18:09:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:09:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:10:31 INFO  : Disconnected from the channel tcfchan#22.
18:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:10:32 INFO  : 'fpga -state' command is executed.
18:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:10:32 INFO  : 'jtag frequency' command is executed.
18:10:32 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:32 INFO  : Context for 'APU' is selected.
18:10:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:34 INFO  : Context for 'APU' is selected.
18:10:34 INFO  : 'stop' command is executed.
18:10:35 INFO  : 'ps7_init' command is executed.
18:10:35 INFO  : 'ps7_post_config' command is executed.
18:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:35 INFO  : Memory regions updated for context APU
18:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:35 INFO  : 'con' command is executed.
18:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:10:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:13:57 INFO  : Disconnected from the channel tcfchan#23.
18:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:13:58 INFO  : 'fpga -state' command is executed.
18:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:13:59 INFO  : 'jtag frequency' command is executed.
18:13:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:59 INFO  : Context for 'APU' is selected.
18:14:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:00 INFO  : Context for 'APU' is selected.
18:14:01 INFO  : 'stop' command is executed.
18:14:01 INFO  : 'ps7_init' command is executed.
18:14:01 INFO  : 'ps7_post_config' command is executed.
18:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:01 INFO  : Memory regions updated for context APU
18:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:01 INFO  : 'con' command is executed.
18:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:14:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:14:43 INFO  : Disconnected from the channel tcfchan#24.
18:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:14:44 INFO  : 'fpga -state' command is executed.
18:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:14:44 INFO  : 'jtag frequency' command is executed.
18:14:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:14:44 INFO  : Context for 'APU' is selected.
18:14:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:14:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:46 INFO  : Context for 'APU' is selected.
18:14:46 INFO  : 'stop' command is executed.
18:14:46 INFO  : 'ps7_init' command is executed.
18:14:46 INFO  : 'ps7_post_config' command is executed.
18:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:46 INFO  : Memory regions updated for context APU
18:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:47 INFO  : 'con' command is executed.
18:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:14:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:17:03 INFO  : Disconnected from the channel tcfchan#25.
18:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:17:04 INFO  : 'fpga -state' command is executed.
18:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:17:04 INFO  : 'jtag frequency' command is executed.
18:17:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:04 INFO  : Context for 'APU' is selected.
18:17:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:06 INFO  : Context for 'APU' is selected.
18:17:06 INFO  : 'stop' command is executed.
18:17:06 INFO  : 'ps7_init' command is executed.
18:17:06 INFO  : 'ps7_post_config' command is executed.
18:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:06 INFO  : Memory regions updated for context APU
18:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:07 INFO  : 'con' command is executed.
18:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:17:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:17:57 INFO  : Disconnected from the channel tcfchan#26.
18:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:17:58 INFO  : 'fpga -state' command is executed.
18:17:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:17:58 INFO  : 'jtag frequency' command is executed.
18:17:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:58 INFO  : Context for 'APU' is selected.
18:18:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:00 INFO  : Context for 'APU' is selected.
18:18:00 INFO  : 'stop' command is executed.
18:18:01 INFO  : 'ps7_init' command is executed.
18:18:01 INFO  : 'ps7_post_config' command is executed.
18:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:01 INFO  : Memory regions updated for context APU
18:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:01 INFO  : 'con' command is executed.
18:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:18:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:19:19 INFO  : Disconnected from the channel tcfchan#27.
18:19:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:19:20 INFO  : 'fpga -state' command is executed.
18:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:19:20 INFO  : 'jtag frequency' command is executed.
18:19:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:20 INFO  : Context for 'APU' is selected.
18:19:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:22 INFO  : Context for 'APU' is selected.
18:19:22 INFO  : 'stop' command is executed.
18:19:23 INFO  : 'ps7_init' command is executed.
18:19:23 INFO  : 'ps7_post_config' command is executed.
18:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:23 INFO  : Memory regions updated for context APU
18:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:23 INFO  : 'con' command is executed.
18:19:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:19:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:20:13 INFO  : Disconnected from the channel tcfchan#28.
18:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:20:14 INFO  : 'fpga -state' command is executed.
18:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:20:14 INFO  : 'jtag frequency' command is executed.
18:20:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:14 INFO  : Context for 'APU' is selected.
18:20:16 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:20:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:16 INFO  : Context for 'APU' is selected.
18:20:16 INFO  : 'stop' command is executed.
18:20:17 INFO  : 'ps7_init' command is executed.
18:20:17 INFO  : 'ps7_post_config' command is executed.
18:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:17 INFO  : Memory regions updated for context APU
18:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:17 INFO  : 'con' command is executed.
18:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:20:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:21:08 INFO  : Disconnected from the channel tcfchan#29.
18:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:21:09 INFO  : 'fpga -state' command is executed.
18:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:21:09 INFO  : 'jtag frequency' command is executed.
18:21:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:09 INFO  : Context for 'APU' is selected.
18:21:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:21:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:11 INFO  : Context for 'APU' is selected.
18:21:11 INFO  : 'stop' command is executed.
18:21:11 INFO  : 'ps7_init' command is executed.
18:21:11 INFO  : 'ps7_post_config' command is executed.
18:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:11 INFO  : Memory regions updated for context APU
18:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:11 INFO  : 'con' command is executed.
18:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:21:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:22:58 INFO  : Disconnected from the channel tcfchan#30.
18:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:22:59 INFO  : 'fpga -state' command is executed.
18:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:22:59 INFO  : 'jtag frequency' command is executed.
18:22:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:59 INFO  : Context for 'APU' is selected.
18:23:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:00 INFO  : Context for 'APU' is selected.
18:23:01 INFO  : 'stop' command is executed.
18:23:01 INFO  : 'ps7_init' command is executed.
18:23:01 INFO  : 'ps7_post_config' command is executed.
18:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:01 INFO  : Memory regions updated for context APU
18:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:01 INFO  : 'con' command is executed.
18:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:23:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:24:24 INFO  : Disconnected from the channel tcfchan#31.
18:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:24:25 INFO  : 'fpga -state' command is executed.
18:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:24:25 INFO  : 'jtag frequency' command is executed.
18:24:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:26 INFO  : Context for 'APU' is selected.
18:24:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:27 INFO  : Context for 'APU' is selected.
18:24:27 INFO  : 'stop' command is executed.
18:24:28 INFO  : 'ps7_init' command is executed.
18:24:28 INFO  : 'ps7_post_config' command is executed.
18:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:28 INFO  : Memory regions updated for context APU
18:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:28 INFO  : 'con' command is executed.
18:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:24:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:25:41 INFO  : Disconnected from the channel tcfchan#32.
18:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:25:42 INFO  : 'fpga -state' command is executed.
18:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:25:42 INFO  : 'jtag frequency' command is executed.
18:25:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:42 INFO  : Context for 'APU' is selected.
18:25:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:44 INFO  : Context for 'APU' is selected.
18:25:44 INFO  : 'stop' command is executed.
18:25:44 INFO  : 'ps7_init' command is executed.
18:25:44 INFO  : 'ps7_post_config' command is executed.
18:25:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:44 INFO  : Memory regions updated for context APU
18:25:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:44 INFO  : 'con' command is executed.
18:25:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:25:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:27:03 INFO  : Disconnected from the channel tcfchan#33.
18:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:27:04 INFO  : 'fpga -state' command is executed.
18:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:27:04 INFO  : 'jtag frequency' command is executed.
18:27:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:04 INFO  : Context for 'APU' is selected.
18:27:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:06 INFO  : Context for 'APU' is selected.
18:27:06 INFO  : 'stop' command is executed.
18:27:07 INFO  : 'ps7_init' command is executed.
18:27:07 INFO  : 'ps7_post_config' command is executed.
18:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:07 INFO  : Memory regions updated for context APU
18:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:07 INFO  : 'con' command is executed.
18:27:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:27:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:28:08 INFO  : Disconnected from the channel tcfchan#34.
18:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:28:10 INFO  : 'fpga -state' command is executed.
18:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:28:10 INFO  : 'jtag frequency' command is executed.
18:28:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:10 INFO  : Context for 'APU' is selected.
18:28:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:12 INFO  : Context for 'APU' is selected.
18:28:12 INFO  : 'stop' command is executed.
18:28:12 INFO  : 'ps7_init' command is executed.
18:28:12 INFO  : 'ps7_post_config' command is executed.
18:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:12 INFO  : Memory regions updated for context APU
18:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:12 INFO  : 'con' command is executed.
18:28:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:28:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:29:26 INFO  : Disconnected from the channel tcfchan#35.
18:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:29:28 INFO  : 'fpga -state' command is executed.
18:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:29:28 INFO  : 'jtag frequency' command is executed.
18:29:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:28 INFO  : Context for 'APU' is selected.
18:29:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:29 INFO  : Context for 'APU' is selected.
18:29:29 INFO  : 'stop' command is executed.
18:29:30 INFO  : 'ps7_init' command is executed.
18:29:30 INFO  : 'ps7_post_config' command is executed.
18:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:30 INFO  : Memory regions updated for context APU
18:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:30 INFO  : 'con' command is executed.
18:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:29:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:32:02 INFO  : Disconnected from the channel tcfchan#36.
18:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:32:03 INFO  : 'fpga -state' command is executed.
18:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:32:03 INFO  : 'jtag frequency' command is executed.
18:32:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:04 INFO  : Context for 'APU' is selected.
18:32:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:05 INFO  : Context for 'APU' is selected.
18:32:05 INFO  : 'stop' command is executed.
18:32:06 INFO  : 'ps7_init' command is executed.
18:32:06 INFO  : 'ps7_post_config' command is executed.
18:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:06 INFO  : Memory regions updated for context APU
18:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:06 INFO  : 'con' command is executed.
18:32:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:32:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:32:28 INFO  : Disconnected from the channel tcfchan#37.
18:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:32:29 INFO  : 'fpga -state' command is executed.
18:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:32:29 INFO  : 'jtag frequency' command is executed.
18:32:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:29 INFO  : Context for 'APU' is selected.
18:32:31 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:31 INFO  : Context for 'APU' is selected.
18:32:31 INFO  : 'stop' command is executed.
18:32:31 INFO  : 'ps7_init' command is executed.
18:32:32 INFO  : 'ps7_post_config' command is executed.
18:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:32 INFO  : Memory regions updated for context APU
18:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:32 INFO  : 'con' command is executed.
18:32:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:32:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:32:51 INFO  : Disconnected from the channel tcfchan#38.
18:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:32:53 INFO  : 'fpga -state' command is executed.
18:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:32:53 INFO  : 'jtag frequency' command is executed.
18:32:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:53 INFO  : Context for 'APU' is selected.
18:32:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:55 INFO  : Context for 'APU' is selected.
18:32:55 INFO  : 'stop' command is executed.
18:32:55 INFO  : 'ps7_init' command is executed.
18:32:55 INFO  : 'ps7_post_config' command is executed.
18:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:55 INFO  : Memory regions updated for context APU
18:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:56 INFO  : 'con' command is executed.
18:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:32:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:34:33 INFO  : Disconnected from the channel tcfchan#39.
18:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:34:34 INFO  : 'fpga -state' command is executed.
18:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:34:34 INFO  : 'jtag frequency' command is executed.
18:34:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:34 INFO  : Context for 'APU' is selected.
18:34:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:34:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:36 INFO  : Context for 'APU' is selected.
18:34:36 INFO  : 'stop' command is executed.
18:34:37 INFO  : 'ps7_init' command is executed.
18:34:37 INFO  : 'ps7_post_config' command is executed.
18:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:37 INFO  : Memory regions updated for context APU
18:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:37 INFO  : 'con' command is executed.
18:34:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:34:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:35:08 INFO  : Disconnected from the channel tcfchan#40.
18:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:35:10 INFO  : 'fpga -state' command is executed.
18:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:35:10 INFO  : 'jtag frequency' command is executed.
18:35:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:10 INFO  : Context for 'APU' is selected.
18:35:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:35:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:11 INFO  : Context for 'APU' is selected.
18:35:12 INFO  : 'stop' command is executed.
18:35:12 INFO  : 'ps7_init' command is executed.
18:35:12 INFO  : 'ps7_post_config' command is executed.
18:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:12 INFO  : Memory regions updated for context APU
18:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:12 INFO  : 'con' command is executed.
18:35:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:35:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:35:51 INFO  : Disconnected from the channel tcfchan#41.
18:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:35:52 INFO  : 'fpga -state' command is executed.
18:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:35:52 INFO  : 'jtag frequency' command is executed.
18:35:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:52 INFO  : Context for 'APU' is selected.
18:35:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:35:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:54 INFO  : Context for 'APU' is selected.
18:35:54 INFO  : 'stop' command is executed.
18:35:55 INFO  : 'ps7_init' command is executed.
18:35:55 INFO  : 'ps7_post_config' command is executed.
18:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:55 INFO  : Memory regions updated for context APU
18:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:55 INFO  : 'con' command is executed.
18:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:35:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:36:15 INFO  : Disconnected from the channel tcfchan#42.
18:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:36:16 INFO  : 'fpga -state' command is executed.
18:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:36:16 INFO  : 'jtag frequency' command is executed.
18:36:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:16 INFO  : Context for 'APU' is selected.
18:36:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:18 INFO  : Context for 'APU' is selected.
18:36:18 INFO  : 'stop' command is executed.
18:36:18 INFO  : 'ps7_init' command is executed.
18:36:18 INFO  : 'ps7_post_config' command is executed.
18:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:19 INFO  : Memory regions updated for context APU
18:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:19 INFO  : 'con' command is executed.
18:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:36:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:36:24 INFO  : Disconnected from the channel tcfchan#43.
18:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:36:25 INFO  : 'fpga -state' command is executed.
18:36:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:36:25 INFO  : 'jtag frequency' command is executed.
18:36:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:25 INFO  : Context for 'APU' is selected.
18:36:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:27 INFO  : Context for 'APU' is selected.
18:36:27 INFO  : 'stop' command is executed.
18:36:27 INFO  : 'ps7_init' command is executed.
18:36:27 INFO  : 'ps7_post_config' command is executed.
18:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:28 INFO  : Memory regions updated for context APU
18:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:28 INFO  : 'con' command is executed.
18:36:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:36:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:37:09 INFO  : Disconnected from the channel tcfchan#44.
18:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:37:10 INFO  : 'fpga -state' command is executed.
18:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:37:10 INFO  : 'jtag frequency' command is executed.
18:37:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:10 INFO  : Context for 'APU' is selected.
18:37:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:12 INFO  : Context for 'APU' is selected.
18:37:12 INFO  : 'stop' command is executed.
18:37:13 INFO  : 'ps7_init' command is executed.
18:37:13 INFO  : 'ps7_post_config' command is executed.
18:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:13 INFO  : Memory regions updated for context APU
18:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:13 INFO  : 'con' command is executed.
18:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:37:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:54:10 INFO  : Disconnected from the channel tcfchan#45.
18:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:54:11 INFO  : 'fpga -state' command is executed.
18:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:54:11 INFO  : 'jtag frequency' command is executed.
18:54:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:11 INFO  : Context for 'APU' is selected.
18:54:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:13 INFO  : Context for 'APU' is selected.
18:54:13 INFO  : 'stop' command is executed.
18:54:14 INFO  : 'ps7_init' command is executed.
18:54:14 INFO  : 'ps7_post_config' command is executed.
18:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:14 INFO  : Memory regions updated for context APU
18:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:14 INFO  : 'con' command is executed.
18:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:54:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:55:26 INFO  : Disconnected from the channel tcfchan#46.
18:55:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:55:27 INFO  : 'fpga -state' command is executed.
18:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:55:28 INFO  : 'jtag frequency' command is executed.
18:55:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:28 INFO  : Context for 'APU' is selected.
18:55:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:29 INFO  : Context for 'APU' is selected.
18:55:29 INFO  : 'stop' command is executed.
18:55:30 INFO  : 'ps7_init' command is executed.
18:55:30 INFO  : 'ps7_post_config' command is executed.
18:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:30 INFO  : Memory regions updated for context APU
18:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:30 INFO  : 'con' command is executed.
18:55:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:55:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:56:51 INFO  : Disconnected from the channel tcfchan#47.
18:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:56:52 INFO  : 'fpga -state' command is executed.
18:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:56:52 INFO  : 'jtag frequency' command is executed.
18:56:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:52 INFO  : Context for 'APU' is selected.
18:56:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:54 INFO  : Context for 'APU' is selected.
18:56:54 INFO  : 'stop' command is executed.
18:56:54 INFO  : 'ps7_init' command is executed.
18:56:54 INFO  : 'ps7_post_config' command is executed.
18:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:55 INFO  : Memory regions updated for context APU
18:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:55 INFO  : 'con' command is executed.
18:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:56:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:58:23 INFO  : Disconnected from the channel tcfchan#48.
18:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:58:25 INFO  : 'fpga -state' command is executed.
18:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:58:25 INFO  : 'jtag frequency' command is executed.
18:58:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:25 INFO  : Context for 'APU' is selected.
18:58:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:26 INFO  : Context for 'APU' is selected.
18:58:26 INFO  : 'stop' command is executed.
18:58:27 INFO  : 'ps7_init' command is executed.
18:58:27 INFO  : 'ps7_post_config' command is executed.
18:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:27 INFO  : Memory regions updated for context APU
18:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:27 INFO  : 'con' command is executed.
18:58:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:58:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:59:21 INFO  : Disconnected from the channel tcfchan#49.
18:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:59:22 INFO  : 'fpga -state' command is executed.
18:59:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:59:22 INFO  : 'jtag frequency' command is executed.
18:59:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:23 INFO  : Context for 'APU' is selected.
18:59:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:24 INFO  : Context for 'APU' is selected.
18:59:24 INFO  : 'stop' command is executed.
18:59:25 INFO  : 'ps7_init' command is executed.
18:59:25 INFO  : 'ps7_post_config' command is executed.
18:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:25 INFO  : Memory regions updated for context APU
18:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:25 INFO  : 'con' command is executed.
18:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:59:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:01:36 INFO  : Disconnected from the channel tcfchan#50.
19:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:01:37 INFO  : 'fpga -state' command is executed.
19:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:01:38 INFO  : 'jtag frequency' command is executed.
19:01:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:01:38 INFO  : Context for 'APU' is selected.
19:01:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:01:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:39 INFO  : Context for 'APU' is selected.
19:01:40 INFO  : 'stop' command is executed.
19:01:40 INFO  : 'ps7_init' command is executed.
19:01:40 INFO  : 'ps7_post_config' command is executed.
19:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:40 INFO  : Memory regions updated for context APU
19:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:40 INFO  : 'con' command is executed.
19:01:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:01:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:02:24 INFO  : Disconnected from the channel tcfchan#51.
19:02:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:02:25 INFO  : 'fpga -state' command is executed.
19:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:02:25 INFO  : 'jtag frequency' command is executed.
19:02:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:25 INFO  : Context for 'APU' is selected.
19:02:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:02:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:27 INFO  : Context for 'APU' is selected.
19:02:27 INFO  : 'stop' command is executed.
19:02:27 INFO  : 'ps7_init' command is executed.
19:02:27 INFO  : 'ps7_post_config' command is executed.
19:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:27 INFO  : Memory regions updated for context APU
19:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:27 INFO  : 'con' command is executed.
19:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:02:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:04:43 INFO  : Disconnected from the channel tcfchan#52.
19:04:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:04:44 INFO  : 'fpga -state' command is executed.
19:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:04:44 INFO  : 'jtag frequency' command is executed.
19:04:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:44 INFO  : Context for 'APU' is selected.
19:04:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:04:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:46 INFO  : Context for 'APU' is selected.
19:04:46 INFO  : 'stop' command is executed.
19:04:46 INFO  : 'ps7_init' command is executed.
19:04:46 INFO  : 'ps7_post_config' command is executed.
19:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:47 INFO  : Memory regions updated for context APU
19:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:47 INFO  : 'con' command is executed.
19:04:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:04:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:05:17 INFO  : Disconnected from the channel tcfchan#53.
19:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:05:19 INFO  : 'fpga -state' command is executed.
19:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:05:19 INFO  : 'jtag frequency' command is executed.
19:05:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:19 INFO  : Context for 'APU' is selected.
19:05:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:05:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:21 INFO  : Context for 'APU' is selected.
19:05:21 INFO  : 'stop' command is executed.
19:05:22 INFO  : 'ps7_init' command is executed.
19:05:22 INFO  : 'ps7_post_config' command is executed.
19:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:22 INFO  : Memory regions updated for context APU
19:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:23 INFO  : 'con' command is executed.
19:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:05:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:05:47 INFO  : Disconnected from the channel tcfchan#54.
19:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:05:48 INFO  : 'fpga -state' command is executed.
19:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:05:48 INFO  : 'jtag frequency' command is executed.
19:05:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:48 INFO  : Context for 'APU' is selected.
19:05:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:50 INFO  : Context for 'APU' is selected.
19:05:50 INFO  : 'stop' command is executed.
19:05:50 INFO  : 'ps7_init' command is executed.
19:05:50 INFO  : 'ps7_post_config' command is executed.
19:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:51 INFO  : Memory regions updated for context APU
19:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:51 INFO  : 'con' command is executed.
19:05:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:05:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:06:02 INFO  : Disconnected from the channel tcfchan#55.
19:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:06:03 INFO  : 'fpga -state' command is executed.
19:06:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:06:03 INFO  : 'jtag frequency' command is executed.
19:06:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:03 INFO  : Context for 'APU' is selected.
19:06:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:05 INFO  : Context for 'APU' is selected.
19:06:05 INFO  : 'stop' command is executed.
19:06:05 INFO  : 'ps7_init' command is executed.
19:06:05 INFO  : 'ps7_post_config' command is executed.
19:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:06 INFO  : Memory regions updated for context APU
19:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:06 INFO  : 'con' command is executed.
19:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:06:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:28:27 INFO  : Disconnected from the channel tcfchan#56.
20:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:28:28 INFO  : 'fpga -state' command is executed.
20:28:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:28:28 INFO  : 'jtag frequency' command is executed.
20:28:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:28 INFO  : Context for 'APU' is selected.
20:28:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:30 INFO  : Context for 'APU' is selected.
20:28:30 INFO  : 'stop' command is executed.
20:28:31 INFO  : 'ps7_init' command is executed.
20:28:31 INFO  : 'ps7_post_config' command is executed.
20:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:32 INFO  : Memory regions updated for context APU
20:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:32 INFO  : 'con' command is executed.
20:28:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:28:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:29:07 INFO  : Disconnected from the channel tcfchan#57.
20:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:29:08 INFO  : 'fpga -state' command is executed.
20:29:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:29:08 INFO  : 'jtag frequency' command is executed.
20:29:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:08 INFO  : Context for 'APU' is selected.
20:29:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:10 INFO  : Context for 'APU' is selected.
20:29:10 INFO  : 'stop' command is executed.
20:29:11 INFO  : 'ps7_init' command is executed.
20:29:11 INFO  : 'ps7_post_config' command is executed.
20:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:11 INFO  : Memory regions updated for context APU
20:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:11 INFO  : 'con' command is executed.
20:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:29:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:29:23 INFO  : Disconnected from the channel tcfchan#58.
20:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:29:24 INFO  : 'fpga -state' command is executed.
20:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:29:24 INFO  : 'jtag frequency' command is executed.
20:29:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:24 INFO  : Context for 'APU' is selected.
20:29:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:26 INFO  : Context for 'APU' is selected.
20:29:26 INFO  : 'stop' command is executed.
20:29:27 INFO  : 'ps7_init' command is executed.
20:29:27 INFO  : 'ps7_post_config' command is executed.
20:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:27 INFO  : Memory regions updated for context APU
20:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:27 INFO  : 'con' command is executed.
20:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:29:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:30:21 INFO  : Disconnected from the channel tcfchan#59.
20:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:30:22 INFO  : 'fpga -state' command is executed.
20:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:30:22 INFO  : 'jtag frequency' command is executed.
20:30:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:22 INFO  : Context for 'APU' is selected.
20:30:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:30:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:24 INFO  : Context for 'APU' is selected.
20:30:24 INFO  : 'stop' command is executed.
20:30:24 INFO  : 'ps7_init' command is executed.
20:30:24 INFO  : 'ps7_post_config' command is executed.
20:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:25 INFO  : Memory regions updated for context APU
20:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:25 INFO  : 'con' command is executed.
20:30:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:30:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:46:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538739880000,  Project:1538666792000
20:46:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:46:42 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:46:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:46:47 INFO  : 
20:46:49 INFO  : 
20:46:51 INFO  : 
20:46:52 INFO  : Updating hardware inferred compiler options for Test.
20:46:53 INFO  : Updating hardware inferred compiler options for fsbl.
20:46:53 INFO  : Updating hardware inferred compiler options for hello.
20:46:53 INFO  : Clearing existing target manager status.
20:50:27 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
20:50:28 INFO  : Bootgen command execution is done.
20:50:41 INFO  : Disconnected from the channel tcfchan#60.
23:09:26 INFO  : Registering command handlers for SDK TCF services
23:09:27 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
23:09:29 INFO  : XSCT server has started successfully.
23:09:29 INFO  : Successfully done setting XSCT server connection channel  
23:09:29 INFO  : Successfully done setting SDK workspace  
23:09:29 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
23:09:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:10:04 INFO  : 'fpga -state' command is executed.
23:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:10:04 INFO  : 'jtag frequency' command is executed.
23:10:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:04 INFO  : Context for 'APU' is selected.
23:10:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:10:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:04 INFO  : Context for 'APU' is selected.
23:10:04 INFO  : 'stop' command is executed.
23:10:05 INFO  : 'ps7_init' command is executed.
23:10:05 INFO  : 'ps7_post_config' command is executed.
23:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:05 INFO  : Memory regions updated for context APU
23:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:05 INFO  : 'con' command is executed.
23:10:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:10:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:10:24 INFO  : Disconnected from the channel tcfchan#1.
23:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:10:25 INFO  : 'fpga -state' command is executed.
23:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:10:25 INFO  : 'jtag frequency' command is executed.
23:10:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:25 INFO  : Context for 'APU' is selected.
23:10:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:27 INFO  : Context for 'APU' is selected.
23:10:27 INFO  : 'stop' command is executed.
23:10:27 INFO  : 'ps7_init' command is executed.
23:10:27 INFO  : 'ps7_post_config' command is executed.
23:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:28 INFO  : Memory regions updated for context APU
23:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:28 INFO  : 'con' command is executed.
23:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:10:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:11:50 INFO  : Disconnected from the channel tcfchan#2.
23:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:11:51 INFO  : 'fpga -state' command is executed.
23:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:11:51 INFO  : 'jtag frequency' command is executed.
23:11:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:51 INFO  : Context for 'APU' is selected.
23:11:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:53 INFO  : Context for 'APU' is selected.
23:11:53 INFO  : 'stop' command is executed.
23:11:53 INFO  : 'ps7_init' command is executed.
23:11:53 INFO  : 'ps7_post_config' command is executed.
23:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:54 INFO  : Memory regions updated for context APU
23:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:54 INFO  : 'con' command is executed.
23:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:11:54 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:14:23 INFO  : Disconnected from the channel tcfchan#3.
23:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:14:24 INFO  : 'fpga -state' command is executed.
23:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:14:24 INFO  : 'jtag frequency' command is executed.
23:14:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:24 INFO  : Context for 'APU' is selected.
23:14:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:26 INFO  : Context for 'APU' is selected.
23:14:26 INFO  : 'stop' command is executed.
23:14:26 INFO  : 'ps7_init' command is executed.
23:14:26 INFO  : 'ps7_post_config' command is executed.
23:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:26 INFO  : Memory regions updated for context APU
23:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:26 INFO  : 'con' command is executed.
23:14:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:14:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:15:18 INFO  : Disconnected from the channel tcfchan#4.
23:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:15:19 INFO  : 'fpga -state' command is executed.
23:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:15:19 INFO  : 'jtag frequency' command is executed.
23:15:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:19 INFO  : Context for 'APU' is selected.
23:15:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:21 INFO  : Context for 'APU' is selected.
23:15:21 INFO  : 'stop' command is executed.
23:15:21 INFO  : 'ps7_init' command is executed.
23:15:21 INFO  : 'ps7_post_config' command is executed.
23:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:22 INFO  : Memory regions updated for context APU
23:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:22 INFO  : 'con' command is executed.
23:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:15:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:15:35 INFO  : Disconnected from the channel tcfchan#5.
23:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:15:36 INFO  : 'fpga -state' command is executed.
23:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:15:36 INFO  : 'jtag frequency' command is executed.
23:15:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:36 INFO  : Context for 'APU' is selected.
23:15:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:38 INFO  : Context for 'APU' is selected.
23:15:38 INFO  : 'stop' command is executed.
23:15:38 INFO  : 'ps7_init' command is executed.
23:15:38 INFO  : 'ps7_post_config' command is executed.
23:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:38 INFO  : Memory regions updated for context APU
23:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:39 INFO  : 'con' command is executed.
23:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:15:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:16:55 INFO  : Disconnected from the channel tcfchan#6.
23:16:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:16:56 INFO  : 'fpga -state' command is executed.
23:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:16:57 INFO  : 'jtag frequency' command is executed.
23:16:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:57 INFO  : Context for 'APU' is selected.
23:16:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:16:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:58 INFO  : Context for 'APU' is selected.
23:16:58 INFO  : 'stop' command is executed.
23:16:59 INFO  : 'ps7_init' command is executed.
23:16:59 INFO  : 'ps7_post_config' command is executed.
23:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:59 INFO  : Memory regions updated for context APU
23:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:59 INFO  : 'con' command is executed.
23:16:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:16:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:17:09 INFO  : Disconnected from the channel tcfchan#7.
23:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:17:10 INFO  : 'fpga -state' command is executed.
23:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:17:10 INFO  : 'jtag frequency' command is executed.
23:17:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:10 INFO  : Context for 'APU' is selected.
23:17:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:12 INFO  : Context for 'APU' is selected.
23:17:12 INFO  : 'stop' command is executed.
23:17:13 INFO  : 'ps7_init' command is executed.
23:17:13 INFO  : 'ps7_post_config' command is executed.
23:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:13 INFO  : Memory regions updated for context APU
23:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:13 INFO  : 'con' command is executed.
23:17:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:17:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:17:29 INFO  : Disconnected from the channel tcfchan#8.
23:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:17:30 INFO  : 'fpga -state' command is executed.
23:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:17:30 INFO  : 'jtag frequency' command is executed.
23:17:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:30 INFO  : Context for 'APU' is selected.
23:17:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:32 INFO  : Context for 'APU' is selected.
23:17:32 INFO  : 'stop' command is executed.
23:17:32 INFO  : 'ps7_init' command is executed.
23:17:32 INFO  : 'ps7_post_config' command is executed.
23:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:32 INFO  : Memory regions updated for context APU
23:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:32 INFO  : 'con' command is executed.
23:17:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:17:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:17:37 INFO  : Disconnected from the channel tcfchan#9.
23:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:17:38 INFO  : 'fpga -state' command is executed.
23:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:17:38 INFO  : 'jtag frequency' command is executed.
23:17:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:38 INFO  : Context for 'APU' is selected.
23:17:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:40 INFO  : Context for 'APU' is selected.
23:17:40 INFO  : 'stop' command is executed.
23:17:41 INFO  : 'ps7_init' command is executed.
23:17:41 INFO  : 'ps7_post_config' command is executed.
23:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:41 INFO  : Memory regions updated for context APU
23:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:41 INFO  : 'con' command is executed.
23:17:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:17:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:17:46 INFO  : Disconnected from the channel tcfchan#10.
23:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:17:47 INFO  : 'fpga -state' command is executed.
23:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:17:47 INFO  : 'jtag frequency' command is executed.
23:17:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:47 INFO  : Context for 'APU' is selected.
23:17:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:49 INFO  : Context for 'APU' is selected.
23:17:49 INFO  : 'stop' command is executed.
23:17:49 INFO  : 'ps7_init' command is executed.
23:17:49 INFO  : 'ps7_post_config' command is executed.
23:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:50 INFO  : Memory regions updated for context APU
23:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:50 INFO  : 'con' command is executed.
23:17:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:17:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:18:27 INFO  : Disconnected from the channel tcfchan#11.
23:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:18:28 INFO  : 'fpga -state' command is executed.
23:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:18:28 INFO  : 'jtag frequency' command is executed.
23:18:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:28 INFO  : Context for 'APU' is selected.
23:18:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:30 INFO  : Context for 'APU' is selected.
23:18:30 INFO  : 'stop' command is executed.
23:18:30 INFO  : 'ps7_init' command is executed.
23:18:30 INFO  : 'ps7_post_config' command is executed.
23:18:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:31 INFO  : Memory regions updated for context APU
23:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:31 INFO  : 'con' command is executed.
23:18:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:18:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:18:47 INFO  : Disconnected from the channel tcfchan#12.
23:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:18:48 INFO  : 'fpga -state' command is executed.
23:18:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:18:48 INFO  : 'jtag frequency' command is executed.
23:18:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:48 INFO  : Context for 'APU' is selected.
23:18:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:50 INFO  : Context for 'APU' is selected.
23:18:50 INFO  : 'stop' command is executed.
23:18:50 INFO  : 'ps7_init' command is executed.
23:18:50 INFO  : 'ps7_post_config' command is executed.
23:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:51 INFO  : Memory regions updated for context APU
23:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:51 INFO  : 'con' command is executed.
23:18:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:18:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:22:36 INFO  : Disconnected from the channel tcfchan#13.
23:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:22:37 INFO  : 'fpga -state' command is executed.
23:22:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:22:37 INFO  : 'jtag frequency' command is executed.
23:22:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:37 INFO  : Context for 'APU' is selected.
23:22:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:39 INFO  : Context for 'APU' is selected.
23:22:39 INFO  : 'stop' command is executed.
23:22:40 INFO  : 'ps7_init' command is executed.
23:22:40 INFO  : 'ps7_post_config' command is executed.
23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:40 INFO  : Memory regions updated for context APU
23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:40 INFO  : 'con' command is executed.
23:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:22:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:23:56 INFO  : Disconnected from the channel tcfchan#14.
23:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:23:57 INFO  : 'fpga -state' command is executed.
23:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:23:57 INFO  : 'jtag frequency' command is executed.
23:23:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:57 INFO  : Context for 'APU' is selected.
23:23:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:59 INFO  : Context for 'APU' is selected.
23:23:59 INFO  : 'stop' command is executed.
23:23:59 INFO  : 'ps7_init' command is executed.
23:23:59 INFO  : 'ps7_post_config' command is executed.
23:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:00 INFO  : Memory regions updated for context APU
23:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:00 INFO  : 'con' command is executed.
23:24:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:24:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:26:56 INFO  : Disconnected from the channel tcfchan#15.
23:26:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:26:58 INFO  : 'fpga -state' command is executed.
23:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:26:58 INFO  : 'jtag frequency' command is executed.
23:26:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:58 INFO  : Context for 'APU' is selected.
23:27:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:00 INFO  : Context for 'APU' is selected.
23:27:00 INFO  : 'stop' command is executed.
23:27:01 INFO  : 'ps7_init' command is executed.
23:27:01 INFO  : 'ps7_post_config' command is executed.
23:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:01 INFO  : Memory regions updated for context APU
23:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:01 INFO  : 'con' command is executed.
23:27:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:27:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:43:07 INFO  : Disconnected from the channel tcfchan#16.
23:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:43:08 INFO  : 'fpga -state' command is executed.
23:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:43:08 INFO  : 'jtag frequency' command is executed.
23:43:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:08 INFO  : Context for 'APU' is selected.
23:43:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:10 INFO  : Context for 'APU' is selected.
23:43:10 INFO  : 'stop' command is executed.
23:43:10 INFO  : 'ps7_init' command is executed.
23:43:10 INFO  : 'ps7_post_config' command is executed.
23:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:11 INFO  : Memory regions updated for context APU
23:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:11 INFO  : 'con' command is executed.
23:43:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:43:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:43:44 INFO  : Disconnected from the channel tcfchan#17.
23:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:43:46 INFO  : 'fpga -state' command is executed.
23:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:43:46 INFO  : 'jtag frequency' command is executed.
23:43:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:46 INFO  : Context for 'APU' is selected.
23:43:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:43:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:48 INFO  : Context for 'APU' is selected.
23:43:49 INFO  : 'stop' command is executed.
23:43:49 INFO  : 'ps7_init' command is executed.
23:43:49 INFO  : 'ps7_post_config' command is executed.
23:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:50 INFO  : Memory regions updated for context APU
23:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:50 INFO  : 'con' command is executed.
23:43:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:43:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:54:44 INFO  : Disconnected from the channel tcfchan#18.
23:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:54:45 INFO  : 'fpga -state' command is executed.
23:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:54:45 INFO  : 'jtag frequency' command is executed.
23:54:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:45 INFO  : Context for 'APU' is selected.
23:54:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:47 INFO  : Context for 'APU' is selected.
23:54:47 INFO  : 'stop' command is executed.
23:54:47 INFO  : 'ps7_init' command is executed.
23:54:47 INFO  : 'ps7_post_config' command is executed.
23:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:47 INFO  : Memory regions updated for context APU
23:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:48 INFO  : 'con' command is executed.
23:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:54:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:07 INFO  : Disconnected from the channel tcfchan#19.
23:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:57:08 INFO  : 'fpga -state' command is executed.
23:57:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:57:09 INFO  : 'jtag frequency' command is executed.
23:57:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:09 INFO  : Context for 'APU' is selected.
23:57:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:10 INFO  : Context for 'APU' is selected.
23:57:10 INFO  : 'stop' command is executed.
23:57:11 INFO  : 'ps7_init' command is executed.
23:57:11 INFO  : 'ps7_post_config' command is executed.
23:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:11 INFO  : Memory regions updated for context APU
23:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:11 INFO  : 'con' command is executed.
23:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:57:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:52 INFO  : Disconnected from the channel tcfchan#20.
23:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:57:53 INFO  : 'fpga -state' command is executed.
23:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:57:53 INFO  : 'jtag frequency' command is executed.
23:57:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:53 INFO  : Context for 'APU' is selected.
23:57:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:55 INFO  : Context for 'APU' is selected.
23:57:55 INFO  : 'stop' command is executed.
23:57:56 INFO  : 'ps7_init' command is executed.
23:57:56 INFO  : 'ps7_post_config' command is executed.
23:57:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:56 INFO  : Memory regions updated for context APU
23:57:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:56 INFO  : 'con' command is executed.
23:57:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:57:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:00:18 INFO  : Disconnected from the channel tcfchan#21.
00:00:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:00:19 INFO  : 'fpga -state' command is executed.
00:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:00:19 INFO  : 'jtag frequency' command is executed.
00:00:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:19 INFO  : Context for 'APU' is selected.
00:00:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:21 INFO  : Context for 'APU' is selected.
00:00:21 INFO  : 'stop' command is executed.
00:00:21 INFO  : 'ps7_init' command is executed.
00:00:21 INFO  : 'ps7_post_config' command is executed.
00:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:21 INFO  : Memory regions updated for context APU
00:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:21 INFO  : 'con' command is executed.
00:00:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:00:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:00:40 INFO  : Disconnected from the channel tcfchan#22.
00:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:00:41 INFO  : 'fpga -state' command is executed.
00:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:00:41 INFO  : 'jtag frequency' command is executed.
00:00:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:41 INFO  : Context for 'APU' is selected.
00:00:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:43 INFO  : Context for 'APU' is selected.
00:00:43 INFO  : 'stop' command is executed.
00:00:43 INFO  : 'ps7_init' command is executed.
00:00:43 INFO  : 'ps7_post_config' command is executed.
00:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:43 INFO  : Memory regions updated for context APU
00:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:44 INFO  : 'con' command is executed.
00:00:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:00:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:00:52 INFO  : Disconnected from the channel tcfchan#23.
11:26:20 INFO  : Registering command handlers for SDK TCF services
11:26:21 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
11:26:23 INFO  : XSCT server has started successfully.
11:26:24 INFO  : Successfully done setting XSCT server connection channel  
11:26:24 INFO  : Successfully done setting SDK workspace  
11:26:24 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
11:26:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:26:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538751028000,  Project:1538739880000
11:26:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
11:26:26 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:26:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:26:32 INFO  : 
11:26:34 INFO  : 
11:26:36 INFO  : 
11:26:37 INFO  : Updating hardware inferred compiler options for Test.
11:26:38 INFO  : Updating hardware inferred compiler options for fsbl.
11:26:38 INFO  : Updating hardware inferred compiler options for hello.
11:26:38 INFO  : Clearing existing target manager status.
15:18:08 INFO  : Registering command handlers for SDK TCF services
15:18:09 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
15:18:11 INFO  : XSCT server has started successfully.
15:18:11 INFO  : Successfully done setting XSCT server connection channel  
15:18:11 INFO  : Successfully done setting SDK workspace  
15:18:11 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
15:18:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:18:29 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:18:36 INFO  : 'fpga -state' command is executed.
15:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:18:36 INFO  : 'jtag frequency' command is executed.
15:18:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:36 INFO  : Context for 'APU' is selected.
15:18:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:18:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:36 INFO  : Context for 'APU' is selected.
15:18:36 INFO  : 'stop' command is executed.
15:18:37 INFO  : 'ps7_init' command is executed.
15:18:37 INFO  : 'ps7_post_config' command is executed.
15:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:37 INFO  : Memory regions updated for context APU
15:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:38 INFO  : 'con' command is executed.
15:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:18:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:21:21 INFO  : Disconnected from the channel tcfchan#1.
15:21:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:21:22 INFO  : 'fpga -state' command is executed.
15:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:21:22 INFO  : 'jtag frequency' command is executed.
15:21:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:22 INFO  : Context for 'APU' is selected.
15:21:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:24 INFO  : Context for 'APU' is selected.
15:21:24 INFO  : 'stop' command is executed.
15:21:24 INFO  : 'ps7_init' command is executed.
15:21:24 INFO  : 'ps7_post_config' command is executed.
15:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:25 INFO  : Memory regions updated for context APU
15:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:25 INFO  : 'con' command is executed.
15:21:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:21:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:22:03 INFO  : Disconnected from the channel tcfchan#2.
15:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:22:04 INFO  : 'fpga -state' command is executed.
15:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:22:05 INFO  : 'jtag frequency' command is executed.
15:22:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:05 INFO  : Context for 'APU' is selected.
15:22:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:06 INFO  : Context for 'APU' is selected.
15:22:06 INFO  : 'stop' command is executed.
15:22:06 INFO  : 'ps7_init' command is executed.
15:22:06 INFO  : 'ps7_post_config' command is executed.
15:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:07 INFO  : Memory regions updated for context APU
15:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:07 INFO  : 'con' command is executed.
15:22:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:22:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:22:54 INFO  : Disconnected from the channel tcfchan#3.
15:22:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:22:55 INFO  : 'fpga -state' command is executed.
15:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:22:55 INFO  : 'jtag frequency' command is executed.
15:22:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:55 INFO  : Context for 'APU' is selected.
15:22:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:57 INFO  : Context for 'APU' is selected.
15:22:57 INFO  : 'stop' command is executed.
15:22:57 INFO  : 'ps7_init' command is executed.
15:22:57 INFO  : 'ps7_post_config' command is executed.
15:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:58 INFO  : Memory regions updated for context APU
15:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:58 INFO  : 'con' command is executed.
15:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:22:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:00:22 INFO  : Disconnected from the channel tcfchan#4.
16:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:00:23 INFO  : 'fpga -state' command is executed.
16:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:00:24 INFO  : 'jtag frequency' command is executed.
16:00:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:24 INFO  : Context for 'APU' is selected.
16:00:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:25 INFO  : Context for 'APU' is selected.
16:00:25 INFO  : 'stop' command is executed.
16:00:26 INFO  : 'ps7_init' command is executed.
16:00:26 INFO  : 'ps7_post_config' command is executed.
16:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:26 INFO  : Memory regions updated for context APU
16:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:26 INFO  : 'con' command is executed.
16:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:00:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:01:19 INFO  : Disconnected from the channel tcfchan#5.
16:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:01:20 INFO  : 'fpga -state' command is executed.
16:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:01:21 INFO  : 'jtag frequency' command is executed.
16:01:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:21 INFO  : Context for 'APU' is selected.
16:01:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:01:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:23 INFO  : Context for 'APU' is selected.
16:01:23 INFO  : 'stop' command is executed.
16:01:23 INFO  : 'ps7_init' command is executed.
16:01:23 INFO  : 'ps7_post_config' command is executed.
16:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:23 INFO  : Memory regions updated for context APU
16:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:23 INFO  : 'con' command is executed.
16:01:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:01:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:02:55 INFO  : Disconnected from the channel tcfchan#6.
16:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:02:56 INFO  : 'fpga -state' command is executed.
16:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:02:56 INFO  : 'jtag frequency' command is executed.
16:02:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:56 INFO  : Context for 'APU' is selected.
16:02:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:02:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:57 INFO  : Context for 'APU' is selected.
16:02:57 INFO  : 'stop' command is executed.
16:02:58 INFO  : 'ps7_init' command is executed.
16:02:58 INFO  : 'ps7_post_config' command is executed.
16:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:58 INFO  : Memory regions updated for context APU
16:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:58 INFO  : 'con' command is executed.
16:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:02:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:03:44 INFO  : Disconnected from the channel tcfchan#7.
16:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:03:45 INFO  : 'fpga -state' command is executed.
16:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:03:45 INFO  : 'jtag frequency' command is executed.
16:03:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:45 INFO  : Context for 'APU' is selected.
16:03:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:47 INFO  : Context for 'APU' is selected.
16:03:47 INFO  : 'stop' command is executed.
16:03:47 INFO  : 'ps7_init' command is executed.
16:03:47 INFO  : 'ps7_post_config' command is executed.
16:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:47 INFO  : Memory regions updated for context APU
16:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:47 INFO  : 'con' command is executed.
16:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:03:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:07:22 INFO  : Disconnected from the channel tcfchan#8.
16:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:07:23 INFO  : 'fpga -state' command is executed.
16:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:07:23 INFO  : 'jtag frequency' command is executed.
16:07:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:23 INFO  : Context for 'APU' is selected.
16:07:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:25 INFO  : Context for 'APU' is selected.
16:07:25 INFO  : 'stop' command is executed.
16:07:26 INFO  : 'ps7_init' command is executed.
16:07:26 INFO  : 'ps7_post_config' command is executed.
16:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:26 INFO  : Memory regions updated for context APU
16:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:26 INFO  : 'con' command is executed.
16:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:07:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:13:12 INFO  : Disconnected from the channel tcfchan#9.
16:13:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:13:13 INFO  : 'fpga -state' command is executed.
16:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:13:13 INFO  : 'jtag frequency' command is executed.
16:13:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:13 INFO  : Context for 'APU' is selected.
16:13:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:15 INFO  : Context for 'APU' is selected.
16:13:15 INFO  : 'stop' command is executed.
16:13:15 INFO  : 'ps7_init' command is executed.
16:13:15 INFO  : 'ps7_post_config' command is executed.
16:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:15 INFO  : Memory regions updated for context APU
16:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:15 INFO  : 'con' command is executed.
16:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:13:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:13:55 INFO  : Disconnected from the channel tcfchan#10.
16:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:13:56 INFO  : 'fpga -state' command is executed.
16:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:13:57 INFO  : 'jtag frequency' command is executed.
16:13:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:57 INFO  : Context for 'APU' is selected.
16:13:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:58 INFO  : Context for 'APU' is selected.
16:13:58 INFO  : 'stop' command is executed.
16:13:58 INFO  : 'ps7_init' command is executed.
16:13:58 INFO  : 'ps7_post_config' command is executed.
16:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:59 INFO  : Memory regions updated for context APU
16:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:59 INFO  : 'con' command is executed.
16:13:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:13:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:14:34 INFO  : Disconnected from the channel tcfchan#11.
16:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:14:35 INFO  : 'fpga -state' command is executed.
16:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:14:35 INFO  : 'jtag frequency' command is executed.
16:14:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:35 INFO  : Context for 'APU' is selected.
16:14:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:37 INFO  : Context for 'APU' is selected.
16:14:37 INFO  : 'stop' command is executed.
16:14:37 INFO  : 'ps7_init' command is executed.
16:14:37 INFO  : 'ps7_post_config' command is executed.
16:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:37 INFO  : Memory regions updated for context APU
16:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:38 INFO  : 'con' command is executed.
16:14:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:14:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:16:00 INFO  : Disconnected from the channel tcfchan#12.
16:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:16:01 INFO  : 'fpga -state' command is executed.
16:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:16:01 INFO  : 'jtag frequency' command is executed.
16:16:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:01 INFO  : Context for 'APU' is selected.
16:16:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:03 INFO  : Context for 'APU' is selected.
16:16:03 INFO  : 'stop' command is executed.
16:16:03 INFO  : 'ps7_init' command is executed.
16:16:03 INFO  : 'ps7_post_config' command is executed.
16:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:04 INFO  : Memory regions updated for context APU
16:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:04 INFO  : 'con' command is executed.
16:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:16:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:16:53 INFO  : Disconnected from the channel tcfchan#13.
16:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:16:54 INFO  : 'fpga -state' command is executed.
16:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:16:54 INFO  : 'jtag frequency' command is executed.
16:16:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:54 INFO  : Context for 'APU' is selected.
16:16:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:56 INFO  : Context for 'APU' is selected.
16:16:56 INFO  : 'stop' command is executed.
16:16:56 INFO  : 'ps7_init' command is executed.
16:16:56 INFO  : 'ps7_post_config' command is executed.
16:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:56 INFO  : Memory regions updated for context APU
16:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:56 INFO  : 'con' command is executed.
16:16:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:16:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:18:36 INFO  : Disconnected from the channel tcfchan#14.
16:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:18:37 INFO  : 'fpga -state' command is executed.
16:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:18:38 INFO  : 'jtag frequency' command is executed.
16:18:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:38 INFO  : Context for 'APU' is selected.
16:18:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:39 INFO  : Context for 'APU' is selected.
16:18:39 INFO  : 'stop' command is executed.
16:18:40 INFO  : 'ps7_init' command is executed.
16:18:40 INFO  : 'ps7_post_config' command is executed.
16:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:40 INFO  : Memory regions updated for context APU
16:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:40 INFO  : 'con' command is executed.
16:18:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:18:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:59:41 INFO  : Disconnected from the channel tcfchan#15.
16:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:59:42 INFO  : 'fpga -state' command is executed.
16:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:59:42 INFO  : 'jtag frequency' command is executed.
16:59:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:42 INFO  : Context for 'APU' is selected.
16:59:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:59:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:44 INFO  : Context for 'APU' is selected.
16:59:44 INFO  : 'stop' command is executed.
16:59:45 INFO  : 'ps7_init' command is executed.
16:59:45 INFO  : 'ps7_post_config' command is executed.
16:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:45 INFO  : Memory regions updated for context APU
16:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:45 INFO  : 'con' command is executed.
16:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:59:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:01:05 INFO  : Disconnected from the channel tcfchan#16.
17:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:01:06 INFO  : 'fpga -state' command is executed.
17:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:01:06 INFO  : 'jtag frequency' command is executed.
17:01:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:06 INFO  : Context for 'APU' is selected.
17:01:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:08 INFO  : Context for 'APU' is selected.
17:01:08 INFO  : 'stop' command is executed.
17:01:08 INFO  : 'ps7_init' command is executed.
17:01:08 INFO  : 'ps7_post_config' command is executed.
17:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:09 INFO  : Memory regions updated for context APU
17:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:09 INFO  : 'con' command is executed.
17:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:01:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:02:11 INFO  : Disconnected from the channel tcfchan#17.
17:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:02:12 INFO  : 'fpga -state' command is executed.
17:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:02:12 INFO  : 'jtag frequency' command is executed.
17:02:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:12 INFO  : Context for 'APU' is selected.
17:02:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:14 INFO  : Context for 'APU' is selected.
17:02:14 INFO  : 'stop' command is executed.
17:02:15 INFO  : 'ps7_init' command is executed.
17:02:15 INFO  : 'ps7_post_config' command is executed.
17:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:15 INFO  : Memory regions updated for context APU
17:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:15 INFO  : 'con' command is executed.
17:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:02:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:03:44 INFO  : Disconnected from the channel tcfchan#18.
17:03:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:03:46 INFO  : 'fpga -state' command is executed.
17:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:03:46 INFO  : 'jtag frequency' command is executed.
17:03:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:46 INFO  : Context for 'APU' is selected.
17:03:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:48 INFO  : Context for 'APU' is selected.
17:03:48 INFO  : 'stop' command is executed.
17:03:48 INFO  : 'ps7_init' command is executed.
17:03:48 INFO  : 'ps7_post_config' command is executed.
17:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:48 INFO  : Memory regions updated for context APU
17:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:48 INFO  : 'con' command is executed.
17:03:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:03:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:08:22 INFO  : Disconnected from the channel tcfchan#19.
17:08:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:08:23 INFO  : 'fpga -state' command is executed.
17:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:08:23 INFO  : 'jtag frequency' command is executed.
17:08:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:23 INFO  : Context for 'APU' is selected.
17:08:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:08:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:25 INFO  : Context for 'APU' is selected.
17:08:25 INFO  : 'stop' command is executed.
17:08:26 INFO  : 'ps7_init' command is executed.
17:08:26 INFO  : 'ps7_post_config' command is executed.
17:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:26 INFO  : Memory regions updated for context APU
17:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:26 INFO  : 'con' command is executed.
17:08:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:08:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:09:14 INFO  : Disconnected from the channel tcfchan#20.
17:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:09:16 INFO  : 'fpga -state' command is executed.
17:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:09:16 INFO  : 'jtag frequency' command is executed.
17:09:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:16 INFO  : Context for 'APU' is selected.
17:09:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:17 INFO  : Context for 'APU' is selected.
17:09:17 INFO  : 'stop' command is executed.
17:09:18 INFO  : 'ps7_init' command is executed.
17:09:18 INFO  : 'ps7_post_config' command is executed.
17:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:18 INFO  : Memory regions updated for context APU
17:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:18 INFO  : 'con' command is executed.
17:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:09:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:27:53 INFO  : Disconnected from the channel tcfchan#21.
17:27:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:27:54 INFO  : 'fpga -state' command is executed.
17:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:27:55 INFO  : 'jtag frequency' command is executed.
17:27:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:55 INFO  : Context for 'APU' is selected.
17:27:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:27:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:56 INFO  : Context for 'APU' is selected.
17:27:56 INFO  : 'stop' command is executed.
17:27:57 INFO  : 'ps7_init' command is executed.
17:27:57 INFO  : 'ps7_post_config' command is executed.
17:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:57 INFO  : Memory regions updated for context APU
17:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:57 INFO  : 'con' command is executed.
17:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:27:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:37:21 INFO  : Disconnected from the channel tcfchan#22.
17:37:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:37:22 INFO  : 'fpga -state' command is executed.
17:37:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:37:22 INFO  : 'jtag frequency' command is executed.
17:37:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:22 INFO  : Context for 'APU' is selected.
17:37:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:24 INFO  : Context for 'APU' is selected.
17:37:24 INFO  : 'stop' command is executed.
17:37:24 INFO  : 'ps7_init' command is executed.
17:37:25 INFO  : 'ps7_post_config' command is executed.
17:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:25 INFO  : Memory regions updated for context APU
17:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:25 INFO  : 'con' command is executed.
17:37:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:37:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:38:13 INFO  : Disconnected from the channel tcfchan#23.
17:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:38:14 INFO  : 'fpga -state' command is executed.
17:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:38:15 INFO  : 'jtag frequency' command is executed.
17:38:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:15 INFO  : Context for 'APU' is selected.
17:38:16 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:16 INFO  : Context for 'APU' is selected.
17:38:16 INFO  : 'stop' command is executed.
17:38:17 INFO  : 'ps7_init' command is executed.
17:38:17 INFO  : 'ps7_post_config' command is executed.
17:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:17 INFO  : Memory regions updated for context APU
17:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:17 INFO  : 'con' command is executed.
17:38:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:38:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:40:57 INFO  : Disconnected from the channel tcfchan#24.
17:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:40:58 INFO  : 'fpga -state' command is executed.
17:40:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:40:59 INFO  : 'jtag frequency' command is executed.
17:40:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:59 INFO  : Context for 'APU' is selected.
17:41:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:00 INFO  : Context for 'APU' is selected.
17:41:00 INFO  : 'stop' command is executed.
17:41:01 INFO  : 'ps7_init' command is executed.
17:41:01 INFO  : 'ps7_post_config' command is executed.
17:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:01 INFO  : Memory regions updated for context APU
17:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:01 INFO  : 'con' command is executed.
17:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:41:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:42:57 INFO  : Disconnected from the channel tcfchan#25.
17:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:42:58 INFO  : 'fpga -state' command is executed.
17:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:42:58 INFO  : 'jtag frequency' command is executed.
17:42:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:58 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:00 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : 'stop' command is executed.
17:43:00 INFO  : 'ps7_init' command is executed.
17:43:00 INFO  : 'ps7_post_config' command is executed.
17:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:00 INFO  : Memory regions updated for context APU
17:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : 'con' command is executed.
17:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:43:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:43:44 INFO  : Disconnected from the channel tcfchan#26.
17:43:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:43:45 INFO  : 'fpga -state' command is executed.
17:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:43:45 INFO  : 'jtag frequency' command is executed.
17:43:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:45 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:47 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : 'stop' command is executed.
17:43:47 INFO  : 'ps7_init' command is executed.
17:43:47 INFO  : 'ps7_post_config' command is executed.
17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:47 INFO  : Memory regions updated for context APU
17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : 'con' command is executed.
17:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:43:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:44:11 INFO  : Disconnected from the channel tcfchan#27.
17:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:44:12 INFO  : 'fpga -state' command is executed.
17:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:44:12 INFO  : 'jtag frequency' command is executed.
17:44:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:12 INFO  : Context for 'APU' is selected.
17:44:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:14 INFO  : Context for 'APU' is selected.
17:44:14 INFO  : 'stop' command is executed.
17:44:14 INFO  : 'ps7_init' command is executed.
17:44:14 INFO  : 'ps7_post_config' command is executed.
17:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:14 INFO  : Memory regions updated for context APU
17:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:14 INFO  : 'con' command is executed.
17:44:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:44:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:44:54 INFO  : Disconnected from the channel tcfchan#28.
17:44:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:44:55 INFO  : 'fpga -state' command is executed.
17:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:44:55 INFO  : 'jtag frequency' command is executed.
17:44:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:55 INFO  : Context for 'APU' is selected.
17:44:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:57 INFO  : Context for 'APU' is selected.
17:44:57 INFO  : 'stop' command is executed.
17:44:57 INFO  : 'ps7_init' command is executed.
17:44:57 INFO  : 'ps7_post_config' command is executed.
17:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:58 INFO  : Memory regions updated for context APU
17:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:58 INFO  : 'con' command is executed.
17:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:44:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:45:41 INFO  : Disconnected from the channel tcfchan#29.
17:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:45:42 INFO  : 'fpga -state' command is executed.
17:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:45:42 INFO  : 'jtag frequency' command is executed.
17:45:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:42 INFO  : Context for 'APU' is selected.
17:45:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:44 INFO  : Context for 'APU' is selected.
17:45:44 INFO  : 'stop' command is executed.
17:45:44 INFO  : 'ps7_init' command is executed.
17:45:44 INFO  : 'ps7_post_config' command is executed.
17:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:45 INFO  : Memory regions updated for context APU
17:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : 'con' command is executed.
17:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:45:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:58:52 INFO  : Disconnected from the channel tcfchan#30.
17:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:58:54 INFO  : 'fpga -state' command is executed.
17:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:58:54 INFO  : 'jtag frequency' command is executed.
17:58:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:54 INFO  : Context for 'APU' is selected.
17:58:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:57 INFO  : Context for 'APU' is selected.
17:58:57 INFO  : 'stop' command is executed.
17:58:57 INFO  : 'ps7_init' command is executed.
17:58:57 INFO  : 'ps7_post_config' command is executed.
17:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:58 INFO  : Memory regions updated for context APU
17:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:58 INFO  : 'con' command is executed.
17:58:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:58:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:02:20 INFO  : Disconnected from the channel tcfchan#31.
18:02:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:02:21 INFO  : 'fpga -state' command is executed.
18:02:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:02:22 INFO  : 'jtag frequency' command is executed.
18:02:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:22 INFO  : Context for 'APU' is selected.
18:02:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:02:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:23 INFO  : Context for 'APU' is selected.
18:02:23 INFO  : 'stop' command is executed.
18:02:24 INFO  : 'ps7_init' command is executed.
18:02:24 INFO  : 'ps7_post_config' command is executed.
18:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:24 INFO  : Memory regions updated for context APU
18:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:24 INFO  : 'con' command is executed.
18:02:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:02:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:03:32 INFO  : Disconnected from the channel tcfchan#32.
18:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:03:33 INFO  : 'fpga -state' command is executed.
18:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:03:33 INFO  : 'jtag frequency' command is executed.
18:03:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:33 INFO  : Context for 'APU' is selected.
18:03:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:03:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:35 INFO  : Context for 'APU' is selected.
18:03:35 INFO  : 'stop' command is executed.
18:03:35 INFO  : 'ps7_init' command is executed.
18:03:35 INFO  : 'ps7_post_config' command is executed.
18:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:35 INFO  : Memory regions updated for context APU
18:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:36 INFO  : 'con' command is executed.
18:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:03:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:04:01 INFO  : Disconnected from the channel tcfchan#33.
18:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:04:02 INFO  : 'fpga -state' command is executed.
18:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:04:02 INFO  : 'jtag frequency' command is executed.
18:04:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:02 INFO  : Context for 'APU' is selected.
18:04:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:04 INFO  : Context for 'APU' is selected.
18:04:04 INFO  : 'stop' command is executed.
18:04:04 INFO  : 'ps7_init' command is executed.
18:04:04 INFO  : 'ps7_post_config' command is executed.
18:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:04 INFO  : Memory regions updated for context APU
18:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:05 INFO  : 'con' command is executed.
18:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:04:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:06:29 INFO  : Disconnected from the channel tcfchan#34.
18:06:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:06:30 INFO  : 'fpga -state' command is executed.
18:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:06:30 INFO  : 'jtag frequency' command is executed.
18:06:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:30 INFO  : Context for 'APU' is selected.
18:06:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:32 INFO  : Context for 'APU' is selected.
18:06:32 INFO  : 'stop' command is executed.
18:06:33 INFO  : 'ps7_init' command is executed.
18:06:33 INFO  : 'ps7_post_config' command is executed.
18:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:33 INFO  : Memory regions updated for context APU
18:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:33 INFO  : 'con' command is executed.
18:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:06:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:06:57 INFO  : Disconnected from the channel tcfchan#35.
18:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:06:58 INFO  : 'fpga -state' command is executed.
18:06:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:06:59 INFO  : 'jtag frequency' command is executed.
18:06:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:59 INFO  : Context for 'APU' is selected.
18:07:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:07:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:01 INFO  : Context for 'APU' is selected.
18:07:01 INFO  : 'stop' command is executed.
18:07:01 INFO  : 'ps7_init' command is executed.
18:07:01 INFO  : 'ps7_post_config' command is executed.
18:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:01 INFO  : Memory regions updated for context APU
18:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:02 INFO  : 'con' command is executed.
18:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:07:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:09:41 INFO  : Disconnected from the channel tcfchan#36.
18:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:09:42 INFO  : 'fpga -state' command is executed.
18:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:09:42 INFO  : 'jtag frequency' command is executed.
18:09:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:42 INFO  : Context for 'APU' is selected.
18:09:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:09:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:44 INFO  : Context for 'APU' is selected.
18:09:44 INFO  : 'stop' command is executed.
18:09:44 INFO  : 'ps7_init' command is executed.
18:09:44 INFO  : 'ps7_post_config' command is executed.
18:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:45 INFO  : Memory regions updated for context APU
18:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:45 INFO  : 'con' command is executed.
18:09:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:09:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:12:43 INFO  : Disconnected from the channel tcfchan#37.
18:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:12:44 INFO  : 'fpga -state' command is executed.
18:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:12:44 INFO  : 'jtag frequency' command is executed.
18:12:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:44 INFO  : Context for 'APU' is selected.
18:12:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:12:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:46 INFO  : Context for 'APU' is selected.
18:12:46 INFO  : 'stop' command is executed.
18:12:47 INFO  : 'ps7_init' command is executed.
18:12:47 INFO  : 'ps7_post_config' command is executed.
18:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:47 INFO  : Memory regions updated for context APU
18:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:47 INFO  : 'con' command is executed.
18:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:12:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:13:54 INFO  : Disconnected from the channel tcfchan#38.
18:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:13:55 INFO  : 'fpga -state' command is executed.
18:13:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:13:55 INFO  : 'jtag frequency' command is executed.
18:13:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:55 INFO  : Context for 'APU' is selected.
18:13:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:57 INFO  : Context for 'APU' is selected.
18:13:57 INFO  : 'stop' command is executed.
18:13:57 INFO  : 'ps7_init' command is executed.
18:13:57 INFO  : 'ps7_post_config' command is executed.
18:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:57 INFO  : Memory regions updated for context APU
18:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:57 INFO  : 'con' command is executed.
18:13:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:13:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:15:55 INFO  : Disconnected from the channel tcfchan#39.
18:15:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:15:56 INFO  : 'fpga -state' command is executed.
18:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:15:56 INFO  : 'jtag frequency' command is executed.
18:15:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:56 INFO  : Context for 'APU' is selected.
18:15:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:15:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:58 INFO  : Context for 'APU' is selected.
18:15:58 INFO  : 'stop' command is executed.
18:15:58 INFO  : 'ps7_init' command is executed.
18:15:58 INFO  : 'ps7_post_config' command is executed.
18:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:59 INFO  : Memory regions updated for context APU
18:15:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:59 INFO  : 'con' command is executed.
18:15:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:15:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:17:18 INFO  : Disconnected from the channel tcfchan#40.
18:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:17:20 INFO  : 'fpga -state' command is executed.
18:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:17:20 INFO  : 'jtag frequency' command is executed.
18:17:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:20 INFO  : Context for 'APU' is selected.
18:17:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:23 INFO  : Context for 'APU' is selected.
18:17:23 INFO  : 'stop' command is executed.
18:17:23 INFO  : 'ps7_init' command is executed.
18:17:23 INFO  : 'ps7_post_config' command is executed.
18:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:24 INFO  : Memory regions updated for context APU
18:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:24 INFO  : 'con' command is executed.
18:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:17:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:18:31 INFO  : Disconnected from the channel tcfchan#41.
18:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:18:32 INFO  : 'fpga -state' command is executed.
18:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:18:33 INFO  : 'jtag frequency' command is executed.
18:18:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:33 INFO  : Context for 'APU' is selected.
18:18:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:34 INFO  : Context for 'APU' is selected.
18:18:34 INFO  : 'stop' command is executed.
18:18:35 INFO  : 'ps7_init' command is executed.
18:18:35 INFO  : 'ps7_post_config' command is executed.
18:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:35 INFO  : Memory regions updated for context APU
18:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:35 INFO  : 'con' command is executed.
18:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:18:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:19:47 INFO  : Disconnected from the channel tcfchan#42.
18:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:19:48 INFO  : 'fpga -state' command is executed.
18:19:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:19:48 INFO  : 'jtag frequency' command is executed.
18:19:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:48 INFO  : Context for 'APU' is selected.
18:19:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:19:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:50 INFO  : Context for 'APU' is selected.
18:19:50 INFO  : 'stop' command is executed.
18:19:50 INFO  : 'ps7_init' command is executed.
18:19:50 INFO  : 'ps7_post_config' command is executed.
18:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:50 INFO  : Memory regions updated for context APU
18:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:50 INFO  : 'con' command is executed.
18:19:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:19:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:27:13 INFO  : Disconnected from the channel tcfchan#43.
18:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:27:14 INFO  : 'fpga -state' command is executed.
18:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:27:14 INFO  : 'jtag frequency' command is executed.
18:27:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:14 INFO  : Context for 'APU' is selected.
18:27:16 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:16 INFO  : Context for 'APU' is selected.
18:27:16 INFO  : 'stop' command is executed.
18:27:17 INFO  : 'ps7_init' command is executed.
18:27:17 INFO  : 'ps7_post_config' command is executed.
18:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:17 INFO  : Memory regions updated for context APU
18:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:17 INFO  : 'con' command is executed.
18:27:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:27:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:28:41 INFO  : Disconnected from the channel tcfchan#44.
18:28:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:28:42 INFO  : 'fpga -state' command is executed.
18:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:28:43 INFO  : 'jtag frequency' command is executed.
18:28:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:43 INFO  : Context for 'APU' is selected.
18:28:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:44 INFO  : Context for 'APU' is selected.
18:28:44 INFO  : 'stop' command is executed.
18:28:45 INFO  : 'ps7_init' command is executed.
18:28:45 INFO  : 'ps7_post_config' command is executed.
18:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:45 INFO  : Memory regions updated for context APU
18:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:45 INFO  : 'con' command is executed.
18:28:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:28:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:29:24 INFO  : Disconnected from the channel tcfchan#45.
18:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:29:25 INFO  : 'fpga -state' command is executed.
18:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:29:25 INFO  : 'jtag frequency' command is executed.
18:29:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:25 INFO  : Context for 'APU' is selected.
18:29:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:26 INFO  : Context for 'APU' is selected.
18:29:26 INFO  : 'stop' command is executed.
18:29:27 INFO  : 'ps7_init' command is executed.
18:29:27 INFO  : 'ps7_post_config' command is executed.
18:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:27 INFO  : Memory regions updated for context APU
18:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:27 INFO  : 'con' command is executed.
18:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:29:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:30:16 INFO  : Disconnected from the channel tcfchan#46.
18:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:30:17 INFO  : 'fpga -state' command is executed.
18:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:30:17 INFO  : 'jtag frequency' command is executed.
18:30:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:17 INFO  : Context for 'APU' is selected.
18:30:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:19 INFO  : Context for 'APU' is selected.
18:30:19 INFO  : 'stop' command is executed.
18:30:20 INFO  : 'ps7_init' command is executed.
18:30:20 INFO  : 'ps7_post_config' command is executed.
18:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:20 INFO  : Memory regions updated for context APU
18:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:20 INFO  : 'con' command is executed.
18:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:30:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:31:10 INFO  : Disconnected from the channel tcfchan#47.
18:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:31:11 INFO  : 'fpga -state' command is executed.
18:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:31:11 INFO  : 'jtag frequency' command is executed.
18:31:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:11 INFO  : Context for 'APU' is selected.
18:31:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:31:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:13 INFO  : Context for 'APU' is selected.
18:31:13 INFO  : 'stop' command is executed.
18:31:14 INFO  : 'ps7_init' command is executed.
18:31:14 INFO  : 'ps7_post_config' command is executed.
18:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:14 INFO  : Memory regions updated for context APU
18:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:14 INFO  : 'con' command is executed.
18:31:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:31:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:31:59 INFO  : Disconnected from the channel tcfchan#48.
18:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:32:00 INFO  : 'fpga -state' command is executed.
18:32:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:32:00 INFO  : 'jtag frequency' command is executed.
18:32:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:00 INFO  : Context for 'APU' is selected.
18:32:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:02 INFO  : Context for 'APU' is selected.
18:32:02 INFO  : 'stop' command is executed.
18:32:02 INFO  : 'ps7_init' command is executed.
18:32:02 INFO  : 'ps7_post_config' command is executed.
18:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:02 INFO  : Memory regions updated for context APU
18:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:02 INFO  : 'con' command is executed.
18:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:32:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:32:21 INFO  : Disconnected from the channel tcfchan#49.
18:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:32:22 INFO  : 'fpga -state' command is executed.
18:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:32:22 INFO  : 'jtag frequency' command is executed.
18:32:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:22 INFO  : Context for 'APU' is selected.
18:32:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:24 INFO  : Context for 'APU' is selected.
18:32:24 INFO  : 'stop' command is executed.
18:32:25 INFO  : 'ps7_init' command is executed.
18:32:25 INFO  : 'ps7_post_config' command is executed.
18:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:25 INFO  : Memory regions updated for context APU
18:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:25 INFO  : 'con' command is executed.
18:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:32:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:32:49 INFO  : Disconnected from the channel tcfchan#50.
18:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:32:51 INFO  : 'fpga -state' command is executed.
18:32:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:32:51 INFO  : 'jtag frequency' command is executed.
18:32:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:51 INFO  : Context for 'APU' is selected.
18:32:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:52 INFO  : Context for 'APU' is selected.
18:32:52 INFO  : 'stop' command is executed.
18:32:53 INFO  : 'ps7_init' command is executed.
18:32:53 INFO  : 'ps7_post_config' command is executed.
18:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:53 INFO  : Memory regions updated for context APU
18:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:53 INFO  : 'con' command is executed.
18:32:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:32:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:33:36 INFO  : Disconnected from the channel tcfchan#51.
18:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:33:37 INFO  : 'fpga -state' command is executed.
18:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:33:37 INFO  : 'jtag frequency' command is executed.
18:33:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:37 INFO  : Context for 'APU' is selected.
18:33:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:33:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:39 INFO  : Context for 'APU' is selected.
18:33:39 INFO  : 'stop' command is executed.
18:33:39 INFO  : 'ps7_init' command is executed.
18:33:39 INFO  : 'ps7_post_config' command is executed.
18:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:40 INFO  : Memory regions updated for context APU
18:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:40 INFO  : 'con' command is executed.
18:33:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:33:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:35:04 INFO  : Disconnected from the channel tcfchan#52.
18:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:35:05 INFO  : 'fpga -state' command is executed.
18:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:35:05 INFO  : 'jtag frequency' command is executed.
18:35:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:05 INFO  : Context for 'APU' is selected.
18:35:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:07 INFO  : Context for 'APU' is selected.
18:35:07 INFO  : 'stop' command is executed.
18:35:08 INFO  : 'ps7_init' command is executed.
18:35:08 INFO  : 'ps7_post_config' command is executed.
18:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:08 INFO  : Memory regions updated for context APU
18:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:08 INFO  : 'con' command is executed.
18:35:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:35:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:35:18 INFO  : Disconnected from the channel tcfchan#53.
18:35:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:35:19 INFO  : 'fpga -state' command is executed.
18:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:35:20 INFO  : 'jtag frequency' command is executed.
18:35:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:20 INFO  : Context for 'APU' is selected.
18:35:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:21 INFO  : Context for 'APU' is selected.
18:35:21 INFO  : 'stop' command is executed.
18:35:22 INFO  : 'ps7_init' command is executed.
18:35:22 INFO  : 'ps7_post_config' command is executed.
18:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:22 INFO  : Memory regions updated for context APU
18:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:22 INFO  : 'con' command is executed.
18:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:35:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:36:01 INFO  : Disconnected from the channel tcfchan#54.
18:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:36:02 INFO  : 'fpga -state' command is executed.
18:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:36:02 INFO  : 'jtag frequency' command is executed.
18:36:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:02 INFO  : Context for 'APU' is selected.
18:36:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:04 INFO  : Context for 'APU' is selected.
18:36:04 INFO  : 'stop' command is executed.
18:36:04 INFO  : 'ps7_init' command is executed.
18:36:04 INFO  : 'ps7_post_config' command is executed.
18:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:05 INFO  : Memory regions updated for context APU
18:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:05 INFO  : 'con' command is executed.
18:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:36:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:36:29 INFO  : Disconnected from the channel tcfchan#55.
18:36:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:36:30 INFO  : 'fpga -state' command is executed.
18:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:36:31 INFO  : 'jtag frequency' command is executed.
18:36:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:31 INFO  : Context for 'APU' is selected.
18:36:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:32 INFO  : Context for 'APU' is selected.
18:36:32 INFO  : 'stop' command is executed.
18:36:33 INFO  : 'ps7_init' command is executed.
18:36:33 INFO  : 'ps7_post_config' command is executed.
18:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:33 INFO  : Memory regions updated for context APU
18:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:33 INFO  : 'con' command is executed.
18:36:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:36:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:38:08 INFO  : Disconnected from the channel tcfchan#56.
18:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:38:09 INFO  : 'fpga -state' command is executed.
18:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:38:09 INFO  : 'jtag frequency' command is executed.
18:38:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:09 INFO  : Context for 'APU' is selected.
18:38:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:11 INFO  : Context for 'APU' is selected.
18:38:11 INFO  : 'stop' command is executed.
18:38:12 INFO  : 'ps7_init' command is executed.
18:38:12 INFO  : 'ps7_post_config' command is executed.
18:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:12 INFO  : Memory regions updated for context APU
18:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:12 INFO  : 'con' command is executed.
18:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:38:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:38:46 INFO  : Disconnected from the channel tcfchan#57.
18:38:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:38:47 INFO  : 'fpga -state' command is executed.
18:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:38:47 INFO  : 'jtag frequency' command is executed.
18:38:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:47 INFO  : Context for 'APU' is selected.
18:38:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:49 INFO  : Context for 'APU' is selected.
18:38:49 INFO  : 'stop' command is executed.
18:38:49 INFO  : 'ps7_init' command is executed.
18:38:49 INFO  : 'ps7_post_config' command is executed.
18:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:49 INFO  : Memory regions updated for context APU
18:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:49 INFO  : 'con' command is executed.
18:38:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:38:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:39:49 INFO  : Disconnected from the channel tcfchan#58.
18:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:39:50 INFO  : 'fpga -state' command is executed.
18:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:39:51 INFO  : 'jtag frequency' command is executed.
18:39:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:51 INFO  : Context for 'APU' is selected.
18:39:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:52 INFO  : Context for 'APU' is selected.
18:39:52 INFO  : 'stop' command is executed.
18:39:53 INFO  : 'ps7_init' command is executed.
18:39:53 INFO  : 'ps7_post_config' command is executed.
18:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:53 INFO  : Memory regions updated for context APU
18:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:53 INFO  : 'con' command is executed.
18:39:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:39:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:54:40 INFO  : Disconnected from the channel tcfchan#59.
19:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:54:41 INFO  : 'fpga -state' command is executed.
19:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:54:41 INFO  : 'jtag frequency' command is executed.
19:54:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:41 INFO  : Context for 'APU' is selected.
19:54:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:43 INFO  : Context for 'APU' is selected.
19:54:43 INFO  : 'stop' command is executed.
19:54:44 INFO  : 'ps7_init' command is executed.
19:54:44 INFO  : 'ps7_post_config' command is executed.
19:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:44 INFO  : Memory regions updated for context APU
19:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:44 INFO  : 'con' command is executed.
19:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:54:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:55:08 INFO  : Disconnected from the channel tcfchan#60.
19:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:55:09 INFO  : 'fpga -state' command is executed.
19:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:55:10 INFO  : 'jtag frequency' command is executed.
19:55:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:10 INFO  : Context for 'APU' is selected.
19:55:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:55:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:11 INFO  : Context for 'APU' is selected.
19:55:11 INFO  : 'stop' command is executed.
19:55:12 INFO  : 'ps7_init' command is executed.
19:55:12 INFO  : 'ps7_post_config' command is executed.
19:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:12 INFO  : Memory regions updated for context APU
19:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:12 INFO  : 'con' command is executed.
19:55:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:55:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:59:18 INFO  : Disconnected from the channel tcfchan#61.
19:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:59:19 INFO  : 'fpga -state' command is executed.
19:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:59:19 INFO  : 'jtag frequency' command is executed.
19:59:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:19 INFO  : Context for 'APU' is selected.
19:59:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:21 INFO  : Context for 'APU' is selected.
19:59:21 INFO  : 'stop' command is executed.
19:59:21 INFO  : 'ps7_init' command is executed.
19:59:21 INFO  : 'ps7_post_config' command is executed.
19:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:21 INFO  : Memory regions updated for context APU
19:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:21 INFO  : 'con' command is executed.
19:59:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:59:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:59:54 INFO  : Disconnected from the channel tcfchan#62.
19:59:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:59:55 INFO  : 'fpga -state' command is executed.
19:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:59:55 INFO  : 'jtag frequency' command is executed.
19:59:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:55 INFO  : Context for 'APU' is selected.
19:59:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:57 INFO  : Context for 'APU' is selected.
19:59:57 INFO  : 'stop' command is executed.
19:59:57 INFO  : 'ps7_init' command is executed.
19:59:57 INFO  : 'ps7_post_config' command is executed.
19:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:58 INFO  : Memory regions updated for context APU
19:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:58 INFO  : 'con' command is executed.
19:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:59:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:00:15 INFO  : Disconnected from the channel tcfchan#63.
20:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:00:16 INFO  : 'fpga -state' command is executed.
20:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:00:16 INFO  : 'jtag frequency' command is executed.
20:00:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:16 INFO  : Context for 'APU' is selected.
20:00:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:18 INFO  : Context for 'APU' is selected.
20:00:18 INFO  : 'stop' command is executed.
20:00:19 INFO  : 'ps7_init' command is executed.
20:00:19 INFO  : 'ps7_post_config' command is executed.
20:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:19 INFO  : Memory regions updated for context APU
20:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:19 INFO  : 'con' command is executed.
20:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:00:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:01:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538817098000,  Project:1538751028000
20:01:35 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:51:02 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:51:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:51:07 INFO  : 
22:51:09 INFO  : 
22:51:11 INFO  : 
22:51:12 INFO  : Updating hardware inferred compiler options for Test.
22:51:13 INFO  : Updating hardware inferred compiler options for fsbl.
22:51:13 INFO  : Updating hardware inferred compiler options for hello.
22:51:13 INFO  : Clearing existing target manager status.
23:37:49 INFO  : Disconnected from the channel tcfchan#64.
00:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:12:29 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:12:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:12:35 INFO  : 'fpga -state' command is executed.
00:12:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:12:35 INFO  : 'jtag frequency' command is executed.
00:12:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:35 INFO  : Context for 'APU' is selected.
00:12:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:35 INFO  : Context for 'APU' is selected.
00:12:35 INFO  : 'stop' command is executed.
00:12:36 INFO  : 'ps7_init' command is executed.
00:12:36 INFO  : 'ps7_post_config' command is executed.
00:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:36 INFO  : Memory regions updated for context APU
00:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:36 INFO  : 'con' command is executed.
00:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:12:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:12:52 INFO  : Disconnected from the channel tcfchan#65.
00:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:14:00 INFO  : 'fpga -state' command is executed.
00:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:14:00 INFO  : 'jtag frequency' command is executed.
00:14:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:00 INFO  : Context for 'APU' is selected.
00:14:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:00 INFO  : Context for 'APU' is selected.
00:14:00 INFO  : 'stop' command is executed.
00:14:00 INFO  : 'ps7_init' command is executed.
00:14:00 INFO  : 'ps7_post_config' command is executed.
00:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:01 INFO  : Memory regions updated for context APU
00:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:01 INFO  : 'con' command is executed.
00:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:14:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:15:28 INFO  : Disconnected from the channel tcfchan#66.
00:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:15:29 INFO  : 'fpga -state' command is executed.
00:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:15:29 INFO  : 'jtag frequency' command is executed.
00:15:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:29 INFO  : Context for 'APU' is selected.
00:15:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:29 INFO  : Context for 'APU' is selected.
00:15:29 INFO  : 'stop' command is executed.
00:15:30 INFO  : 'ps7_init' command is executed.
00:15:30 INFO  : 'ps7_post_config' command is executed.
00:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:30 INFO  : Memory regions updated for context APU
00:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:30 INFO  : 'con' command is executed.
00:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:15:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:18:34 INFO  : Disconnected from the channel tcfchan#67.
00:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:18:35 INFO  : 'fpga -state' command is executed.
00:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:18:35 INFO  : 'jtag frequency' command is executed.
00:18:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:35 INFO  : Context for 'APU' is selected.
00:18:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:35 INFO  : Context for 'APU' is selected.
00:18:35 INFO  : 'stop' command is executed.
00:18:35 INFO  : 'ps7_init' command is executed.
00:18:35 INFO  : 'ps7_post_config' command is executed.
00:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:36 INFO  : Memory regions updated for context APU
00:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:36 INFO  : 'con' command is executed.
00:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:18:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:20:09 INFO  : Disconnected from the channel tcfchan#68.
00:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:20:10 INFO  : 'fpga -state' command is executed.
00:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:20:11 INFO  : 'jtag frequency' command is executed.
00:20:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:11 INFO  : Context for 'APU' is selected.
00:20:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:20:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:11 INFO  : Context for 'APU' is selected.
00:20:11 INFO  : 'stop' command is executed.
00:20:11 INFO  : 'ps7_init' command is executed.
00:20:11 INFO  : 'ps7_post_config' command is executed.
00:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:11 INFO  : Memory regions updated for context APU
00:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:12 INFO  : 'con' command is executed.
00:20:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:20:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:20:51 INFO  : Disconnected from the channel tcfchan#69.
00:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:20:52 INFO  : 'fpga -state' command is executed.
00:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:20:52 INFO  : 'jtag frequency' command is executed.
00:20:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:52 INFO  : Context for 'APU' is selected.
00:20:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:20:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:52 INFO  : Context for 'APU' is selected.
00:20:52 INFO  : 'stop' command is executed.
00:20:52 INFO  : 'ps7_init' command is executed.
00:20:52 INFO  : 'ps7_post_config' command is executed.
00:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:53 INFO  : Memory regions updated for context APU
00:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:53 INFO  : 'con' command is executed.
00:20:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:20:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:21:16 INFO  : Disconnected from the channel tcfchan#70.
00:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:21:18 INFO  : 'fpga -state' command is executed.
00:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:21:18 INFO  : 'jtag frequency' command is executed.
00:21:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:18 INFO  : Context for 'APU' is selected.
00:21:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:18 INFO  : Context for 'APU' is selected.
00:21:18 INFO  : 'stop' command is executed.
00:21:18 INFO  : 'ps7_init' command is executed.
00:21:18 INFO  : 'ps7_post_config' command is executed.
00:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:18 INFO  : Memory regions updated for context APU
00:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:19 INFO  : 'con' command is executed.
00:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:21:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:22:37 INFO  : Disconnected from the channel tcfchan#71.
00:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:22:38 INFO  : 'fpga -state' command is executed.
00:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:22:39 INFO  : 'jtag frequency' command is executed.
00:22:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:39 INFO  : Context for 'APU' is selected.
00:22:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:39 INFO  : Context for 'APU' is selected.
00:22:39 INFO  : 'stop' command is executed.
00:22:39 INFO  : 'ps7_init' command is executed.
00:22:39 INFO  : 'ps7_post_config' command is executed.
00:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:39 INFO  : Memory regions updated for context APU
00:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:39 INFO  : 'con' command is executed.
00:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:22:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:26:16 INFO  : Disconnected from the channel tcfchan#72.
00:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:26:17 INFO  : 'fpga -state' command is executed.
00:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:26:17 INFO  : 'jtag frequency' command is executed.
00:26:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:17 INFO  : Context for 'APU' is selected.
00:26:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:17 INFO  : Context for 'APU' is selected.
00:26:17 INFO  : 'stop' command is executed.
00:26:17 INFO  : 'ps7_init' command is executed.
00:26:17 INFO  : 'ps7_post_config' command is executed.
00:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:18 INFO  : Memory regions updated for context APU
00:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:18 INFO  : 'con' command is executed.
00:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:26:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:27:08 INFO  : Disconnected from the channel tcfchan#73.
00:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:27:10 INFO  : 'fpga -state' command is executed.
00:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:27:10 INFO  : 'jtag frequency' command is executed.
00:27:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:10 INFO  : Context for 'APU' is selected.
00:27:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:10 INFO  : Context for 'APU' is selected.
00:27:10 INFO  : 'stop' command is executed.
00:27:10 INFO  : 'ps7_init' command is executed.
00:27:10 INFO  : 'ps7_post_config' command is executed.
00:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:11 INFO  : Memory regions updated for context APU
00:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:11 INFO  : 'con' command is executed.
00:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:27:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:31:40 INFO  : Disconnected from the channel tcfchan#74.
00:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:31:41 INFO  : 'fpga -state' command is executed.
00:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:31:41 INFO  : 'jtag frequency' command is executed.
00:31:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:41 INFO  : Context for 'APU' is selected.
00:31:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:41 INFO  : Context for 'APU' is selected.
00:31:41 INFO  : 'stop' command is executed.
00:31:42 INFO  : 'ps7_init' command is executed.
00:31:42 INFO  : 'ps7_post_config' command is executed.
00:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:42 INFO  : Memory regions updated for context APU
00:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:42 INFO  : 'con' command is executed.
00:31:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:31:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:34:24 INFO  : Disconnected from the channel tcfchan#75.
00:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:34:25 INFO  : 'fpga -state' command is executed.
00:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:34:25 INFO  : 'jtag frequency' command is executed.
00:34:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:25 INFO  : Context for 'APU' is selected.
00:34:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:25 INFO  : Context for 'APU' is selected.
00:34:25 INFO  : 'stop' command is executed.
00:34:25 INFO  : 'ps7_init' command is executed.
00:34:26 INFO  : 'ps7_post_config' command is executed.
00:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:26 INFO  : Memory regions updated for context APU
00:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:26 INFO  : 'con' command is executed.
00:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:34:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:34:40 INFO  : Disconnected from the channel tcfchan#76.
00:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:34:41 INFO  : 'fpga -state' command is executed.
00:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:34:41 INFO  : 'jtag frequency' command is executed.
00:34:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:41 INFO  : Context for 'APU' is selected.
00:34:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:41 INFO  : Context for 'APU' is selected.
00:34:41 INFO  : 'stop' command is executed.
00:34:42 INFO  : 'ps7_init' command is executed.
00:34:42 INFO  : 'ps7_post_config' command is executed.
00:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:42 INFO  : Memory regions updated for context APU
00:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:42 INFO  : 'con' command is executed.
00:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:34:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:34:58 INFO  : Disconnected from the channel tcfchan#77.
00:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:34:59 INFO  : 'fpga -state' command is executed.
00:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:34:59 INFO  : 'jtag frequency' command is executed.
00:34:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:59 INFO  : Context for 'APU' is selected.
00:34:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:59 INFO  : Context for 'APU' is selected.
00:34:59 INFO  : 'stop' command is executed.
00:35:00 INFO  : 'ps7_init' command is executed.
00:35:00 INFO  : 'ps7_post_config' command is executed.
00:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:00 INFO  : Memory regions updated for context APU
00:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:00 INFO  : 'con' command is executed.
00:35:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:35:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:35:27 INFO  : Disconnected from the channel tcfchan#78.
00:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:35:28 INFO  : 'fpga -state' command is executed.
00:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:35:28 INFO  : 'jtag frequency' command is executed.
00:35:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:28 INFO  : Context for 'APU' is selected.
00:35:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:28 INFO  : Context for 'APU' is selected.
00:35:29 INFO  : 'stop' command is executed.
00:35:29 INFO  : 'ps7_init' command is executed.
00:35:29 INFO  : 'ps7_post_config' command is executed.
00:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:29 INFO  : Memory regions updated for context APU
00:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:29 INFO  : 'con' command is executed.
00:35:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:35:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:35:48 INFO  : Disconnected from the channel tcfchan#79.
00:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:35:50 INFO  : 'fpga -state' command is executed.
00:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:35:50 INFO  : 'jtag frequency' command is executed.
00:35:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:50 INFO  : Context for 'APU' is selected.
00:35:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:50 INFO  : Context for 'APU' is selected.
00:35:50 INFO  : 'stop' command is executed.
00:35:50 INFO  : 'ps7_init' command is executed.
00:35:50 INFO  : 'ps7_post_config' command is executed.
00:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:51 INFO  : Memory regions updated for context APU
00:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:51 INFO  : 'con' command is executed.
00:35:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:35:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:36:10 INFO  : Disconnected from the channel tcfchan#80.
00:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:36:11 INFO  : 'fpga -state' command is executed.
00:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:36:11 INFO  : 'jtag frequency' command is executed.
00:36:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:11 INFO  : Context for 'APU' is selected.
00:36:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:11 INFO  : Context for 'APU' is selected.
00:36:11 INFO  : 'stop' command is executed.
00:36:12 INFO  : 'ps7_init' command is executed.
00:36:12 INFO  : 'ps7_post_config' command is executed.
00:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:12 INFO  : Memory regions updated for context APU
00:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:12 INFO  : 'con' command is executed.
00:36:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:36:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:50:02 INFO  : Disconnected from the channel tcfchan#81.
00:50:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:50:03 INFO  : 'fpga -state' command is executed.
00:50:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:50:03 INFO  : 'jtag frequency' command is executed.
00:50:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:50:03 INFO  : Context for 'APU' is selected.
00:50:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:50:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:03 INFO  : Context for 'APU' is selected.
00:50:03 INFO  : 'stop' command is executed.
00:50:03 INFO  : 'ps7_init' command is executed.
00:50:03 INFO  : 'ps7_post_config' command is executed.
00:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:04 INFO  : Memory regions updated for context APU
00:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:04 INFO  : 'con' command is executed.
00:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:50:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:50:53 INFO  : Disconnected from the channel tcfchan#82.
00:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:50:54 INFO  : 'fpga -state' command is executed.
00:50:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:50:55 INFO  : 'jtag frequency' command is executed.
00:50:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:50:55 INFO  : Context for 'APU' is selected.
00:50:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:50:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:55 INFO  : Context for 'APU' is selected.
00:50:55 INFO  : 'stop' command is executed.
00:50:55 INFO  : 'ps7_init' command is executed.
00:50:55 INFO  : 'ps7_post_config' command is executed.
00:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:55 INFO  : Memory regions updated for context APU
00:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:55 INFO  : 'con' command is executed.
00:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:50:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:51:18 INFO  : Disconnected from the channel tcfchan#83.
00:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:51:19 INFO  : 'fpga -state' command is executed.
00:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:51:19 INFO  : 'jtag frequency' command is executed.
00:51:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:19 INFO  : Context for 'APU' is selected.
00:51:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:19 INFO  : Context for 'APU' is selected.
00:51:19 INFO  : 'stop' command is executed.
00:51:20 INFO  : 'ps7_init' command is executed.
00:51:20 INFO  : 'ps7_post_config' command is executed.
00:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:20 INFO  : Memory regions updated for context APU
00:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:20 INFO  : 'con' command is executed.
00:51:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:51:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:51:28 INFO  : Disconnected from the channel tcfchan#84.
00:51:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:51:29 INFO  : 'fpga -state' command is executed.
00:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:51:30 INFO  : 'jtag frequency' command is executed.
00:51:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:30 INFO  : Context for 'APU' is selected.
00:51:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:51:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:30 INFO  : Context for 'APU' is selected.
00:51:30 INFO  : 'stop' command is executed.
00:51:30 INFO  : 'ps7_init' command is executed.
00:51:30 INFO  : 'ps7_post_config' command is executed.
00:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:30 INFO  : Memory regions updated for context APU
00:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:30 INFO  : 'con' command is executed.
00:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:51:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:52:05 INFO  : Disconnected from the channel tcfchan#85.
00:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:52:06 INFO  : 'fpga -state' command is executed.
00:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:52:06 INFO  : 'jtag frequency' command is executed.
00:52:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:06 INFO  : Context for 'APU' is selected.
00:52:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:06 INFO  : Context for 'APU' is selected.
00:52:06 INFO  : 'stop' command is executed.
00:52:06 INFO  : 'ps7_init' command is executed.
00:52:06 INFO  : 'ps7_post_config' command is executed.
00:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:07 INFO  : Memory regions updated for context APU
00:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:07 INFO  : 'con' command is executed.
00:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:52:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:58:11 INFO  : Disconnected from the channel tcfchan#86.
00:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:58:12 INFO  : 'fpga -state' command is executed.
00:58:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:58:12 INFO  : 'jtag frequency' command is executed.
00:58:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:12 INFO  : Context for 'APU' is selected.
00:58:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:12 INFO  : Context for 'APU' is selected.
00:58:12 INFO  : 'stop' command is executed.
00:58:13 INFO  : 'ps7_init' command is executed.
00:58:13 INFO  : 'ps7_post_config' command is executed.
00:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:13 INFO  : Memory regions updated for context APU
00:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:13 INFO  : 'con' command is executed.
00:58:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:58:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:58:34 INFO  : Disconnected from the channel tcfchan#87.
00:58:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:58:35 INFO  : 'fpga -state' command is executed.
00:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:58:35 INFO  : 'jtag frequency' command is executed.
00:58:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:35 INFO  : Context for 'APU' is selected.
00:58:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:58:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:35 INFO  : Context for 'APU' is selected.
00:58:35 INFO  : 'stop' command is executed.
00:58:35 INFO  : 'ps7_init' command is executed.
00:58:35 INFO  : 'ps7_post_config' command is executed.
00:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:36 INFO  : Memory regions updated for context APU
00:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:36 INFO  : 'con' command is executed.
00:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:58:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:04:52 INFO  : Disconnected from the channel tcfchan#88.
01:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:04:53 INFO  : 'fpga -state' command is executed.
01:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:04:54 INFO  : 'jtag frequency' command is executed.
01:04:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:54 INFO  : Context for 'APU' is selected.
01:04:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:04:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:54 INFO  : Context for 'APU' is selected.
01:04:54 INFO  : 'stop' command is executed.
01:04:54 INFO  : 'ps7_init' command is executed.
01:04:54 INFO  : 'ps7_post_config' command is executed.
01:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:54 INFO  : Memory regions updated for context APU
01:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:54 INFO  : 'con' command is executed.
01:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:04:54 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:05:03 INFO  : Disconnected from the channel tcfchan#89.
01:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:05:04 INFO  : 'fpga -state' command is executed.
01:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:05:04 INFO  : 'jtag frequency' command is executed.
01:05:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:04 INFO  : Context for 'APU' is selected.
01:05:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:04 INFO  : Context for 'APU' is selected.
01:05:04 INFO  : 'stop' command is executed.
01:05:05 INFO  : 'ps7_init' command is executed.
01:05:05 INFO  : 'ps7_post_config' command is executed.
01:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:05 INFO  : Memory regions updated for context APU
01:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:05 INFO  : 'con' command is executed.
01:05:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:05:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:07:05 INFO  : Disconnected from the channel tcfchan#90.
01:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:07:06 INFO  : 'fpga -state' command is executed.
01:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:07:07 INFO  : 'jtag frequency' command is executed.
01:07:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:07 INFO  : Context for 'APU' is selected.
01:07:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:07 INFO  : Context for 'APU' is selected.
01:07:07 INFO  : 'stop' command is executed.
01:07:07 INFO  : 'ps7_init' command is executed.
01:07:07 INFO  : 'ps7_post_config' command is executed.
01:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:07 INFO  : Memory regions updated for context APU
01:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:07 INFO  : 'con' command is executed.
01:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:07:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:07:51 INFO  : Disconnected from the channel tcfchan#91.
01:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:07:52 INFO  : 'fpga -state' command is executed.
01:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:07:52 INFO  : 'jtag frequency' command is executed.
01:07:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:52 INFO  : Context for 'APU' is selected.
01:07:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:52 INFO  : Context for 'APU' is selected.
01:07:52 INFO  : 'stop' command is executed.
01:07:52 INFO  : 'ps7_init' command is executed.
01:07:52 INFO  : 'ps7_post_config' command is executed.
01:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:53 INFO  : Memory regions updated for context APU
01:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:53 INFO  : 'con' command is executed.
01:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:07:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:10:15 INFO  : Disconnected from the channel tcfchan#92.
01:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:10:17 INFO  : 'fpga -state' command is executed.
01:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:10:17 INFO  : 'jtag frequency' command is executed.
01:10:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:10:17 INFO  : Context for 'APU' is selected.
01:10:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:17 INFO  : Context for 'APU' is selected.
01:10:17 INFO  : 'stop' command is executed.
01:10:17 INFO  : 'ps7_init' command is executed.
01:10:17 INFO  : 'ps7_post_config' command is executed.
01:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:17 INFO  : Memory regions updated for context APU
01:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:17 INFO  : 'con' command is executed.
01:10:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:10:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:18:45 INFO  : Disconnected from the channel tcfchan#93.
13:26:12 INFO  : Registering command handlers for SDK TCF services
13:26:12 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
13:26:14 INFO  : XSCT server has started successfully.
13:26:14 INFO  : Successfully done setting XSCT server connection channel  
13:26:15 INFO  : Successfully done setting SDK workspace  
13:26:15 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
13:26:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:27:48 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:27:51 INFO  : 'fpga -state' command is executed.
13:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:27:52 INFO  : 'jtag frequency' command is executed.
13:27:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:52 INFO  : Context for 'APU' is selected.
13:27:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:52 INFO  : Context for 'APU' is selected.
13:27:52 INFO  : 'stop' command is executed.
13:27:52 INFO  : 'ps7_init' command is executed.
13:27:52 INFO  : 'ps7_post_config' command is executed.
13:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:53 INFO  : Memory regions updated for context APU
13:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:53 INFO  : 'con' command is executed.
13:27:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:27:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:28:04 INFO  : Disconnected from the channel tcfchan#1.
13:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:28:05 INFO  : 'fpga -state' command is executed.
13:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:28:05 INFO  : 'jtag frequency' command is executed.
13:28:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:05 INFO  : Context for 'APU' is selected.
13:28:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:28:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:07 INFO  : Context for 'APU' is selected.
13:28:07 INFO  : 'stop' command is executed.
13:28:07 INFO  : 'ps7_init' command is executed.
13:28:07 INFO  : 'ps7_post_config' command is executed.
13:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:07 INFO  : Memory regions updated for context APU
13:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:07 INFO  : 'con' command is executed.
13:28:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:28:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:28:48 INFO  : Disconnected from the channel tcfchan#2.
13:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:28:49 INFO  : 'fpga -state' command is executed.
13:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:28:49 INFO  : 'jtag frequency' command is executed.
13:28:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:49 INFO  : Context for 'APU' is selected.
13:28:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:28:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:50 INFO  : Context for 'APU' is selected.
13:28:50 INFO  : 'stop' command is executed.
13:28:51 INFO  : 'ps7_init' command is executed.
13:28:51 INFO  : 'ps7_post_config' command is executed.
13:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:51 INFO  : Memory regions updated for context APU
13:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:51 INFO  : 'con' command is executed.
13:28:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:28:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:30:02 INFO  : Disconnected from the channel tcfchan#3.
13:30:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:30:03 INFO  : 'fpga -state' command is executed.
13:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:30:03 INFO  : 'jtag frequency' command is executed.
13:30:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:03 INFO  : Context for 'APU' is selected.
13:30:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:05 INFO  : Context for 'APU' is selected.
13:30:05 INFO  : 'stop' command is executed.
13:30:05 INFO  : 'ps7_init' command is executed.
13:30:05 INFO  : 'ps7_post_config' command is executed.
13:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:06 INFO  : Memory regions updated for context APU
13:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:06 INFO  : 'con' command is executed.
13:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:30:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:08:10 INFO  : Disconnected from the channel tcfchan#4.
14:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:08:11 INFO  : 'fpga -state' command is executed.
14:08:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:08:11 INFO  : 'jtag frequency' command is executed.
14:08:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:11 INFO  : Context for 'APU' is selected.
14:08:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:13 INFO  : Context for 'APU' is selected.
14:08:13 INFO  : 'stop' command is executed.
14:08:13 INFO  : 'ps7_init' command is executed.
14:08:13 INFO  : 'ps7_post_config' command is executed.
14:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:13 INFO  : Memory regions updated for context APU
14:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:13 INFO  : 'con' command is executed.
14:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:08:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:09:13 INFO  : Disconnected from the channel tcfchan#5.
14:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:09:14 INFO  : 'fpga -state' command is executed.
14:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:09:14 INFO  : 'jtag frequency' command is executed.
14:09:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:14 INFO  : Context for 'APU' is selected.
14:09:16 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:16 INFO  : Context for 'APU' is selected.
14:09:16 INFO  : 'stop' command is executed.
14:09:16 INFO  : 'ps7_init' command is executed.
14:09:16 INFO  : 'ps7_post_config' command is executed.
14:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:16 INFO  : Memory regions updated for context APU
14:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:16 INFO  : 'con' command is executed.
14:09:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:09:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:10:55 INFO  : Disconnected from the channel tcfchan#6.
14:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:10:56 INFO  : 'fpga -state' command is executed.
14:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:10:57 INFO  : 'jtag frequency' command is executed.
14:10:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:57 INFO  : Context for 'APU' is selected.
14:10:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:10:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:58 INFO  : Context for 'APU' is selected.
14:10:58 INFO  : 'stop' command is executed.
14:10:59 INFO  : 'ps7_init' command is executed.
14:10:59 INFO  : 'ps7_post_config' command is executed.
14:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:59 INFO  : Memory regions updated for context APU
14:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:59 INFO  : 'con' command is executed.
14:10:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:10:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:11:14 INFO  : Disconnected from the channel tcfchan#7.
14:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:11:15 INFO  : 'fpga -state' command is executed.
14:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:11:16 INFO  : 'jtag frequency' command is executed.
14:11:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:16 INFO  : Context for 'APU' is selected.
14:11:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:11:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:17 INFO  : Context for 'APU' is selected.
14:11:17 INFO  : 'stop' command is executed.
14:11:18 INFO  : 'ps7_init' command is executed.
14:11:18 INFO  : 'ps7_post_config' command is executed.
14:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:18 INFO  : Memory regions updated for context APU
14:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:18 INFO  : 'con' command is executed.
14:11:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:11:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:11:36 INFO  : Disconnected from the channel tcfchan#8.
14:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:11:37 INFO  : 'fpga -state' command is executed.
14:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:11:37 INFO  : 'jtag frequency' command is executed.
14:11:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:37 INFO  : Context for 'APU' is selected.
14:11:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:39 INFO  : Context for 'APU' is selected.
14:11:39 INFO  : 'stop' command is executed.
14:11:39 INFO  : 'ps7_init' command is executed.
14:11:39 INFO  : 'ps7_post_config' command is executed.
14:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:40 INFO  : Memory regions updated for context APU
14:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:40 INFO  : 'con' command is executed.
14:11:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:11:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:11:58 INFO  : Disconnected from the channel tcfchan#9.
14:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:11:59 INFO  : 'fpga -state' command is executed.
14:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:11:59 INFO  : 'jtag frequency' command is executed.
14:11:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:59 INFO  : Context for 'APU' is selected.
14:12:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:01 INFO  : Context for 'APU' is selected.
14:12:01 INFO  : 'stop' command is executed.
14:12:01 INFO  : 'ps7_init' command is executed.
14:12:01 INFO  : 'ps7_post_config' command is executed.
14:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:02 INFO  : Memory regions updated for context APU
14:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:02 INFO  : 'con' command is executed.
14:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:12:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:12:45 INFO  : Disconnected from the channel tcfchan#10.
14:12:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:12:46 INFO  : 'fpga -state' command is executed.
14:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:12:46 INFO  : 'jtag frequency' command is executed.
14:12:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:46 INFO  : Context for 'APU' is selected.
14:12:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:48 INFO  : Context for 'APU' is selected.
14:12:48 INFO  : 'stop' command is executed.
14:12:49 INFO  : 'ps7_init' command is executed.
14:12:49 INFO  : 'ps7_post_config' command is executed.
14:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:49 INFO  : Memory regions updated for context APU
14:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:49 INFO  : 'con' command is executed.
14:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:12:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:13:02 INFO  : Disconnected from the channel tcfchan#11.
14:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:13:04 INFO  : 'fpga -state' command is executed.
14:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:13:04 INFO  : 'jtag frequency' command is executed.
14:13:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:04 INFO  : Context for 'APU' is selected.
14:13:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:13:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:06 INFO  : Context for 'APU' is selected.
14:13:06 INFO  : 'stop' command is executed.
14:13:06 INFO  : 'ps7_init' command is executed.
14:13:06 INFO  : 'ps7_post_config' command is executed.
14:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:06 INFO  : Memory regions updated for context APU
14:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:06 INFO  : 'con' command is executed.
14:13:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:13:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:13:19 INFO  : Disconnected from the channel tcfchan#12.
14:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:13:20 INFO  : 'fpga -state' command is executed.
14:13:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:13:20 INFO  : 'jtag frequency' command is executed.
14:13:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:20 INFO  : Context for 'APU' is selected.
14:13:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:22 INFO  : Context for 'APU' is selected.
14:13:22 INFO  : 'stop' command is executed.
14:13:22 INFO  : 'ps7_init' command is executed.
14:13:22 INFO  : 'ps7_post_config' command is executed.
14:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:23 INFO  : Memory regions updated for context APU
14:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:23 INFO  : 'con' command is executed.
14:13:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:13:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:13:32 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:13:35 INFO  : Disconnected from the channel tcfchan#13.
14:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:13:36 INFO  : 'fpga -state' command is executed.
14:13:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:13:37 INFO  : 'jtag frequency' command is executed.
14:13:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:37 INFO  : Context for 'APU' is selected.
14:13:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:39 INFO  : Context for 'APU' is selected.
14:13:39 INFO  : 'stop' command is executed.
14:13:40 INFO  : 'ps7_init' command is executed.
14:13:40 INFO  : 'ps7_post_config' command is executed.
14:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:40 INFO  : Memory regions updated for context APU
14:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:40 INFO  : 'con' command is executed.
14:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:13:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:13:57 INFO  : Disconnected from the channel tcfchan#14.
14:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:13:58 INFO  : 'fpga -state' command is executed.
14:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:13:58 INFO  : 'jtag frequency' command is executed.
14:13:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:58 INFO  : Context for 'APU' is selected.
14:14:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:00 INFO  : Context for 'APU' is selected.
14:14:00 INFO  : 'stop' command is executed.
14:14:00 INFO  : 'ps7_init' command is executed.
14:14:00 INFO  : 'ps7_post_config' command is executed.
14:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:01 INFO  : Memory regions updated for context APU
14:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:01 INFO  : 'con' command is executed.
14:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:14:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:14:16 INFO  : Disconnected from the channel tcfchan#15.
14:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:14:17 INFO  : 'fpga -state' command is executed.
14:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:14:17 INFO  : 'jtag frequency' command is executed.
14:14:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:17 INFO  : Context for 'APU' is selected.
14:14:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:19 INFO  : Context for 'APU' is selected.
14:14:19 INFO  : 'stop' command is executed.
14:14:19 INFO  : 'ps7_init' command is executed.
14:14:19 INFO  : 'ps7_post_config' command is executed.
14:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:19 INFO  : Memory regions updated for context APU
14:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:19 INFO  : 'con' command is executed.
14:14:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:14:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:14:48 INFO  : Disconnected from the channel tcfchan#16.
14:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:14:49 INFO  : 'fpga -state' command is executed.
14:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:14:49 INFO  : 'jtag frequency' command is executed.
14:14:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:49 INFO  : Context for 'APU' is selected.
14:14:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:51 INFO  : Context for 'APU' is selected.
14:14:51 INFO  : 'stop' command is executed.
14:14:51 INFO  : 'ps7_init' command is executed.
14:14:51 INFO  : 'ps7_post_config' command is executed.
14:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:52 INFO  : Memory regions updated for context APU
14:14:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:52 INFO  : 'con' command is executed.
14:14:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:14:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:16:29 INFO  : Disconnected from the channel tcfchan#17.
14:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:16:31 INFO  : 'fpga -state' command is executed.
14:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:16:31 INFO  : 'jtag frequency' command is executed.
14:16:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:31 INFO  : Context for 'APU' is selected.
14:16:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:32 INFO  : Context for 'APU' is selected.
14:16:32 INFO  : 'stop' command is executed.
14:16:33 INFO  : 'ps7_init' command is executed.
14:16:33 INFO  : 'ps7_post_config' command is executed.
14:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:33 INFO  : Memory regions updated for context APU
14:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:33 INFO  : 'con' command is executed.
14:16:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:16:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:16:49 INFO  : Disconnected from the channel tcfchan#18.
14:16:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:16:50 INFO  : 'fpga -state' command is executed.
14:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:16:50 INFO  : 'jtag frequency' command is executed.
14:16:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:50 INFO  : Context for 'APU' is selected.
14:16:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:52 INFO  : Context for 'APU' is selected.
14:16:52 INFO  : 'stop' command is executed.
14:16:52 INFO  : 'ps7_init' command is executed.
14:16:52 INFO  : 'ps7_post_config' command is executed.
14:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:52 INFO  : Memory regions updated for context APU
14:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:52 INFO  : 'con' command is executed.
14:16:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:16:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:17:39 INFO  : Disconnected from the channel tcfchan#19.
14:17:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:17:40 INFO  : 'fpga -state' command is executed.
14:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:17:40 INFO  : 'jtag frequency' command is executed.
14:17:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:40 INFO  : Context for 'APU' is selected.
14:17:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:42 INFO  : Context for 'APU' is selected.
14:17:42 INFO  : 'stop' command is executed.
14:17:42 INFO  : 'ps7_init' command is executed.
14:17:42 INFO  : 'ps7_post_config' command is executed.
14:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:42 INFO  : Memory regions updated for context APU
14:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:43 INFO  : 'con' command is executed.
14:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:17:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:18:55 INFO  : Disconnected from the channel tcfchan#20.
14:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:18:56 INFO  : 'fpga -state' command is executed.
14:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:18:56 INFO  : 'jtag frequency' command is executed.
14:18:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:56 INFO  : Context for 'APU' is selected.
14:18:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:58 INFO  : Context for 'APU' is selected.
14:18:58 INFO  : 'stop' command is executed.
14:18:58 INFO  : 'ps7_init' command is executed.
14:18:58 INFO  : 'ps7_post_config' command is executed.
14:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:58 INFO  : Memory regions updated for context APU
14:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:58 INFO  : 'con' command is executed.
14:18:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:18:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:19:52 INFO  : Disconnected from the channel tcfchan#21.
14:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:19:53 INFO  : 'fpga -state' command is executed.
14:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:19:53 INFO  : 'jtag frequency' command is executed.
14:19:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:53 INFO  : Context for 'APU' is selected.
14:19:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:55 INFO  : Context for 'APU' is selected.
14:19:55 INFO  : 'stop' command is executed.
14:19:55 INFO  : 'ps7_init' command is executed.
14:19:55 INFO  : 'ps7_post_config' command is executed.
14:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:55 INFO  : Memory regions updated for context APU
14:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:55 INFO  : 'con' command is executed.
14:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:19:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:20:43 INFO  : Disconnected from the channel tcfchan#22.
14:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:20:44 INFO  : 'fpga -state' command is executed.
14:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:20:44 INFO  : 'jtag frequency' command is executed.
14:20:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:44 INFO  : Context for 'APU' is selected.
14:20:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:46 INFO  : Context for 'APU' is selected.
14:20:46 INFO  : 'stop' command is executed.
14:20:46 INFO  : 'ps7_init' command is executed.
14:20:46 INFO  : 'ps7_post_config' command is executed.
14:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:46 INFO  : Memory regions updated for context APU
14:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:46 INFO  : 'con' command is executed.
14:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:20:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:21:11 INFO  : Disconnected from the channel tcfchan#23.
14:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:21:12 INFO  : 'fpga -state' command is executed.
14:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:21:12 INFO  : 'jtag frequency' command is executed.
14:21:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:12 INFO  : Context for 'APU' is selected.
14:21:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:14 INFO  : Context for 'APU' is selected.
14:21:14 INFO  : 'stop' command is executed.
14:21:14 INFO  : 'ps7_init' command is executed.
14:21:14 INFO  : 'ps7_post_config' command is executed.
14:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:14 INFO  : Memory regions updated for context APU
14:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:14 INFO  : 'con' command is executed.
14:21:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:21:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:21:37 INFO  : Disconnected from the channel tcfchan#24.
14:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:21:38 INFO  : 'fpga -state' command is executed.
14:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:21:38 INFO  : 'jtag frequency' command is executed.
14:21:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:38 INFO  : Context for 'APU' is selected.
14:21:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:40 INFO  : Context for 'APU' is selected.
14:21:40 INFO  : 'stop' command is executed.
14:21:40 INFO  : 'ps7_init' command is executed.
14:21:40 INFO  : 'ps7_post_config' command is executed.
14:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:41 INFO  : Memory regions updated for context APU
14:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:41 INFO  : 'con' command is executed.
14:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:21:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:22:02 INFO  : Disconnected from the channel tcfchan#25.
14:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:22:03 INFO  : 'fpga -state' command is executed.
14:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:22:03 INFO  : 'jtag frequency' command is executed.
14:22:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:03 INFO  : Context for 'APU' is selected.
14:22:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:05 INFO  : Context for 'APU' is selected.
14:22:05 INFO  : 'stop' command is executed.
14:22:05 INFO  : 'ps7_init' command is executed.
14:22:05 INFO  : 'ps7_post_config' command is executed.
14:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:05 INFO  : Memory regions updated for context APU
14:22:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:05 INFO  : 'con' command is executed.
14:22:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:22:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:22:51 INFO  : Disconnected from the channel tcfchan#26.
14:22:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:22:52 INFO  : 'fpga -state' command is executed.
14:22:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:22:52 INFO  : 'jtag frequency' command is executed.
14:22:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:52 INFO  : Context for 'APU' is selected.
14:22:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:54 INFO  : Context for 'APU' is selected.
14:22:54 INFO  : 'stop' command is executed.
14:22:54 INFO  : 'ps7_init' command is executed.
14:22:54 INFO  : 'ps7_post_config' command is executed.
14:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:55 INFO  : Memory regions updated for context APU
14:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:55 INFO  : 'con' command is executed.
14:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:22:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:23:17 INFO  : Disconnected from the channel tcfchan#27.
14:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:23:18 INFO  : 'fpga -state' command is executed.
14:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:23:18 INFO  : 'jtag frequency' command is executed.
14:23:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:18 INFO  : Context for 'APU' is selected.
14:23:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:23:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:20 INFO  : Context for 'APU' is selected.
14:23:20 INFO  : 'stop' command is executed.
14:23:20 INFO  : 'ps7_init' command is executed.
14:23:20 INFO  : 'ps7_post_config' command is executed.
14:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:21 INFO  : Memory regions updated for context APU
14:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:21 INFO  : 'con' command is executed.
14:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:23:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:23:43 INFO  : Disconnected from the channel tcfchan#28.
14:23:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:23:44 INFO  : 'fpga -state' command is executed.
14:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:23:44 INFO  : 'jtag frequency' command is executed.
14:23:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:44 INFO  : Context for 'APU' is selected.
14:23:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:23:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:46 INFO  : Context for 'APU' is selected.
14:23:46 INFO  : 'stop' command is executed.
14:23:47 INFO  : 'ps7_init' command is executed.
14:23:47 INFO  : 'ps7_post_config' command is executed.
14:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:47 INFO  : Memory regions updated for context APU
14:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:47 INFO  : 'con' command is executed.
14:23:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:23:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:24:59 INFO  : Disconnected from the channel tcfchan#29.
14:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:25:00 INFO  : 'fpga -state' command is executed.
14:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:25:00 INFO  : 'jtag frequency' command is executed.
14:25:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:00 INFO  : Context for 'APU' is selected.
14:25:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:02 INFO  : Context for 'APU' is selected.
14:25:02 INFO  : 'stop' command is executed.
14:25:02 INFO  : 'ps7_init' command is executed.
14:25:02 INFO  : 'ps7_post_config' command is executed.
14:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:03 INFO  : Memory regions updated for context APU
14:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:03 INFO  : 'con' command is executed.
14:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:25:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:28:05 INFO  : Disconnected from the channel tcfchan#30.
14:28:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:28:06 INFO  : 'fpga -state' command is executed.
14:28:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:28:06 INFO  : 'jtag frequency' command is executed.
14:28:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:06 INFO  : Context for 'APU' is selected.
14:28:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:28:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:07 INFO  : Context for 'APU' is selected.
14:28:08 INFO  : 'stop' command is executed.
14:28:08 INFO  : 'ps7_init' command is executed.
14:28:08 INFO  : 'ps7_post_config' command is executed.
14:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:08 INFO  : Memory regions updated for context APU
14:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:08 INFO  : 'con' command is executed.
14:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:28:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:28:57 INFO  : Disconnected from the channel tcfchan#31.
14:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:28:58 INFO  : 'fpga -state' command is executed.
14:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:28:58 INFO  : 'jtag frequency' command is executed.
14:28:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:58 INFO  : Context for 'APU' is selected.
14:29:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:29:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:00 INFO  : Context for 'APU' is selected.
14:29:00 INFO  : 'stop' command is executed.
14:29:00 INFO  : 'ps7_init' command is executed.
14:29:00 INFO  : 'ps7_post_config' command is executed.
14:29:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:01 INFO  : Memory regions updated for context APU
14:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:01 INFO  : 'con' command is executed.
14:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:29:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:29:59 INFO  : Disconnected from the channel tcfchan#32.
14:30:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:30:00 INFO  : 'fpga -state' command is executed.
14:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:30:01 INFO  : 'jtag frequency' command is executed.
14:30:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:01 INFO  : Context for 'APU' is selected.
14:30:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:02 INFO  : Context for 'APU' is selected.
14:30:02 INFO  : 'stop' command is executed.
14:30:03 INFO  : 'ps7_init' command is executed.
14:30:03 INFO  : 'ps7_post_config' command is executed.
14:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:03 INFO  : Memory regions updated for context APU
14:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:03 INFO  : 'con' command is executed.
14:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:30:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:34:02 INFO  : Disconnected from the channel tcfchan#33.
14:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:34:03 INFO  : 'fpga -state' command is executed.
14:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:34:03 INFO  : 'jtag frequency' command is executed.
14:34:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:03 INFO  : Context for 'APU' is selected.
14:34:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:05 INFO  : Context for 'APU' is selected.
14:34:05 INFO  : 'stop' command is executed.
14:34:05 INFO  : 'ps7_init' command is executed.
14:34:05 INFO  : 'ps7_post_config' command is executed.
14:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:05 INFO  : Memory regions updated for context APU
14:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:06 INFO  : 'con' command is executed.
14:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:34:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:35:52 INFO  : Disconnected from the channel tcfchan#34.
14:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:35:53 INFO  : 'fpga -state' command is executed.
14:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:35:53 INFO  : 'jtag frequency' command is executed.
14:35:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:53 INFO  : Context for 'APU' is selected.
14:35:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:55 INFO  : Context for 'APU' is selected.
14:35:55 INFO  : 'stop' command is executed.
14:35:55 INFO  : 'ps7_init' command is executed.
14:35:55 INFO  : 'ps7_post_config' command is executed.
14:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:56 INFO  : Memory regions updated for context APU
14:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:56 INFO  : 'con' command is executed.
14:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:35:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:36:12 INFO  : Disconnected from the channel tcfchan#35.
14:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:36:13 INFO  : 'fpga -state' command is executed.
14:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:36:13 INFO  : 'jtag frequency' command is executed.
14:36:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:13 INFO  : Context for 'APU' is selected.
14:36:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:36:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:15 INFO  : Context for 'APU' is selected.
14:36:15 INFO  : 'stop' command is executed.
14:36:15 INFO  : 'ps7_init' command is executed.
14:36:15 INFO  : 'ps7_post_config' command is executed.
14:36:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:16 INFO  : Memory regions updated for context APU
14:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:16 INFO  : 'con' command is executed.
14:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:36:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:38:12 INFO  : Disconnected from the channel tcfchan#36.
14:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:38:13 INFO  : 'fpga -state' command is executed.
14:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:38:13 INFO  : 'jtag frequency' command is executed.
14:38:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:13 INFO  : Context for 'APU' is selected.
14:38:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:15 INFO  : Context for 'APU' is selected.
14:38:15 INFO  : 'stop' command is executed.
14:38:16 INFO  : 'ps7_init' command is executed.
14:38:16 INFO  : 'ps7_post_config' command is executed.
14:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:16 INFO  : Memory regions updated for context APU
14:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:16 INFO  : 'con' command is executed.
14:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:38:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:38:52 INFO  : Disconnected from the channel tcfchan#37.
14:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:38:53 INFO  : 'fpga -state' command is executed.
14:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:38:53 INFO  : 'jtag frequency' command is executed.
14:38:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:53 INFO  : Context for 'APU' is selected.
14:38:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:55 INFO  : Context for 'APU' is selected.
14:38:55 INFO  : 'stop' command is executed.
14:38:55 INFO  : 'ps7_init' command is executed.
14:38:55 INFO  : 'ps7_post_config' command is executed.
14:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:55 INFO  : Memory regions updated for context APU
14:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:56 INFO  : 'con' command is executed.
14:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:38:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:39:03 INFO  : Disconnected from the channel tcfchan#38.
14:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:39:04 INFO  : 'fpga -state' command is executed.
14:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:39:04 INFO  : 'jtag frequency' command is executed.
14:39:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:04 INFO  : Context for 'APU' is selected.
14:39:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:06 INFO  : Context for 'APU' is selected.
14:39:06 INFO  : 'stop' command is executed.
14:39:06 INFO  : 'ps7_init' command is executed.
14:39:06 INFO  : 'ps7_post_config' command is executed.
14:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:07 INFO  : Memory regions updated for context APU
14:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:07 INFO  : 'con' command is executed.
14:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:39:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:40:49 INFO  : Disconnected from the channel tcfchan#39.
14:40:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:40:50 INFO  : 'fpga -state' command is executed.
14:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:40:50 INFO  : 'jtag frequency' command is executed.
14:40:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:50 INFO  : Context for 'APU' is selected.
14:40:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:52 INFO  : Context for 'APU' is selected.
14:40:52 INFO  : 'stop' command is executed.
14:40:52 INFO  : 'ps7_init' command is executed.
14:40:52 INFO  : 'ps7_post_config' command is executed.
14:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:53 INFO  : Memory regions updated for context APU
14:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:53 INFO  : 'con' command is executed.
14:40:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:40:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:41:20 INFO  : Disconnected from the channel tcfchan#40.
14:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:41:21 INFO  : 'fpga -state' command is executed.
14:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:41:21 INFO  : 'jtag frequency' command is executed.
14:41:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:21 INFO  : Context for 'APU' is selected.
14:41:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:23 INFO  : Context for 'APU' is selected.
14:41:23 INFO  : 'stop' command is executed.
14:41:23 INFO  : 'ps7_init' command is executed.
14:41:23 INFO  : 'ps7_post_config' command is executed.
14:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:23 INFO  : Memory regions updated for context APU
14:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:23 INFO  : 'con' command is executed.
14:41:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:41:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:42:09 INFO  : Disconnected from the channel tcfchan#41.
14:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:42:11 INFO  : 'fpga -state' command is executed.
14:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:42:11 INFO  : 'jtag frequency' command is executed.
14:42:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:11 INFO  : Context for 'APU' is selected.
14:42:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:42:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:13 INFO  : Context for 'APU' is selected.
14:42:13 INFO  : 'stop' command is executed.
14:42:13 INFO  : 'ps7_init' command is executed.
14:42:13 INFO  : 'ps7_post_config' command is executed.
14:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:13 INFO  : Memory regions updated for context APU
14:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:13 INFO  : 'con' command is executed.
14:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:42:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:42:41 INFO  : Disconnected from the channel tcfchan#42.
14:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:42:43 INFO  : 'fpga -state' command is executed.
14:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:42:43 INFO  : 'jtag frequency' command is executed.
14:42:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:43 INFO  : Context for 'APU' is selected.
14:42:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:45 INFO  : Context for 'APU' is selected.
14:42:45 INFO  : 'stop' command is executed.
14:42:45 INFO  : 'ps7_init' command is executed.
14:42:45 INFO  : 'ps7_post_config' command is executed.
14:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:45 INFO  : Memory regions updated for context APU
14:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:45 INFO  : 'con' command is executed.
14:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:42:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:43:24 INFO  : Disconnected from the channel tcfchan#43.
14:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:43:25 INFO  : 'fpga -state' command is executed.
14:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:43:25 INFO  : 'jtag frequency' command is executed.
14:43:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:25 INFO  : Context for 'APU' is selected.
14:43:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:27 INFO  : Context for 'APU' is selected.
14:43:27 INFO  : 'stop' command is executed.
14:43:27 INFO  : 'ps7_init' command is executed.
14:43:27 INFO  : 'ps7_post_config' command is executed.
14:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:27 INFO  : Memory regions updated for context APU
14:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:27 INFO  : 'con' command is executed.
14:43:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:43:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:43:56 INFO  : Disconnected from the channel tcfchan#44.
14:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:43:57 INFO  : 'fpga -state' command is executed.
14:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:43:57 INFO  : 'jtag frequency' command is executed.
14:43:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:57 INFO  : Context for 'APU' is selected.
14:43:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:59 INFO  : Context for 'APU' is selected.
14:43:59 INFO  : 'stop' command is executed.
14:44:00 INFO  : 'ps7_init' command is executed.
14:44:00 INFO  : 'ps7_post_config' command is executed.
14:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:00 INFO  : Memory regions updated for context APU
14:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:00 INFO  : 'con' command is executed.
14:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:44:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:44:37 INFO  : Disconnected from the channel tcfchan#45.
14:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:44:38 INFO  : 'fpga -state' command is executed.
14:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:44:38 INFO  : 'jtag frequency' command is executed.
14:44:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:38 INFO  : Context for 'APU' is selected.
14:44:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:44:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:40 INFO  : Context for 'APU' is selected.
14:44:40 INFO  : 'stop' command is executed.
14:44:40 INFO  : 'ps7_init' command is executed.
14:44:40 INFO  : 'ps7_post_config' command is executed.
14:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:40 INFO  : Memory regions updated for context APU
14:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:40 INFO  : 'con' command is executed.
14:44:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:44:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:45:32 INFO  : Disconnected from the channel tcfchan#46.
14:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:45:33 INFO  : 'fpga -state' command is executed.
14:45:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:45:33 INFO  : 'jtag frequency' command is executed.
14:45:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:33 INFO  : Context for 'APU' is selected.
14:45:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:35 INFO  : Context for 'APU' is selected.
14:45:35 INFO  : 'stop' command is executed.
14:45:36 INFO  : 'ps7_init' command is executed.
14:45:36 INFO  : 'ps7_post_config' command is executed.
14:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:36 INFO  : Memory regions updated for context APU
14:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:36 INFO  : 'con' command is executed.
14:45:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:45:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:46:11 INFO  : Disconnected from the channel tcfchan#47.
14:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:46:12 INFO  : 'fpga -state' command is executed.
14:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:46:13 INFO  : 'jtag frequency' command is executed.
14:46:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:13 INFO  : Context for 'APU' is selected.
14:46:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:14 INFO  : Context for 'APU' is selected.
14:46:14 INFO  : 'stop' command is executed.
14:46:15 INFO  : 'ps7_init' command is executed.
14:46:15 INFO  : 'ps7_post_config' command is executed.
14:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:15 INFO  : Memory regions updated for context APU
14:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:15 INFO  : 'con' command is executed.
14:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:46:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:47:04 INFO  : Disconnected from the channel tcfchan#48.
14:47:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:47:05 INFO  : 'fpga -state' command is executed.
14:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:47:05 INFO  : 'jtag frequency' command is executed.
14:47:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:05 INFO  : Context for 'APU' is selected.
14:47:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:47:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:07 INFO  : Context for 'APU' is selected.
14:47:07 INFO  : 'stop' command is executed.
14:47:08 INFO  : 'ps7_init' command is executed.
14:47:08 INFO  : 'ps7_post_config' command is executed.
14:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:08 INFO  : Memory regions updated for context APU
14:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:08 INFO  : 'con' command is executed.
14:47:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:47:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:47:36 INFO  : Disconnected from the channel tcfchan#49.
14:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:47:37 INFO  : 'fpga -state' command is executed.
14:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:47:37 INFO  : 'jtag frequency' command is executed.
14:47:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:37 INFO  : Context for 'APU' is selected.
14:47:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:39 INFO  : Context for 'APU' is selected.
14:47:39 INFO  : 'stop' command is executed.
14:47:39 INFO  : 'ps7_init' command is executed.
14:47:39 INFO  : 'ps7_post_config' command is executed.
14:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:40 INFO  : Memory regions updated for context APU
14:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:40 INFO  : 'con' command is executed.
14:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:47:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:48:30 INFO  : Disconnected from the channel tcfchan#50.
14:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:48:31 INFO  : 'fpga -state' command is executed.
14:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:48:31 INFO  : 'jtag frequency' command is executed.
14:48:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:31 INFO  : Context for 'APU' is selected.
14:48:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:48:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:33 INFO  : Context for 'APU' is selected.
14:48:33 INFO  : 'stop' command is executed.
14:48:33 INFO  : 'ps7_init' command is executed.
14:48:34 INFO  : 'ps7_post_config' command is executed.
14:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:34 INFO  : Memory regions updated for context APU
14:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:34 INFO  : 'con' command is executed.
14:48:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:48:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:50:26 INFO  : Disconnected from the channel tcfchan#51.
14:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:50:27 INFO  : 'fpga -state' command is executed.
14:50:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:50:27 INFO  : 'jtag frequency' command is executed.
14:50:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:27 INFO  : Context for 'APU' is selected.
14:50:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:29 INFO  : Context for 'APU' is selected.
14:50:29 INFO  : 'stop' command is executed.
14:50:30 INFO  : 'ps7_init' command is executed.
14:50:30 INFO  : 'ps7_post_config' command is executed.
14:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:30 INFO  : Memory regions updated for context APU
14:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:30 INFO  : 'con' command is executed.
14:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:50:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:50:58 INFO  : Disconnected from the channel tcfchan#52.
14:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:50:59 INFO  : 'fpga -state' command is executed.
14:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:51:00 INFO  : 'jtag frequency' command is executed.
14:51:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:00 INFO  : Context for 'APU' is selected.
14:51:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:01 INFO  : Context for 'APU' is selected.
14:51:01 INFO  : 'stop' command is executed.
14:51:02 INFO  : 'ps7_init' command is executed.
14:51:02 INFO  : 'ps7_post_config' command is executed.
14:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:02 INFO  : Memory regions updated for context APU
14:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:02 INFO  : 'con' command is executed.
14:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:51:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:51:45 INFO  : Disconnected from the channel tcfchan#53.
14:51:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:51:46 INFO  : 'fpga -state' command is executed.
14:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:51:46 INFO  : 'jtag frequency' command is executed.
14:51:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:46 INFO  : Context for 'APU' is selected.
14:51:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:48 INFO  : Context for 'APU' is selected.
14:51:48 INFO  : 'stop' command is executed.
14:51:48 INFO  : 'ps7_init' command is executed.
14:51:48 INFO  : 'ps7_post_config' command is executed.
14:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:48 INFO  : Memory regions updated for context APU
14:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:48 INFO  : 'con' command is executed.
14:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:51:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:52:17 INFO  : Disconnected from the channel tcfchan#54.
14:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:52:18 INFO  : 'fpga -state' command is executed.
14:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:52:19 INFO  : 'jtag frequency' command is executed.
14:52:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:19 INFO  : Context for 'APU' is selected.
14:52:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:20 INFO  : Context for 'APU' is selected.
14:52:20 INFO  : 'stop' command is executed.
14:52:21 INFO  : 'ps7_init' command is executed.
14:52:21 INFO  : 'ps7_post_config' command is executed.
14:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:21 INFO  : Memory regions updated for context APU
14:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:21 INFO  : 'con' command is executed.
14:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:52:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:56:30 INFO  : Disconnected from the channel tcfchan#55.
14:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:56:31 INFO  : 'fpga -state' command is executed.
14:56:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:56:31 INFO  : 'jtag frequency' command is executed.
14:56:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:31 INFO  : Context for 'APU' is selected.
14:56:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:33 INFO  : Context for 'APU' is selected.
14:56:33 INFO  : 'stop' command is executed.
14:56:33 INFO  : 'ps7_init' command is executed.
14:56:33 INFO  : 'ps7_post_config' command is executed.
14:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:33 INFO  : Memory regions updated for context APU
14:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:33 INFO  : 'con' command is executed.
14:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:56:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:57:20 INFO  : Disconnected from the channel tcfchan#56.
14:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:57:21 INFO  : 'fpga -state' command is executed.
14:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:57:21 INFO  : 'jtag frequency' command is executed.
14:57:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:21 INFO  : Context for 'APU' is selected.
14:57:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:23 INFO  : Context for 'APU' is selected.
14:57:23 INFO  : 'stop' command is executed.
14:57:24 INFO  : 'ps7_init' command is executed.
14:57:24 INFO  : 'ps7_post_config' command is executed.
14:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:24 INFO  : Memory regions updated for context APU
14:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:24 INFO  : 'con' command is executed.
14:57:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:57:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:58:00 INFO  : Disconnected from the channel tcfchan#57.
14:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:58:01 INFO  : 'fpga -state' command is executed.
14:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:58:01 INFO  : 'jtag frequency' command is executed.
14:58:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:01 INFO  : Context for 'APU' is selected.
14:58:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:03 INFO  : Context for 'APU' is selected.
14:58:03 INFO  : 'stop' command is executed.
14:58:04 INFO  : 'ps7_init' command is executed.
14:58:04 INFO  : 'ps7_post_config' command is executed.
14:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:04 INFO  : Memory regions updated for context APU
14:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:04 INFO  : 'con' command is executed.
14:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:58:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:59:18 INFO  : Disconnected from the channel tcfchan#58.
14:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:59:19 INFO  : 'fpga -state' command is executed.
14:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:59:19 INFO  : 'jtag frequency' command is executed.
14:59:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:19 INFO  : Context for 'APU' is selected.
14:59:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:21 INFO  : Context for 'APU' is selected.
14:59:21 INFO  : 'stop' command is executed.
14:59:21 INFO  : 'ps7_init' command is executed.
14:59:21 INFO  : 'ps7_post_config' command is executed.
14:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:21 INFO  : Memory regions updated for context APU
14:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:22 INFO  : 'con' command is executed.
14:59:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:59:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:00:34 INFO  : Disconnected from the channel tcfchan#59.
15:00:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:00:35 INFO  : 'fpga -state' command is executed.
15:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:00:35 INFO  : 'jtag frequency' command is executed.
15:00:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:35 INFO  : Context for 'APU' is selected.
15:00:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:00:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:37 INFO  : Context for 'APU' is selected.
15:00:37 INFO  : 'stop' command is executed.
15:00:37 INFO  : 'ps7_init' command is executed.
15:00:37 INFO  : 'ps7_post_config' command is executed.
15:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:38 INFO  : Memory regions updated for context APU
15:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:38 INFO  : 'con' command is executed.
15:00:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:00:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:01:14 INFO  : Disconnected from the channel tcfchan#60.
15:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:01:15 INFO  : 'fpga -state' command is executed.
15:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:01:15 INFO  : 'jtag frequency' command is executed.
15:01:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:15 INFO  : Context for 'APU' is selected.
15:01:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:17 INFO  : Context for 'APU' is selected.
15:01:17 INFO  : 'stop' command is executed.
15:01:17 INFO  : 'ps7_init' command is executed.
15:01:17 INFO  : 'ps7_post_config' command is executed.
15:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:17 INFO  : Memory regions updated for context APU
15:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:18 INFO  : 'con' command is executed.
15:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:01:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:01:54 INFO  : Disconnected from the channel tcfchan#61.
15:01:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:01:55 INFO  : 'fpga -state' command is executed.
15:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:01:55 INFO  : 'jtag frequency' command is executed.
15:01:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:55 INFO  : Context for 'APU' is selected.
15:01:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:01:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:57 INFO  : Context for 'APU' is selected.
15:01:57 INFO  : 'stop' command is executed.
15:01:57 INFO  : 'ps7_init' command is executed.
15:01:57 INFO  : 'ps7_post_config' command is executed.
15:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:58 INFO  : Memory regions updated for context APU
15:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:58 INFO  : 'con' command is executed.
15:01:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:01:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:02:28 INFO  : Disconnected from the channel tcfchan#62.
15:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:02:29 INFO  : 'fpga -state' command is executed.
15:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:02:29 INFO  : 'jtag frequency' command is executed.
15:02:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:29 INFO  : Context for 'APU' is selected.
15:02:31 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:02:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:31 INFO  : Context for 'APU' is selected.
15:02:31 INFO  : 'stop' command is executed.
15:02:31 INFO  : 'ps7_init' command is executed.
15:02:31 INFO  : 'ps7_post_config' command is executed.
15:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:32 INFO  : Memory regions updated for context APU
15:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:32 INFO  : 'con' command is executed.
15:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:02:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:03:01 INFO  : Disconnected from the channel tcfchan#63.
15:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:03:02 INFO  : 'fpga -state' command is executed.
15:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:03:02 INFO  : 'jtag frequency' command is executed.
15:03:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:02 INFO  : Context for 'APU' is selected.
15:03:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:04 INFO  : Context for 'APU' is selected.
15:03:04 INFO  : 'stop' command is executed.
15:03:04 INFO  : 'ps7_init' command is executed.
15:03:04 INFO  : 'ps7_post_config' command is executed.
15:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:05 INFO  : Memory regions updated for context APU
15:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:05 INFO  : 'con' command is executed.
15:03:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:03:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:03:41 INFO  : Disconnected from the channel tcfchan#64.
15:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:03:42 INFO  : 'fpga -state' command is executed.
15:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:03:42 INFO  : 'jtag frequency' command is executed.
15:03:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:42 INFO  : Context for 'APU' is selected.
15:03:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:44 INFO  : Context for 'APU' is selected.
15:03:44 INFO  : 'stop' command is executed.
15:03:44 INFO  : 'ps7_init' command is executed.
15:03:44 INFO  : 'ps7_post_config' command is executed.
15:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:44 INFO  : Memory regions updated for context APU
15:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:44 INFO  : 'con' command is executed.
15:03:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:03:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:04:10 INFO  : Disconnected from the channel tcfchan#65.
15:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:04:11 INFO  : 'fpga -state' command is executed.
15:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:04:11 INFO  : 'jtag frequency' command is executed.
15:04:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:11 INFO  : Context for 'APU' is selected.
15:04:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:04:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:13 INFO  : Context for 'APU' is selected.
15:04:13 INFO  : 'stop' command is executed.
15:04:13 INFO  : 'ps7_init' command is executed.
15:04:13 INFO  : 'ps7_post_config' command is executed.
15:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:14 INFO  : Memory regions updated for context APU
15:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:14 INFO  : 'con' command is executed.
15:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:04:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:11:48 INFO  : Disconnected from the channel tcfchan#66.
15:11:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:11:49 INFO  : 'fpga -state' command is executed.
15:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:11:49 INFO  : 'jtag frequency' command is executed.
15:11:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:49 INFO  : Context for 'APU' is selected.
15:11:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:51 INFO  : Context for 'APU' is selected.
15:11:51 INFO  : 'stop' command is executed.
15:11:51 INFO  : 'ps7_init' command is executed.
15:11:51 INFO  : 'ps7_post_config' command is executed.
15:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:51 INFO  : Memory regions updated for context APU
15:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:51 INFO  : 'con' command is executed.
15:11:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:11:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:12:20 INFO  : Disconnected from the channel tcfchan#67.
15:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:12:22 INFO  : 'fpga -state' command is executed.
15:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:12:22 INFO  : 'jtag frequency' command is executed.
15:12:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:22 INFO  : Context for 'APU' is selected.
15:12:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:12:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:24 INFO  : Context for 'APU' is selected.
15:12:24 INFO  : 'stop' command is executed.
15:12:24 INFO  : 'ps7_init' command is executed.
15:12:24 INFO  : 'ps7_post_config' command is executed.
15:12:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:24 INFO  : Memory regions updated for context APU
15:12:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:24 INFO  : 'con' command is executed.
15:12:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:12:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:12:56 INFO  : Disconnected from the channel tcfchan#68.
15:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:12:57 INFO  : 'fpga -state' command is executed.
15:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:12:58 INFO  : 'jtag frequency' command is executed.
15:12:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:58 INFO  : Context for 'APU' is selected.
15:12:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:12:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:00 INFO  : Context for 'APU' is selected.
15:13:00 INFO  : 'stop' command is executed.
15:13:00 INFO  : 'ps7_init' command is executed.
15:13:00 INFO  : 'ps7_post_config' command is executed.
15:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:00 INFO  : Memory regions updated for context APU
15:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:00 INFO  : 'con' command is executed.
15:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:13:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:49:17 INFO  : Disconnected from the channel tcfchan#69.
15:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:49:18 INFO  : 'fpga -state' command is executed.
15:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:49:18 INFO  : 'jtag frequency' command is executed.
15:49:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:18 INFO  : Context for 'APU' is selected.
15:49:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:49:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:20 INFO  : Context for 'APU' is selected.
15:49:20 INFO  : 'stop' command is executed.
15:49:20 INFO  : 'ps7_init' command is executed.
15:49:20 INFO  : 'ps7_post_config' command is executed.
15:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:20 INFO  : Memory regions updated for context APU
15:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:20 INFO  : 'con' command is executed.
15:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:49:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:52:49 INFO  : Disconnected from the channel tcfchan#70.
15:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:52:50 INFO  : 'fpga -state' command is executed.
15:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:52:51 INFO  : 'jtag frequency' command is executed.
15:52:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:51 INFO  : Context for 'APU' is selected.
15:52:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:53 INFO  : Context for 'APU' is selected.
15:52:53 INFO  : 'stop' command is executed.
15:52:53 INFO  : 'ps7_init' command is executed.
15:52:53 INFO  : 'ps7_post_config' command is executed.
15:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:53 INFO  : Memory regions updated for context APU
15:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:53 INFO  : 'con' command is executed.
15:52:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:52:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:27:00 INFO  : Disconnected from the channel tcfchan#71.
17:27:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:27:01 INFO  : 'fpga -state' command is executed.
17:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:27:01 INFO  : 'jtag frequency' command is executed.
17:27:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:01 INFO  : Context for 'APU' is selected.
17:27:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:27:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:03 INFO  : Context for 'APU' is selected.
17:27:03 INFO  : 'stop' command is executed.
17:27:03 INFO  : 'ps7_init' command is executed.
17:27:03 INFO  : 'ps7_post_config' command is executed.
17:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:04 INFO  : Memory regions updated for context APU
17:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:04 INFO  : 'con' command is executed.
17:27:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:27:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:27:43 INFO  : Disconnected from the channel tcfchan#72.
17:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:27:44 INFO  : 'fpga -state' command is executed.
17:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:27:45 INFO  : 'jtag frequency' command is executed.
17:27:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:45 INFO  : Context for 'APU' is selected.
17:27:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:46 INFO  : Context for 'APU' is selected.
17:27:47 INFO  : 'stop' command is executed.
17:27:47 INFO  : 'ps7_init' command is executed.
17:27:47 INFO  : 'ps7_post_config' command is executed.
17:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:48 INFO  : Memory regions updated for context APU
17:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:48 INFO  : 'con' command is executed.
17:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:27:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:28:30 INFO  : Disconnected from the channel tcfchan#73.
17:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:28:31 INFO  : 'fpga -state' command is executed.
17:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:28:31 INFO  : 'jtag frequency' command is executed.
17:28:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:31 INFO  : Context for 'APU' is selected.
17:28:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:33 INFO  : Context for 'APU' is selected.
17:28:33 INFO  : 'stop' command is executed.
17:28:33 INFO  : 'ps7_init' command is executed.
17:28:33 INFO  : 'ps7_post_config' command is executed.
17:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:33 INFO  : Memory regions updated for context APU
17:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:33 INFO  : 'con' command is executed.
17:28:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:28:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:51:50 INFO  : Disconnected from the channel tcfchan#74.
17:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:51:51 INFO  : 'fpga -state' command is executed.
17:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:51:51 INFO  : 'jtag frequency' command is executed.
17:51:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:51 INFO  : Context for 'APU' is selected.
17:51:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:51:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:53 INFO  : Context for 'APU' is selected.
17:51:53 INFO  : 'stop' command is executed.
17:51:53 INFO  : 'ps7_init' command is executed.
17:51:53 INFO  : 'ps7_post_config' command is executed.
17:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:53 INFO  : Memory regions updated for context APU
17:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:53 INFO  : 'con' command is executed.
17:51:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:51:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:52:49 INFO  : Disconnected from the channel tcfchan#75.
17:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:52:50 INFO  : 'fpga -state' command is executed.
17:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:52:50 INFO  : 'jtag frequency' command is executed.
17:52:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:50 INFO  : Context for 'APU' is selected.
17:52:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:52 INFO  : Context for 'APU' is selected.
17:52:52 INFO  : 'stop' command is executed.
17:52:52 INFO  : 'ps7_init' command is executed.
17:52:52 INFO  : 'ps7_post_config' command is executed.
17:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:53 INFO  : Memory regions updated for context APU
17:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:53 INFO  : 'con' command is executed.
17:52:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:52:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:11:56 INFO  : Disconnected from the channel tcfchan#76.
18:11:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:11:57 INFO  : 'fpga -state' command is executed.
18:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:11:57 INFO  : 'jtag frequency' command is executed.
18:11:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:57 INFO  : Context for 'APU' is selected.
18:11:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:00 INFO  : Context for 'APU' is selected.
18:12:00 INFO  : 'stop' command is executed.
18:12:00 INFO  : 'ps7_init' command is executed.
18:12:00 INFO  : 'ps7_post_config' command is executed.
18:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:00 INFO  : Memory regions updated for context APU
18:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:01 INFO  : 'con' command is executed.
18:12:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:12:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:13:09 INFO  : Disconnected from the channel tcfchan#77.
18:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:13:10 INFO  : 'fpga -state' command is executed.
18:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:13:10 INFO  : 'jtag frequency' command is executed.
18:13:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:10 INFO  : Context for 'APU' is selected.
18:13:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:12 INFO  : Context for 'APU' is selected.
18:13:12 INFO  : 'stop' command is executed.
18:13:12 INFO  : 'ps7_init' command is executed.
18:13:12 INFO  : 'ps7_post_config' command is executed.
18:13:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:13 INFO  : Memory regions updated for context APU
18:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:13 INFO  : 'con' command is executed.
18:13:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:13:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:16:36 INFO  : Disconnected from the channel tcfchan#78.
18:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:16:37 INFO  : 'fpga -state' command is executed.
18:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:16:37 INFO  : 'jtag frequency' command is executed.
18:16:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:37 INFO  : Context for 'APU' is selected.
18:16:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:16:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:39 INFO  : Context for 'APU' is selected.
18:16:39 INFO  : 'stop' command is executed.
18:16:40 INFO  : 'ps7_init' command is executed.
18:16:40 INFO  : 'ps7_post_config' command is executed.
18:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:40 INFO  : Memory regions updated for context APU
18:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:40 INFO  : 'con' command is executed.
18:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:16:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:16:58 INFO  : Disconnected from the channel tcfchan#79.
18:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:16:59 INFO  : 'fpga -state' command is executed.
18:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:17:00 INFO  : 'jtag frequency' command is executed.
18:17:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:00 INFO  : Context for 'APU' is selected.
18:17:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:01 INFO  : Context for 'APU' is selected.
18:17:02 INFO  : 'stop' command is executed.
18:17:02 INFO  : 'ps7_init' command is executed.
18:17:02 INFO  : 'ps7_post_config' command is executed.
18:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:03 INFO  : Memory regions updated for context APU
18:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:03 INFO  : 'con' command is executed.
18:17:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:17:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:17:16 INFO  : Disconnected from the channel tcfchan#80.
18:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:17:17 INFO  : 'fpga -state' command is executed.
18:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:17:17 INFO  : 'jtag frequency' command is executed.
18:17:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:17 INFO  : Context for 'APU' is selected.
18:17:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:19 INFO  : Context for 'APU' is selected.
18:17:19 INFO  : 'stop' command is executed.
18:17:20 INFO  : 'ps7_init' command is executed.
18:17:20 INFO  : 'ps7_post_config' command is executed.
18:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:20 INFO  : Memory regions updated for context APU
18:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:20 INFO  : 'con' command is executed.
18:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:17:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:17:35 INFO  : Disconnected from the channel tcfchan#81.
18:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:17:36 INFO  : 'fpga -state' command is executed.
18:17:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:17:36 INFO  : 'jtag frequency' command is executed.
18:17:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:36 INFO  : Context for 'APU' is selected.
18:17:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:38 INFO  : Context for 'APU' is selected.
18:17:38 INFO  : 'stop' command is executed.
18:17:39 INFO  : 'ps7_init' command is executed.
18:17:39 INFO  : 'ps7_post_config' command is executed.
18:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:39 INFO  : Memory regions updated for context APU
18:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:39 INFO  : 'con' command is executed.
18:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:17:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:17:58 INFO  : Disconnected from the channel tcfchan#82.
18:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:17:59 INFO  : 'fpga -state' command is executed.
18:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:17:59 INFO  : 'jtag frequency' command is executed.
18:17:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:59 INFO  : Context for 'APU' is selected.
18:18:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:01 INFO  : Context for 'APU' is selected.
18:18:01 INFO  : 'stop' command is executed.
18:18:01 INFO  : 'ps7_init' command is executed.
18:18:01 INFO  : 'ps7_post_config' command is executed.
18:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:02 INFO  : Memory regions updated for context APU
18:18:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:02 INFO  : 'con' command is executed.
18:18:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:18:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:18:19 INFO  : Disconnected from the channel tcfchan#83.
18:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:18:20 INFO  : 'fpga -state' command is executed.
18:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:18:20 INFO  : 'jtag frequency' command is executed.
18:18:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:20 INFO  : Context for 'APU' is selected.
18:18:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:22 INFO  : Context for 'APU' is selected.
18:18:22 INFO  : 'stop' command is executed.
18:18:22 INFO  : 'ps7_init' command is executed.
18:18:22 INFO  : 'ps7_post_config' command is executed.
18:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:23 INFO  : Memory regions updated for context APU
18:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:23 INFO  : 'con' command is executed.
18:18:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:18:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:18:44 INFO  : Disconnected from the channel tcfchan#84.
18:18:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:18:45 INFO  : 'fpga -state' command is executed.
18:18:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:18:45 INFO  : 'jtag frequency' command is executed.
18:18:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:45 INFO  : Context for 'APU' is selected.
18:18:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:47 INFO  : Context for 'APU' is selected.
18:18:47 INFO  : 'stop' command is executed.
18:18:48 INFO  : 'ps7_init' command is executed.
18:18:48 INFO  : 'ps7_post_config' command is executed.
18:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:48 INFO  : Memory regions updated for context APU
18:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:48 INFO  : 'con' command is executed.
18:18:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:18:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:24:28 INFO  : Disconnected from the channel tcfchan#85.
18:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:24:29 INFO  : 'fpga -state' command is executed.
18:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:24:29 INFO  : 'jtag frequency' command is executed.
18:24:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:29 INFO  : Context for 'APU' is selected.
18:24:31 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:31 INFO  : Context for 'APU' is selected.
18:24:31 INFO  : 'stop' command is executed.
18:24:31 INFO  : 'ps7_init' command is executed.
18:24:31 INFO  : 'ps7_post_config' command is executed.
18:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:32 INFO  : Memory regions updated for context APU
18:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:32 INFO  : 'con' command is executed.
18:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:24:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:24:42 INFO  : Disconnected from the channel tcfchan#86.
18:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:24:43 INFO  : 'fpga -state' command is executed.
18:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:24:43 INFO  : 'jtag frequency' command is executed.
18:24:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:44 INFO  : Context for 'APU' is selected.
18:24:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:45 INFO  : Context for 'APU' is selected.
18:24:45 INFO  : 'stop' command is executed.
18:24:46 INFO  : 'ps7_init' command is executed.
18:24:46 INFO  : 'ps7_post_config' command is executed.
18:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:46 INFO  : Memory regions updated for context APU
18:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:46 INFO  : 'con' command is executed.
18:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:24:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:26:47 INFO  : Disconnected from the channel tcfchan#87.
18:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:26:48 INFO  : 'fpga -state' command is executed.
18:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:26:48 INFO  : 'jtag frequency' command is executed.
18:26:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:48 INFO  : Context for 'APU' is selected.
18:26:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:50 INFO  : Context for 'APU' is selected.
18:26:50 INFO  : 'stop' command is executed.
18:26:50 INFO  : 'ps7_init' command is executed.
18:26:50 INFO  : 'ps7_post_config' command is executed.
18:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:51 INFO  : Memory regions updated for context APU
18:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:51 INFO  : 'con' command is executed.
18:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:26:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:27:09 INFO  : Disconnected from the channel tcfchan#88.
18:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:27:10 INFO  : 'fpga -state' command is executed.
18:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:27:10 INFO  : 'jtag frequency' command is executed.
18:27:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:10 INFO  : Context for 'APU' is selected.
18:27:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:12 INFO  : Context for 'APU' is selected.
18:27:12 INFO  : 'stop' command is executed.
18:27:12 INFO  : 'ps7_init' command is executed.
18:27:12 INFO  : 'ps7_post_config' command is executed.
18:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:13 INFO  : Memory regions updated for context APU
18:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:13 INFO  : 'con' command is executed.
18:27:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:27:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:55:23 INFO  : Disconnected from the channel tcfchan#89.
18:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:55:24 INFO  : 'fpga -state' command is executed.
18:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:55:25 INFO  : 'jtag frequency' command is executed.
18:55:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:25 INFO  : Context for 'APU' is selected.
18:55:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:26 INFO  : Context for 'APU' is selected.
18:55:26 INFO  : 'stop' command is executed.
18:55:27 INFO  : 'ps7_init' command is executed.
18:55:27 INFO  : 'ps7_post_config' command is executed.
18:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:27 INFO  : Memory regions updated for context APU
18:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:27 INFO  : 'con' command is executed.
18:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:55:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:56:11 INFO  : Disconnected from the channel tcfchan#90.
18:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:56:12 INFO  : 'fpga -state' command is executed.
18:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:56:12 INFO  : 'jtag frequency' command is executed.
18:56:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:12 INFO  : Context for 'APU' is selected.
18:56:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:14 INFO  : Context for 'APU' is selected.
18:56:14 INFO  : 'stop' command is executed.
18:56:14 INFO  : 'ps7_init' command is executed.
18:56:14 INFO  : 'ps7_post_config' command is executed.
18:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:15 INFO  : Memory regions updated for context APU
18:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:15 INFO  : 'con' command is executed.
18:56:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:56:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:17:20 INFO  : Disconnected from the channel tcfchan#91.
19:17:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:17:21 INFO  : 'fpga -state' command is executed.
19:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:17:21 INFO  : 'jtag frequency' command is executed.
19:17:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:21 INFO  : Context for 'APU' is selected.
19:17:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:23 INFO  : Context for 'APU' is selected.
19:17:23 INFO  : 'stop' command is executed.
19:17:24 INFO  : 'ps7_init' command is executed.
19:17:24 INFO  : 'ps7_post_config' command is executed.
19:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:24 INFO  : Memory regions updated for context APU
19:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:24 INFO  : 'con' command is executed.
19:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:17:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:19:06 INFO  : Disconnected from the channel tcfchan#92.
19:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:19:07 INFO  : 'fpga -state' command is executed.
19:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:19:07 INFO  : 'jtag frequency' command is executed.
19:19:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:07 INFO  : Context for 'APU' is selected.
19:19:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:19:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:09 INFO  : Context for 'APU' is selected.
19:19:09 INFO  : 'stop' command is executed.
19:19:10 INFO  : 'ps7_init' command is executed.
19:19:10 INFO  : 'ps7_post_config' command is executed.
19:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:10 INFO  : Memory regions updated for context APU
19:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:10 INFO  : 'con' command is executed.
19:19:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:19:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:21:33 INFO  : Disconnected from the channel tcfchan#93.
19:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:21:34 INFO  : 'fpga -state' command is executed.
19:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:21:34 INFO  : 'jtag frequency' command is executed.
19:21:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:34 INFO  : Context for 'APU' is selected.
19:21:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:36 INFO  : Context for 'APU' is selected.
19:21:36 INFO  : 'stop' command is executed.
19:21:37 INFO  : 'ps7_init' command is executed.
19:21:37 INFO  : 'ps7_post_config' command is executed.
19:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:37 INFO  : Memory regions updated for context APU
19:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:37 INFO  : 'con' command is executed.
19:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:21:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:22:22 INFO  : Disconnected from the channel tcfchan#94.
19:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:22:23 INFO  : 'fpga -state' command is executed.
19:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:22:23 INFO  : 'jtag frequency' command is executed.
19:22:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:23 INFO  : Context for 'APU' is selected.
19:22:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:25 INFO  : Context for 'APU' is selected.
19:22:25 INFO  : 'stop' command is executed.
19:22:25 INFO  : 'ps7_init' command is executed.
19:22:25 INFO  : 'ps7_post_config' command is executed.
19:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:26 INFO  : Memory regions updated for context APU
19:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:26 INFO  : 'con' command is executed.
19:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:22:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:22:40 INFO  : Disconnected from the channel tcfchan#95.
19:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:22:41 INFO  : 'fpga -state' command is executed.
19:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:22:41 INFO  : 'jtag frequency' command is executed.
19:22:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:41 INFO  : Context for 'APU' is selected.
19:22:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:43 INFO  : Context for 'APU' is selected.
19:22:43 INFO  : 'stop' command is executed.
19:22:43 INFO  : 'ps7_init' command is executed.
19:22:43 INFO  : 'ps7_post_config' command is executed.
19:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:44 INFO  : Memory regions updated for context APU
19:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:44 INFO  : 'con' command is executed.
19:22:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:22:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:32:45 INFO  : Disconnected from the channel tcfchan#96.
20:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:32:46 INFO  : 'fpga -state' command is executed.
20:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:32:46 INFO  : 'jtag frequency' command is executed.
20:32:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:46 INFO  : Context for 'APU' is selected.
20:32:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:48 INFO  : Context for 'APU' is selected.
20:32:48 INFO  : 'stop' command is executed.
20:32:49 INFO  : 'ps7_init' command is executed.
20:32:49 INFO  : 'ps7_post_config' command is executed.
20:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:49 INFO  : Memory regions updated for context APU
20:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:49 INFO  : 'con' command is executed.
20:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:32:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:33:49 INFO  : Disconnected from the channel tcfchan#97.
20:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:33:50 INFO  : 'fpga -state' command is executed.
20:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:33:50 INFO  : 'jtag frequency' command is executed.
20:33:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:50 INFO  : Context for 'APU' is selected.
20:33:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:52 INFO  : Context for 'APU' is selected.
20:33:52 INFO  : 'stop' command is executed.
20:33:53 INFO  : 'ps7_init' command is executed.
20:33:53 INFO  : 'ps7_post_config' command is executed.
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:53 INFO  : Memory regions updated for context APU
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : 'con' command is executed.
20:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:33:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:36:06 INFO  : Disconnected from the channel tcfchan#98.
20:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:36:08 INFO  : 'fpga -state' command is executed.
20:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:36:08 INFO  : 'jtag frequency' command is executed.
20:36:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:08 INFO  : Context for 'APU' is selected.
20:36:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:11 INFO  : Context for 'APU' is selected.
20:36:11 INFO  : 'stop' command is executed.
20:36:11 INFO  : 'ps7_init' command is executed.
20:36:11 INFO  : 'ps7_post_config' command is executed.
20:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:12 INFO  : Memory regions updated for context APU
20:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:12 INFO  : 'con' command is executed.
20:36:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:36:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:38:31 INFO  : Disconnected from the channel tcfchan#99.
20:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:38:33 INFO  : 'fpga -state' command is executed.
20:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:38:33 INFO  : 'jtag frequency' command is executed.
20:38:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:33 INFO  : Context for 'APU' is selected.
20:38:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:35 INFO  : Context for 'APU' is selected.
20:38:35 INFO  : 'stop' command is executed.
20:38:35 INFO  : 'ps7_init' command is executed.
20:38:35 INFO  : 'ps7_post_config' command is executed.
20:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:36 INFO  : Memory regions updated for context APU
20:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:36 INFO  : 'con' command is executed.
20:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:38:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:39:22 INFO  : Disconnected from the channel tcfchan#100.
20:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:39:23 INFO  : 'fpga -state' command is executed.
20:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:39:23 INFO  : 'jtag frequency' command is executed.
20:39:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:23 INFO  : Context for 'APU' is selected.
20:39:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:25 INFO  : Context for 'APU' is selected.
20:39:25 INFO  : 'stop' command is executed.
20:39:26 INFO  : 'ps7_init' command is executed.
20:39:26 INFO  : 'ps7_post_config' command is executed.
20:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:26 INFO  : Memory regions updated for context APU
20:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:26 INFO  : 'con' command is executed.
20:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:39:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:40:32 INFO  : Disconnected from the channel tcfchan#101.
20:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:40:33 INFO  : 'fpga -state' command is executed.
20:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:40:33 INFO  : 'jtag frequency' command is executed.
20:40:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:34 INFO  : Context for 'APU' is selected.
20:40:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:35 INFO  : Context for 'APU' is selected.
20:40:35 INFO  : 'stop' command is executed.
20:40:36 INFO  : 'ps7_init' command is executed.
20:40:36 INFO  : 'ps7_post_config' command is executed.
20:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:36 INFO  : Memory regions updated for context APU
20:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:36 INFO  : 'con' command is executed.
20:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:40:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:57:31 INFO  : Disconnected from the channel tcfchan#102.
20:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:57:32 INFO  : 'fpga -state' command is executed.
20:57:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:57:33 INFO  : 'jtag frequency' command is executed.
20:57:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:33 INFO  : Context for 'APU' is selected.
20:57:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:57:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:35 INFO  : Context for 'APU' is selected.
20:57:35 INFO  : 'stop' command is executed.
20:57:36 INFO  : 'ps7_init' command is executed.
20:57:36 INFO  : 'ps7_post_config' command is executed.
20:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:36 INFO  : Memory regions updated for context APU
20:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:37 INFO  : 'con' command is executed.
20:57:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:57:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:58:38 INFO  : Disconnected from the channel tcfchan#103.
20:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:58:39 INFO  : 'fpga -state' command is executed.
20:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:58:39 INFO  : 'jtag frequency' command is executed.
20:58:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:39 INFO  : Context for 'APU' is selected.
20:58:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:58:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:41 INFO  : Context for 'APU' is selected.
20:58:41 INFO  : 'stop' command is executed.
20:58:41 INFO  : 'ps7_init' command is executed.
20:58:41 INFO  : 'ps7_post_config' command is executed.
20:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:42 INFO  : Memory regions updated for context APU
20:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:42 INFO  : 'con' command is executed.
20:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:58:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:10:39 INFO  : Disconnected from the channel tcfchan#104.
21:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:10:41 INFO  : 'fpga -state' command is executed.
21:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:10:41 INFO  : 'jtag frequency' command is executed.
21:10:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:41 INFO  : Context for 'APU' is selected.
21:10:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:43 INFO  : Context for 'APU' is selected.
21:10:43 INFO  : 'stop' command is executed.
21:10:44 INFO  : 'ps7_init' command is executed.
21:10:44 INFO  : 'ps7_post_config' command is executed.
21:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:44 INFO  : Memory regions updated for context APU
21:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:45 INFO  : 'con' command is executed.
21:10:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:10:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:24:40 INFO  : Disconnected from the channel tcfchan#105.
21:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:24:41 INFO  : 'fpga -state' command is executed.
21:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:24:41 INFO  : 'jtag frequency' command is executed.
21:24:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:41 INFO  : Context for 'APU' is selected.
21:24:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:44 INFO  : Context for 'APU' is selected.
21:24:44 INFO  : 'stop' command is executed.
21:24:45 INFO  : 'ps7_init' command is executed.
21:24:45 INFO  : 'ps7_post_config' command is executed.
21:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:45 INFO  : Memory regions updated for context APU
21:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:45 INFO  : 'con' command is executed.
21:24:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:24:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:26:00 INFO  : Disconnected from the channel tcfchan#106.
21:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:26:01 INFO  : 'fpga -state' command is executed.
21:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:26:01 INFO  : 'jtag frequency' command is executed.
21:26:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:01 INFO  : Context for 'APU' is selected.
21:26:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:03 INFO  : Context for 'APU' is selected.
21:26:03 INFO  : 'stop' command is executed.
21:26:04 INFO  : 'ps7_init' command is executed.
21:26:04 INFO  : 'ps7_post_config' command is executed.
21:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:04 INFO  : Memory regions updated for context APU
21:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:04 INFO  : 'con' command is executed.
21:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:26:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:34:21 INFO  : Disconnected from the channel tcfchan#107.
22:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:34:22 INFO  : 'fpga -state' command is executed.
22:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:34:22 INFO  : 'jtag frequency' command is executed.
22:34:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:22 INFO  : Context for 'APU' is selected.
22:34:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:25 INFO  : Context for 'APU' is selected.
22:34:25 INFO  : 'stop' command is executed.
22:34:25 INFO  : 'ps7_init' command is executed.
22:34:25 INFO  : 'ps7_post_config' command is executed.
22:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:26 INFO  : Memory regions updated for context APU
22:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:26 INFO  : 'con' command is executed.
22:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:34:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:30:06 INFO  : Disconnected from the channel tcfchan#108.
23:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:30:07 INFO  : 'fpga -state' command is executed.
23:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:30:07 INFO  : 'jtag frequency' command is executed.
23:30:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:07 INFO  : Context for 'APU' is selected.
23:30:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:10 INFO  : Context for 'APU' is selected.
23:30:10 INFO  : 'stop' command is executed.
23:30:11 INFO  : 'ps7_init' command is executed.
23:30:11 INFO  : 'ps7_post_config' command is executed.
23:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:11 INFO  : Memory regions updated for context APU
23:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:11 INFO  : 'con' command is executed.
23:30:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:30:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:49:27 INFO  : Disconnected from the channel tcfchan#109.
23:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:49:28 INFO  : 'fpga -state' command is executed.
23:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:49:28 INFO  : 'jtag frequency' command is executed.
23:49:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:28 INFO  : Context for 'APU' is selected.
23:49:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:30 INFO  : Context for 'APU' is selected.
23:49:30 INFO  : 'stop' command is executed.
23:49:30 INFO  : 'ps7_init' command is executed.
23:49:30 INFO  : 'ps7_post_config' command is executed.
23:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:31 INFO  : Memory regions updated for context APU
23:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:31 INFO  : 'con' command is executed.
23:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:49:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:51:50 INFO  : Disconnected from the channel tcfchan#110.
23:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:51:51 INFO  : 'fpga -state' command is executed.
23:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:51:51 INFO  : 'jtag frequency' command is executed.
23:51:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:51 INFO  : Context for 'APU' is selected.
23:51:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:53 INFO  : Context for 'APU' is selected.
23:51:53 INFO  : 'stop' command is executed.
23:51:53 INFO  : 'ps7_init' command is executed.
23:51:53 INFO  : 'ps7_post_config' command is executed.
23:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:53 INFO  : Memory regions updated for context APU
23:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:53 INFO  : 'con' command is executed.
23:51:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:51:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:53:51 INFO  : Disconnected from the channel tcfchan#111.
23:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:53:52 INFO  : 'fpga -state' command is executed.
23:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:53:52 INFO  : 'jtag frequency' command is executed.
23:53:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:52 INFO  : Context for 'APU' is selected.
23:53:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:54 INFO  : Context for 'APU' is selected.
23:53:54 INFO  : 'stop' command is executed.
23:53:55 INFO  : 'ps7_init' command is executed.
23:53:55 INFO  : 'ps7_post_config' command is executed.
23:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:55 INFO  : Memory regions updated for context APU
23:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:55 INFO  : 'con' command is executed.
23:53:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:53:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:56:04 INFO  : Disconnected from the channel tcfchan#112.
23:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:56:05 INFO  : 'fpga -state' command is executed.
23:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:56:06 INFO  : 'jtag frequency' command is executed.
23:56:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:06 INFO  : Context for 'APU' is selected.
23:56:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:07 INFO  : Context for 'APU' is selected.
23:56:07 INFO  : 'stop' command is executed.
23:56:08 INFO  : 'ps7_init' command is executed.
23:56:08 INFO  : 'ps7_post_config' command is executed.
23:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:08 INFO  : Memory regions updated for context APU
23:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:08 INFO  : 'con' command is executed.
23:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:56:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:10:28 INFO  : Disconnected from the channel tcfchan#113.
00:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:10:29 INFO  : 'fpga -state' command is executed.
00:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:10:29 INFO  : 'jtag frequency' command is executed.
00:10:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:30 INFO  : Context for 'APU' is selected.
00:10:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:32 INFO  : Context for 'APU' is selected.
00:10:32 INFO  : 'stop' command is executed.
00:10:32 INFO  : 'ps7_init' command is executed.
00:10:32 INFO  : 'ps7_post_config' command is executed.
00:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:33 INFO  : Memory regions updated for context APU
00:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:33 INFO  : 'con' command is executed.
00:10:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:10:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:12:47 INFO  : Disconnected from the channel tcfchan#114.
00:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:12:48 INFO  : 'fpga -state' command is executed.
00:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:12:48 INFO  : 'jtag frequency' command is executed.
00:12:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:48 INFO  : Context for 'APU' is selected.
00:12:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:50 INFO  : Context for 'APU' is selected.
00:12:50 INFO  : 'stop' command is executed.
00:12:51 INFO  : 'ps7_init' command is executed.
00:12:51 INFO  : 'ps7_post_config' command is executed.
00:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:51 INFO  : Memory regions updated for context APU
00:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:51 INFO  : 'con' command is executed.
00:12:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:12:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:13:19 INFO  : Disconnected from the channel tcfchan#115.
00:13:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:13:21 INFO  : 'fpga -state' command is executed.
00:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:13:21 INFO  : 'jtag frequency' command is executed.
00:13:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:21 INFO  : Context for 'APU' is selected.
00:13:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:22 INFO  : Context for 'APU' is selected.
00:13:23 INFO  : 'stop' command is executed.
00:13:23 INFO  : 'ps7_init' command is executed.
00:13:23 INFO  : 'ps7_post_config' command is executed.
00:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:23 INFO  : Memory regions updated for context APU
00:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:23 INFO  : 'con' command is executed.
00:13:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:13:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:19:10 INFO  : Disconnected from the channel tcfchan#116.
00:19:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:19:12 INFO  : 'fpga -state' command is executed.
00:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:19:12 INFO  : 'jtag frequency' command is executed.
00:19:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:12 INFO  : Context for 'APU' is selected.
00:19:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:14 INFO  : Context for 'APU' is selected.
00:19:14 INFO  : 'stop' command is executed.
00:19:15 INFO  : 'ps7_init' command is executed.
00:19:15 INFO  : 'ps7_post_config' command is executed.
00:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:15 INFO  : Memory regions updated for context APU
00:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:15 INFO  : 'con' command is executed.
00:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:19:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:19:38 INFO  : Disconnected from the channel tcfchan#117.
00:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:19:39 INFO  : 'fpga -state' command is executed.
00:19:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:19:39 INFO  : 'jtag frequency' command is executed.
00:19:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:39 INFO  : Context for 'APU' is selected.
00:19:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:41 INFO  : Context for 'APU' is selected.
00:19:41 INFO  : 'stop' command is executed.
00:19:41 INFO  : 'ps7_init' command is executed.
00:19:41 INFO  : 'ps7_post_config' command is executed.
00:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:42 INFO  : Memory regions updated for context APU
00:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:42 INFO  : 'con' command is executed.
00:19:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:19:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:19:54 INFO  : Disconnected from the channel tcfchan#118.
00:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:19:55 INFO  : 'fpga -state' command is executed.
00:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:19:56 INFO  : 'jtag frequency' command is executed.
00:19:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:56 INFO  : Context for 'APU' is selected.
00:19:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:58 INFO  : Context for 'APU' is selected.
00:19:58 INFO  : 'stop' command is executed.
00:19:58 INFO  : 'ps7_init' command is executed.
00:19:58 INFO  : 'ps7_post_config' command is executed.
00:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:59 INFO  : Memory regions updated for context APU
00:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:59 INFO  : 'con' command is executed.
00:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:19:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:28:18 INFO  : Disconnected from the channel tcfchan#119.
00:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:28:19 INFO  : 'fpga -state' command is executed.
00:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:28:19 INFO  : 'jtag frequency' command is executed.
00:28:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:19 INFO  : Context for 'APU' is selected.
00:28:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:22 INFO  : Context for 'APU' is selected.
00:28:22 INFO  : 'stop' command is executed.
00:28:22 INFO  : 'ps7_init' command is executed.
00:28:22 INFO  : 'ps7_post_config' command is executed.
00:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:23 INFO  : Memory regions updated for context APU
00:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:23 INFO  : 'con' command is executed.
00:28:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:28:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:30:02 INFO  : Disconnected from the channel tcfchan#120.
00:30:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:30:03 INFO  : 'fpga -state' command is executed.
00:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:30:03 INFO  : 'jtag frequency' command is executed.
00:30:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:03 INFO  : Context for 'APU' is selected.
00:30:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:05 INFO  : Context for 'APU' is selected.
00:30:05 INFO  : 'stop' command is executed.
00:30:06 INFO  : 'ps7_init' command is executed.
00:30:06 INFO  : 'ps7_post_config' command is executed.
00:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:06 INFO  : Memory regions updated for context APU
00:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:06 INFO  : 'con' command is executed.
00:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:30:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:46:19 INFO  : Disconnected from the channel tcfchan#121.
00:46:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:46:20 INFO  : 'fpga -state' command is executed.
00:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:46:21 INFO  : 'jtag frequency' command is executed.
00:46:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:21 INFO  : Context for 'APU' is selected.
00:46:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:23 INFO  : Context for 'APU' is selected.
00:46:24 INFO  : 'stop' command is executed.
00:46:24 INFO  : 'ps7_init' command is executed.
00:46:24 INFO  : 'ps7_post_config' command is executed.
00:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:25 INFO  : Memory regions updated for context APU
00:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:25 INFO  : 'con' command is executed.
00:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:46:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:07:34 INFO  : Disconnected from the channel tcfchan#122.
01:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:07:35 INFO  : 'fpga -state' command is executed.
01:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:07:36 INFO  : 'jtag frequency' command is executed.
01:07:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:36 INFO  : Context for 'APU' is selected.
01:07:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:38 INFO  : Context for 'APU' is selected.
01:07:39 INFO  : 'stop' command is executed.
01:07:39 INFO  : 'ps7_init' command is executed.
01:07:39 INFO  : 'ps7_post_config' command is executed.
01:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:40 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:40 INFO  : Memory regions updated for context APU
01:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:40 INFO  : 'con' command is executed.
01:07:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:07:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:08:25 INFO  : Disconnected from the channel tcfchan#123.
01:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:08:26 INFO  : 'fpga -state' command is executed.
01:08:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:08:27 INFO  : 'jtag frequency' command is executed.
01:08:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:27 INFO  : Context for 'APU' is selected.
01:08:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:29 INFO  : Context for 'APU' is selected.
01:08:29 INFO  : 'stop' command is executed.
01:08:29 INFO  : 'ps7_init' command is executed.
01:08:29 INFO  : 'ps7_post_config' command is executed.
01:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:29 INFO  : Memory regions updated for context APU
01:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:30 INFO  : 'con' command is executed.
01:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:08:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:09:47 INFO  : Disconnected from the channel tcfchan#124.
01:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:09:48 INFO  : 'fpga -state' command is executed.
01:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:09:49 INFO  : 'jtag frequency' command is executed.
01:09:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:09:49 INFO  : Context for 'APU' is selected.
01:09:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:09:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:50 INFO  : Context for 'APU' is selected.
01:09:50 INFO  : 'stop' command is executed.
01:09:51 INFO  : 'ps7_init' command is executed.
01:09:51 INFO  : 'ps7_post_config' command is executed.
01:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:51 INFO  : Memory regions updated for context APU
01:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:51 INFO  : 'con' command is executed.
01:09:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:09:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:12:54 INFO  : Disconnected from the channel tcfchan#125.
01:12:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:12:55 INFO  : 'fpga -state' command is executed.
01:12:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:12:55 INFO  : 'jtag frequency' command is executed.
01:12:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:55 INFO  : Context for 'APU' is selected.
01:12:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:12:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:57 INFO  : Context for 'APU' is selected.
01:12:57 INFO  : 'stop' command is executed.
01:12:57 INFO  : 'ps7_init' command is executed.
01:12:57 INFO  : 'ps7_post_config' command is executed.
01:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:58 INFO  : Memory regions updated for context APU
01:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:58 INFO  : 'con' command is executed.
01:12:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:12:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:13:23 INFO  : Disconnected from the channel tcfchan#126.
01:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:13:24 INFO  : 'fpga -state' command is executed.
01:13:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:13:25 INFO  : 'jtag frequency' command is executed.
01:13:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:13:25 INFO  : Context for 'APU' is selected.
01:13:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:13:27 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:27 INFO  : Context for 'APU' is selected.
01:13:27 INFO  : 'stop' command is executed.
01:13:27 INFO  : 'ps7_init' command is executed.
01:13:27 INFO  : 'ps7_post_config' command is executed.
01:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:27 INFO  : Memory regions updated for context APU
01:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:28 INFO  : 'con' command is executed.
01:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:13:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:14:42 INFO  : Disconnected from the channel tcfchan#127.
01:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:14:43 INFO  : 'fpga -state' command is executed.
01:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:14:44 INFO  : 'jtag frequency' command is executed.
01:14:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:14:44 INFO  : Context for 'APU' is selected.
01:14:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:45 INFO  : Context for 'APU' is selected.
01:14:45 INFO  : 'stop' command is executed.
01:14:46 INFO  : 'ps7_init' command is executed.
01:14:46 INFO  : 'ps7_post_config' command is executed.
01:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:46 INFO  : Memory regions updated for context APU
01:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:46 INFO  : 'con' command is executed.
01:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:14:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:15:24 INFO  : Disconnected from the channel tcfchan#128.
01:15:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:15:25 INFO  : 'fpga -state' command is executed.
01:15:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:15:25 INFO  : 'jtag frequency' command is executed.
01:15:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:25 INFO  : Context for 'APU' is selected.
01:15:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:15:27 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:27 INFO  : Context for 'APU' is selected.
01:15:27 INFO  : 'stop' command is executed.
01:15:28 INFO  : 'ps7_init' command is executed.
01:15:28 INFO  : 'ps7_post_config' command is executed.
01:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:28 INFO  : Memory regions updated for context APU
01:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:28 INFO  : 'con' command is executed.
01:15:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:15:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:16:20 INFO  : Disconnected from the channel tcfchan#129.
01:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:16:21 INFO  : 'fpga -state' command is executed.
01:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:16:22 INFO  : 'jtag frequency' command is executed.
01:16:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:22 INFO  : Context for 'APU' is selected.
01:16:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:23 INFO  : Context for 'APU' is selected.
01:16:24 INFO  : 'stop' command is executed.
01:16:24 INFO  : 'ps7_init' command is executed.
01:16:24 INFO  : 'ps7_post_config' command is executed.
01:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:24 INFO  : Memory regions updated for context APU
01:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:24 INFO  : 'con' command is executed.
01:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:16:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:20:44 INFO  : Disconnected from the channel tcfchan#130.
01:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:20:45 INFO  : 'fpga -state' command is executed.
01:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:20:45 INFO  : 'jtag frequency' command is executed.
01:20:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:20:45 INFO  : Context for 'APU' is selected.
01:20:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:47 INFO  : Context for 'APU' is selected.
01:20:47 INFO  : 'stop' command is executed.
01:20:48 INFO  : 'ps7_init' command is executed.
01:20:48 INFO  : 'ps7_post_config' command is executed.
01:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:20:48 INFO  : Memory regions updated for context APU
01:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:48 INFO  : 'con' command is executed.
01:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:20:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:21:14 INFO  : Disconnected from the channel tcfchan#131.
01:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:21:15 INFO  : 'fpga -state' command is executed.
01:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:21:15 INFO  : 'jtag frequency' command is executed.
01:21:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:15 INFO  : Context for 'APU' is selected.
01:21:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:21:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:17 INFO  : Context for 'APU' is selected.
01:21:17 INFO  : 'stop' command is executed.
01:21:18 INFO  : 'ps7_init' command is executed.
01:21:18 INFO  : 'ps7_post_config' command is executed.
01:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:18 INFO  : Memory regions updated for context APU
01:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:18 INFO  : 'con' command is executed.
01:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:21:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:21:41 INFO  : Disconnected from the channel tcfchan#132.
01:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:21:42 INFO  : 'fpga -state' command is executed.
01:21:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:21:42 INFO  : 'jtag frequency' command is executed.
01:21:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:42 INFO  : Context for 'APU' is selected.
01:21:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:21:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:44 INFO  : Context for 'APU' is selected.
01:21:44 INFO  : 'stop' command is executed.
01:21:44 INFO  : 'ps7_init' command is executed.
01:21:44 INFO  : 'ps7_post_config' command is executed.
01:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:45 INFO  : Memory regions updated for context APU
01:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:45 INFO  : 'con' command is executed.
01:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:21:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:22:17 INFO  : Disconnected from the channel tcfchan#133.
01:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:22:18 INFO  : 'fpga -state' command is executed.
01:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:22:18 INFO  : 'jtag frequency' command is executed.
01:22:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:22:18 INFO  : Context for 'APU' is selected.
01:22:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:22:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:20 INFO  : Context for 'APU' is selected.
01:22:20 INFO  : 'stop' command is executed.
01:22:20 INFO  : 'ps7_init' command is executed.
01:22:20 INFO  : 'ps7_post_config' command is executed.
01:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:21 INFO  : Memory regions updated for context APU
01:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:21 INFO  : 'con' command is executed.
01:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:22:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:22:42 INFO  : Disconnected from the channel tcfchan#134.
01:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:22:43 INFO  : 'fpga -state' command is executed.
01:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:22:44 INFO  : 'jtag frequency' command is executed.
01:22:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:22:44 INFO  : Context for 'APU' is selected.
01:22:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:45 INFO  : Context for 'APU' is selected.
01:22:46 INFO  : 'stop' command is executed.
01:22:46 INFO  : 'ps7_init' command is executed.
01:22:46 INFO  : 'ps7_post_config' command is executed.
01:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:46 INFO  : Memory regions updated for context APU
01:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:46 INFO  : 'con' command is executed.
01:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:22:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:23:37 INFO  : Disconnected from the channel tcfchan#135.
01:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:23:38 INFO  : 'fpga -state' command is executed.
01:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:23:38 INFO  : 'jtag frequency' command is executed.
01:23:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:38 INFO  : Context for 'APU' is selected.
01:23:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:40 INFO  : Context for 'APU' is selected.
01:23:40 INFO  : 'stop' command is executed.
01:23:41 INFO  : 'ps7_init' command is executed.
01:23:41 INFO  : 'ps7_post_config' command is executed.
01:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:41 INFO  : Memory regions updated for context APU
01:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:41 INFO  : 'con' command is executed.
01:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:23:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:24:34 INFO  : Disconnected from the channel tcfchan#136.
01:24:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:24:36 INFO  : 'fpga -state' command is executed.
01:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:24:36 INFO  : 'jtag frequency' command is executed.
01:24:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:24:36 INFO  : Context for 'APU' is selected.
01:24:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:38 INFO  : Context for 'APU' is selected.
01:24:38 INFO  : 'stop' command is executed.
01:24:38 INFO  : 'ps7_init' command is executed.
01:24:38 INFO  : 'ps7_post_config' command is executed.
01:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:39 INFO  : Memory regions updated for context APU
01:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:39 INFO  : 'con' command is executed.
01:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:24:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:26:41 INFO  : Disconnected from the channel tcfchan#137.
01:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:26:42 INFO  : 'fpga -state' command is executed.
01:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:26:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:26:42 INFO  : 'jtag frequency' command is executed.
01:26:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:26:42 INFO  : Context for 'APU' is selected.
01:26:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:26:44 INFO  : Context for 'APU' is selected.
01:26:44 INFO  : 'stop' command is executed.
01:26:44 INFO  : 'ps7_init' command is executed.
01:26:44 INFO  : 'ps7_post_config' command is executed.
01:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:26:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:26:45 INFO  : Memory regions updated for context APU
01:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:45 INFO  : 'con' command is executed.
01:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:26:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:27:10 INFO  : Disconnected from the channel tcfchan#138.
01:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:27:11 INFO  : 'fpga -state' command is executed.
01:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:27:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:27:11 INFO  : 'jtag frequency' command is executed.
01:27:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:27:11 INFO  : Context for 'APU' is selected.
01:27:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:27:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:27:12 INFO  : Context for 'APU' is selected.
01:27:13 INFO  : 'stop' command is executed.
01:27:13 INFO  : 'ps7_init' command is executed.
01:27:13 INFO  : 'ps7_post_config' command is executed.
01:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:27:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:27:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:27:13 INFO  : Memory regions updated for context APU
01:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:13 INFO  : 'con' command is executed.
01:27:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:27:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:28:29 INFO  : Disconnected from the channel tcfchan#139.
01:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:28:31 INFO  : 'fpga -state' command is executed.
01:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:28:31 INFO  : 'jtag frequency' command is executed.
01:28:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:31 INFO  : Context for 'APU' is selected.
01:28:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:33 INFO  : Context for 'APU' is selected.
01:28:33 INFO  : 'stop' command is executed.
01:28:33 INFO  : 'ps7_init' command is executed.
01:28:33 INFO  : 'ps7_post_config' command is executed.
01:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:34 INFO  : Memory regions updated for context APU
01:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:34 INFO  : 'con' command is executed.
01:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:28:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:29:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538928310000,  Project:1538825184000
01:29:44 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:30:07 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:30:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:30:13 INFO  : 
01:30:15 INFO  : 
01:30:17 INFO  : 
01:30:18 INFO  : Updating hardware inferred compiler options for Test.
01:30:18 INFO  : Updating hardware inferred compiler options for fsbl.
01:30:19 INFO  : Updating hardware inferred compiler options for hello.
01:30:19 INFO  : Clearing existing target manager status.
01:33:15 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
01:33:16 INFO  : Bootgen command execution is done.
01:33:42 INFO  : Disconnected from the channel tcfchan#140.
20:27:34 INFO  : Registering command handlers for SDK TCF services
20:27:34 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
20:27:37 INFO  : XSCT server has started successfully.
20:27:37 INFO  : Successfully done setting XSCT server connection channel  
20:27:37 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:27:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:27:40 INFO  : Successfully done setting SDK workspace  
20:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:27:42 INFO  : 'fpga -state' command is executed.
20:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:27:42 INFO  : 'jtag frequency' command is executed.
20:27:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:42 INFO  : Context for 'APU' is selected.
20:27:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:42 INFO  : Context for 'APU' is selected.
20:27:42 INFO  : 'stop' command is executed.
20:27:42 INFO  : 'ps7_init' command is executed.
20:27:42 INFO  : 'ps7_post_config' command is executed.
20:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:43 INFO  : Memory regions updated for context APU
20:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:43 INFO  : 'con' command is executed.
20:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:27:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:27:55 INFO  : Disconnected from the channel tcfchan#1.
22:00:22 INFO  : Registering command handlers for SDK TCF services
22:00:23 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:00:25 INFO  : XSCT server has started successfully.
22:00:25 INFO  : Successfully done setting XSCT server connection channel  
22:00:25 INFO  : Successfully done setting SDK workspace  
22:00:25 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:00:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:00:41 INFO  : 'fpga -state' command is executed.
22:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:00:41 INFO  : 'jtag frequency' command is executed.
22:00:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:41 INFO  : Context for 'APU' is selected.
22:00:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:41 INFO  : Context for 'APU' is selected.
22:00:41 INFO  : 'stop' command is executed.
22:00:41 INFO  : 'ps7_init' command is executed.
22:00:41 INFO  : 'ps7_post_config' command is executed.
22:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:42 INFO  : Memory regions updated for context APU
22:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:42 INFO  : 'con' command is executed.
22:00:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:00:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:10:08 INFO  : Disconnected from the channel tcfchan#1.
22:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:10:10 INFO  : 'fpga -state' command is executed.
22:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:10:10 INFO  : 'jtag frequency' command is executed.
22:10:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:10 INFO  : Context for 'APU' is selected.
22:10:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:12 INFO  : Context for 'APU' is selected.
22:10:12 INFO  : 'stop' command is executed.
22:10:12 INFO  : 'ps7_init' command is executed.
22:10:12 INFO  : 'ps7_post_config' command is executed.
22:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:12 INFO  : Memory regions updated for context APU
22:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:13 INFO  : 'con' command is executed.
22:10:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:10:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:10:42 INFO  : Disconnected from the channel tcfchan#2.
22:10:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:10:43 INFO  : 'fpga -state' command is executed.
22:10:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:10:43 INFO  : 'jtag frequency' command is executed.
22:10:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:43 INFO  : Context for 'APU' is selected.
22:10:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:45 INFO  : Context for 'APU' is selected.
22:10:45 INFO  : 'stop' command is executed.
22:10:45 INFO  : 'ps7_init' command is executed.
22:10:45 INFO  : 'ps7_post_config' command is executed.
22:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:46 INFO  : Memory regions updated for context APU
22:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:46 INFO  : 'con' command is executed.
22:10:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:10:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:11:11 INFO  : Disconnected from the channel tcfchan#3.
22:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:11:12 INFO  : 'fpga -state' command is executed.
22:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:11:12 INFO  : 'jtag frequency' command is executed.
22:11:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:12 INFO  : Context for 'APU' is selected.
22:11:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:11:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:14 INFO  : Context for 'APU' is selected.
22:11:14 INFO  : 'stop' command is executed.
22:11:14 INFO  : 'ps7_init' command is executed.
22:11:14 INFO  : 'ps7_post_config' command is executed.
22:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:14 INFO  : Memory regions updated for context APU
22:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:14 INFO  : 'con' command is executed.
22:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:11:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:10:07 INFO  : Disconnected from the channel tcfchan#4.
23:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:10:08 INFO  : 'fpga -state' command is executed.
23:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:10:08 INFO  : 'jtag frequency' command is executed.
23:10:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:09 INFO  : Context for 'APU' is selected.
23:10:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:10:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:10 INFO  : Context for 'APU' is selected.
23:10:10 INFO  : 'stop' command is executed.
23:10:10 INFO  : 'ps7_init' command is executed.
23:10:10 INFO  : 'ps7_post_config' command is executed.
23:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:11 INFO  : Memory regions updated for context APU
23:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:11 INFO  : 'con' command is executed.
23:10:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:10:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:10:29 INFO  : Disconnected from the channel tcfchan#5.
23:10:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:10:31 INFO  : 'fpga -state' command is executed.
23:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:10:31 INFO  : 'jtag frequency' command is executed.
23:10:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:31 INFO  : Context for 'APU' is selected.
23:10:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:10:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:33 INFO  : Context for 'APU' is selected.
23:10:33 INFO  : 'stop' command is executed.
23:10:34 INFO  : 'ps7_init' command is executed.
23:10:34 INFO  : 'ps7_post_config' command is executed.
23:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:35 INFO  : Memory regions updated for context APU
23:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:35 INFO  : 'con' command is executed.
23:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:10:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:10:46 INFO  : Disconnected from the channel tcfchan#6.
23:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:10:47 INFO  : 'fpga -state' command is executed.
23:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:10:47 INFO  : 'jtag frequency' command is executed.
23:10:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:47 INFO  : Context for 'APU' is selected.
23:10:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:10:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:49 INFO  : Context for 'APU' is selected.
23:10:49 INFO  : 'stop' command is executed.
23:10:49 INFO  : 'ps7_init' command is executed.
23:10:49 INFO  : 'ps7_post_config' command is executed.
23:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:50 INFO  : Memory regions updated for context APU
23:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:50 INFO  : 'con' command is executed.
23:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:10:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:11:05 INFO  : Disconnected from the channel tcfchan#7.
23:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:11:06 INFO  : 'fpga -state' command is executed.
23:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:11:07 INFO  : 'jtag frequency' command is executed.
23:11:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:07 INFO  : Context for 'APU' is selected.
23:11:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:08 INFO  : Context for 'APU' is selected.
23:11:08 INFO  : 'stop' command is executed.
23:11:09 INFO  : 'ps7_init' command is executed.
23:11:09 INFO  : 'ps7_post_config' command is executed.
23:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:09 INFO  : Memory regions updated for context APU
23:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:09 INFO  : 'con' command is executed.
23:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:11:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:11:45 INFO  : Disconnected from the channel tcfchan#8.
23:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:11:46 INFO  : 'fpga -state' command is executed.
23:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:11:46 INFO  : 'jtag frequency' command is executed.
23:11:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:46 INFO  : Context for 'APU' is selected.
23:11:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:48 INFO  : Context for 'APU' is selected.
23:11:48 INFO  : 'stop' command is executed.
23:11:48 INFO  : 'ps7_init' command is executed.
23:11:48 INFO  : 'ps7_post_config' command is executed.
23:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:49 INFO  : Memory regions updated for context APU
23:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:49 INFO  : 'con' command is executed.
23:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:11:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:24:53 INFO  : Disconnected from the channel tcfchan#9.
23:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:24:54 INFO  : 'fpga -state' command is executed.
23:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:24:54 INFO  : 'jtag frequency' command is executed.
23:24:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:54 INFO  : Context for 'APU' is selected.
23:24:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:56 INFO  : Context for 'APU' is selected.
23:24:57 INFO  : 'stop' command is executed.
23:24:57 INFO  : 'ps7_init' command is executed.
23:24:57 INFO  : 'ps7_post_config' command is executed.
23:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:58 INFO  : Memory regions updated for context APU
23:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:58 INFO  : 'con' command is executed.
23:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:24:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:25:31 INFO  : Disconnected from the channel tcfchan#10.
23:25:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:25:32 INFO  : 'fpga -state' command is executed.
23:25:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:25:32 INFO  : 'jtag frequency' command is executed.
23:25:32 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:32 INFO  : Context for 'APU' is selected.
23:25:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:34 INFO  : Context for 'APU' is selected.
23:25:34 INFO  : 'stop' command is executed.
23:25:34 INFO  : 'ps7_init' command is executed.
23:25:34 INFO  : 'ps7_post_config' command is executed.
23:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:34 INFO  : Memory regions updated for context APU
23:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:35 INFO  : 'con' command is executed.
23:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:25:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:26:44 INFO  : Disconnected from the channel tcfchan#11.
23:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:26:45 INFO  : 'fpga -state' command is executed.
23:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:26:45 INFO  : 'jtag frequency' command is executed.
23:26:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:45 INFO  : Context for 'APU' is selected.
23:26:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:47 INFO  : Context for 'APU' is selected.
23:26:47 INFO  : 'stop' command is executed.
23:26:48 INFO  : 'ps7_init' command is executed.
23:26:48 INFO  : 'ps7_post_config' command is executed.
23:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:48 INFO  : Memory regions updated for context APU
23:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:48 INFO  : 'con' command is executed.
23:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:26:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:27:10 INFO  : Disconnected from the channel tcfchan#12.
23:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:27:11 INFO  : 'fpga -state' command is executed.
23:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:27:11 INFO  : 'jtag frequency' command is executed.
23:27:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:11 INFO  : Context for 'APU' is selected.
23:27:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:14 INFO  : Context for 'APU' is selected.
23:27:14 INFO  : 'stop' command is executed.
23:27:15 INFO  : 'ps7_init' command is executed.
23:27:15 INFO  : 'ps7_post_config' command is executed.
23:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:15 INFO  : Memory regions updated for context APU
23:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:15 INFO  : 'con' command is executed.
23:27:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:27:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:27:42 INFO  : Disconnected from the channel tcfchan#13.
23:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:27:43 INFO  : 'fpga -state' command is executed.
23:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:27:43 INFO  : 'jtag frequency' command is executed.
23:27:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:43 INFO  : Context for 'APU' is selected.
23:27:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:45 INFO  : Context for 'APU' is selected.
23:27:45 INFO  : 'stop' command is executed.
23:27:45 INFO  : 'ps7_init' command is executed.
23:27:45 INFO  : 'ps7_post_config' command is executed.
23:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:46 INFO  : Memory regions updated for context APU
23:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:46 INFO  : 'con' command is executed.
23:27:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:27:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:28:03 INFO  : Disconnected from the channel tcfchan#14.
23:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:28:04 INFO  : 'fpga -state' command is executed.
23:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:28:05 INFO  : 'jtag frequency' command is executed.
23:28:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:05 INFO  : Context for 'APU' is selected.
23:28:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:07 INFO  : Context for 'APU' is selected.
23:28:07 INFO  : 'stop' command is executed.
23:28:07 INFO  : 'ps7_init' command is executed.
23:28:07 INFO  : 'ps7_post_config' command is executed.
23:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:07 INFO  : Memory regions updated for context APU
23:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:08 INFO  : 'con' command is executed.
23:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:28:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:28:16 INFO  : Disconnected from the channel tcfchan#15.
23:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:28:17 INFO  : 'fpga -state' command is executed.
23:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:28:17 INFO  : 'jtag frequency' command is executed.
23:28:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:17 INFO  : Context for 'APU' is selected.
23:28:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:19 INFO  : Context for 'APU' is selected.
23:28:19 INFO  : 'stop' command is executed.
23:28:20 INFO  : 'ps7_init' command is executed.
23:28:20 INFO  : 'ps7_post_config' command is executed.
23:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:20 INFO  : Memory regions updated for context APU
23:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:20 INFO  : 'con' command is executed.
23:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:28:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:29:54 INFO  : Disconnected from the channel tcfchan#16.
23:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:29:55 INFO  : 'fpga -state' command is executed.
23:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:29:56 INFO  : 'jtag frequency' command is executed.
23:29:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:56 INFO  : Context for 'APU' is selected.
23:29:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:57 INFO  : Context for 'APU' is selected.
23:29:57 INFO  : 'stop' command is executed.
23:29:58 INFO  : 'ps7_init' command is executed.
23:29:58 INFO  : 'ps7_post_config' command is executed.
23:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:58 INFO  : Memory regions updated for context APU
23:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:58 INFO  : 'con' command is executed.
23:29:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:29:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:40:33 INFO  : Disconnected from the channel tcfchan#17.
23:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:40:35 INFO  : 'fpga -state' command is executed.
23:40:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:40:35 INFO  : 'jtag frequency' command is executed.
23:40:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:35 INFO  : Context for 'APU' is selected.
23:40:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:37 INFO  : Context for 'APU' is selected.
23:40:37 INFO  : 'stop' command is executed.
23:40:38 INFO  : 'ps7_init' command is executed.
23:40:38 INFO  : 'ps7_post_config' command is executed.
23:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:38 INFO  : Memory regions updated for context APU
23:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:38 INFO  : 'con' command is executed.
23:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:40:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:41:01 INFO  : Disconnected from the channel tcfchan#18.
23:41:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:41:02 INFO  : 'fpga -state' command is executed.
23:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:41:02 INFO  : 'jtag frequency' command is executed.
23:41:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:02 INFO  : Context for 'APU' is selected.
23:41:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:41:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:04 INFO  : Context for 'APU' is selected.
23:41:04 INFO  : 'stop' command is executed.
23:41:05 INFO  : 'ps7_init' command is executed.
23:41:05 INFO  : 'ps7_post_config' command is executed.
23:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:05 INFO  : Memory regions updated for context APU
23:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:05 INFO  : 'con' command is executed.
23:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:41:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:58:09 INFO  : Disconnected from the channel tcfchan#19.
23:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:58:10 INFO  : 'fpga -state' command is executed.
23:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:58:10 INFO  : 'jtag frequency' command is executed.
23:58:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:10 INFO  : Context for 'APU' is selected.
23:58:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:12 INFO  : Context for 'APU' is selected.
23:58:12 INFO  : 'stop' command is executed.
23:58:12 INFO  : 'ps7_init' command is executed.
23:58:12 INFO  : 'ps7_post_config' command is executed.
23:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:13 INFO  : Memory regions updated for context APU
23:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:13 INFO  : 'con' command is executed.
23:58:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:58:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:04:56 INFO  : Disconnected from the channel tcfchan#20.
00:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:04:58 INFO  : 'fpga -state' command is executed.
00:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:04:58 INFO  : 'jtag frequency' command is executed.
00:04:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:58 INFO  : Context for 'APU' is selected.
00:05:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:00 INFO  : Context for 'APU' is selected.
00:05:00 INFO  : 'stop' command is executed.
00:05:01 INFO  : 'ps7_init' command is executed.
00:05:01 INFO  : 'ps7_post_config' command is executed.
00:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:01 INFO  : Memory regions updated for context APU
00:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:01 INFO  : 'con' command is executed.
00:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:05:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:08:32 INFO  : Disconnected from the channel tcfchan#21.
00:08:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:08:33 INFO  : 'fpga -state' command is executed.
00:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:08:34 INFO  : 'jtag frequency' command is executed.
00:08:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:34 INFO  : Context for 'APU' is selected.
00:08:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:08:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:35 INFO  : Context for 'APU' is selected.
00:08:35 INFO  : 'stop' command is executed.
00:08:36 INFO  : 'ps7_init' command is executed.
00:08:36 INFO  : 'ps7_post_config' command is executed.
00:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:36 INFO  : Memory regions updated for context APU
00:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:36 INFO  : 'con' command is executed.
00:08:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:08:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:12:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539097336000,  Project:1538928310000
00:12:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:13:15 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:13:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:13:20 INFO  : 
00:13:22 INFO  : 
00:13:24 INFO  : 
00:13:25 INFO  : Updating hardware inferred compiler options for Test.
00:13:25 INFO  : Updating hardware inferred compiler options for fsbl.
00:13:26 INFO  : Updating hardware inferred compiler options for hello.
00:13:26 INFO  : Clearing existing target manager status.
00:16:21 INFO  : Disconnected from the channel tcfchan#22.
00:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:16:22 INFO  : 'fpga -state' command is executed.
00:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:16:22 INFO  : 'jtag frequency' command is executed.
00:16:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:22 INFO  : Context for 'APU' is selected.
00:16:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:22 INFO  : Context for 'APU' is selected.
00:16:22 INFO  : 'stop' command is executed.
00:16:23 INFO  : 'ps7_init' command is executed.
00:16:23 INFO  : 'ps7_post_config' command is executed.
00:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:23 INFO  : Memory regions updated for context APU
00:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:23 INFO  : 'con' command is executed.
00:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:16:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:17:35 INFO  : Disconnected from the channel tcfchan#23.
00:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:41:39 INFO  : 'fpga -state' command is executed.
00:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:41:39 INFO  : 'jtag frequency' command is executed.
00:41:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:39 INFO  : Context for 'APU' is selected.
00:41:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:42 INFO  : Context for 'APU' is selected.
00:41:42 INFO  : 'stop' command is executed.
00:41:42 INFO  : 'ps7_init' command is executed.
00:41:42 INFO  : 'ps7_post_config' command is executed.
00:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:42 INFO  : Memory regions updated for context APU
00:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:42 INFO  : 'con' command is executed.
00:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:41:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:47:24 INFO  : Disconnected from the channel tcfchan#24.
21:16:34 INFO  : Registering command handlers for SDK TCF services
21:16:35 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
21:16:37 INFO  : XSCT server has started successfully.
21:16:37 INFO  : Successfully done setting XSCT server connection channel  
21:16:37 INFO  : Successfully done setting SDK workspace  
21:16:37 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
21:16:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:16:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539260118000,  Project:1539097336000
21:16:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
21:16:40 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:16:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:16:45 INFO  : 
21:16:47 INFO  : 
21:16:49 INFO  : 
21:16:50 INFO  : Updating hardware inferred compiler options for Test.
21:16:51 INFO  : Updating hardware inferred compiler options for fsbl.
21:16:52 INFO  : Updating hardware inferred compiler options for hello.
21:16:52 INFO  : Clearing existing target manager status.
21:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:23:29 INFO  : 'fpga -state' command is executed.
21:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:23:29 INFO  : 'jtag frequency' command is executed.
21:23:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:29 INFO  : Context for 'APU' is selected.
21:23:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:29 INFO  : Context for 'APU' is selected.
21:23:29 INFO  : 'stop' command is executed.
21:23:30 INFO  : 'ps7_init' command is executed.
21:23:30 INFO  : 'ps7_post_config' command is executed.
21:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:30 INFO  : Memory regions updated for context APU
21:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:30 INFO  : 'con' command is executed.
21:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:23:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:54:08 INFO  : Disconnected from the channel tcfchan#1.
22:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:54:09 INFO  : 'fpga -state' command is executed.
22:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:54:09 INFO  : 'jtag frequency' command is executed.
22:54:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:09 INFO  : Context for 'APU' is selected.
22:54:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:11 INFO  : Context for 'APU' is selected.
22:54:12 INFO  : 'stop' command is executed.
22:54:12 INFO  : 'ps7_init' command is executed.
22:54:12 INFO  : 'ps7_post_config' command is executed.
22:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:13 INFO  : Memory regions updated for context APU
22:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:13 INFO  : 'con' command is executed.
22:54:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:54:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:35:17 INFO  : Disconnected from the channel tcfchan#2.
23:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:35:18 INFO  : 'fpga -state' command is executed.
23:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:35:18 INFO  : 'jtag frequency' command is executed.
23:35:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:18 INFO  : Context for 'APU' is selected.
23:35:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:18 INFO  : Context for 'APU' is selected.
23:35:18 INFO  : 'stop' command is executed.
23:35:19 INFO  : 'ps7_init' command is executed.
23:35:19 INFO  : 'ps7_post_config' command is executed.
23:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:20 INFO  : Memory regions updated for context APU
23:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:20 INFO  : 'con' command is executed.
23:35:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:35:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:43:32 INFO  : Disconnected from the channel tcfchan#3.
16:20:41 INFO  : Registering command handlers for SDK TCF services
16:20:42 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
16:20:44 INFO  : XSCT server has started successfully.
16:20:44 INFO  : Successfully done setting XSCT server connection channel  
16:20:45 INFO  : Successfully done setting SDK workspace  
16:20:45 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
16:20:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:20:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539414598000,  Project:1539260118000
16:20:47 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
16:20:47 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:20:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:20:52 INFO  : 
16:20:55 INFO  : 
16:20:57 INFO  : 
16:20:58 INFO  : Updating hardware inferred compiler options for Test.
16:20:59 INFO  : Updating hardware inferred compiler options for fsbl.
16:21:00 INFO  : Updating hardware inferred compiler options for hello.
16:21:00 INFO  : Clearing existing target manager status.
16:24:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:24:43 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:24:59 INFO  : 'fpga -state' command is executed.
16:24:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:24:59 INFO  : 'jtag frequency' command is executed.
16:24:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:59 INFO  : Context for 'APU' is selected.
16:24:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:59 INFO  : Context for 'APU' is selected.
16:24:59 INFO  : 'stop' command is executed.
16:24:59 INFO  : 'ps7_init' command is executed.
16:24:59 INFO  : 'ps7_post_config' command is executed.
16:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:00 INFO  : Memory regions updated for context APU
16:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:00 INFO  : 'con' command is executed.
16:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:25:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:32:44 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
16:32:45 INFO  : Bootgen command execution is done.
16:34:50 INFO  : Disconnected from the channel tcfchan#1.
15:34:21 INFO  : Registering command handlers for SDK TCF services
15:34:22 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
15:34:24 INFO  : XSCT server has started successfully.
15:34:24 INFO  : Successfully done setting XSCT server connection channel  
15:34:25 INFO  : Successfully done setting SDK workspace  
15:34:25 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
15:34:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:34:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539844310000,  Project:1539414598000
15:34:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
15:34:27 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:34:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:34:32 INFO  : 
15:34:34 INFO  : 
15:34:36 INFO  : 
15:34:37 INFO  : Updating hardware inferred compiler options for Test.
15:34:38 INFO  : Updating hardware inferred compiler options for fsbl.
15:34:39 INFO  : Updating hardware inferred compiler options for hello.
15:34:39 INFO  : Clearing existing target manager status.
15:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:42:56 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:43:56 INFO  : 'fpga -state' command is executed.
15:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:43:57 INFO  : 'jtag frequency' command is executed.
15:43:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:57 INFO  : Context for 'APU' is selected.
15:43:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:57 INFO  : Context for 'APU' is selected.
15:43:57 INFO  : 'stop' command is executed.
15:43:57 INFO  : 'ps7_init' command is executed.
15:43:57 INFO  : 'ps7_post_config' command is executed.
15:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:58 INFO  : Memory regions updated for context APU
15:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:58 INFO  : 'con' command is executed.
15:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:43:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:44:12 INFO  : Disconnected from the channel tcfchan#1.
15:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:44:13 INFO  : 'fpga -state' command is executed.
15:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:44:13 INFO  : 'jtag frequency' command is executed.
15:44:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:13 INFO  : Context for 'APU' is selected.
15:44:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:15 INFO  : Context for 'APU' is selected.
15:44:15 INFO  : 'stop' command is executed.
15:44:15 INFO  : 'ps7_init' command is executed.
15:44:15 INFO  : 'ps7_post_config' command is executed.
15:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:16 INFO  : Memory regions updated for context APU
15:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:16 INFO  : 'con' command is executed.
15:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:44:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:45:12 INFO  : Disconnected from the channel tcfchan#2.
15:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:45:13 INFO  : 'fpga -state' command is executed.
15:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:45:13 INFO  : 'jtag frequency' command is executed.
15:45:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:13 INFO  : Context for 'APU' is selected.
15:45:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:13 INFO  : Context for 'APU' is selected.
15:45:13 INFO  : 'stop' command is executed.
15:45:13 INFO  : 'ps7_init' command is executed.
15:45:13 INFO  : 'ps7_post_config' command is executed.
15:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:14 INFO  : Memory regions updated for context APU
15:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:14 INFO  : 'con' command is executed.
15:45:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:45:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:47:51 INFO  : Disconnected from the channel tcfchan#3.
15:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:47:52 INFO  : 'fpga -state' command is executed.
15:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:47:52 INFO  : 'jtag frequency' command is executed.
15:47:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:53 INFO  : Context for 'APU' is selected.
15:47:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:53 INFO  : Context for 'APU' is selected.
15:47:53 INFO  : 'stop' command is executed.
15:47:53 INFO  : 'ps7_init' command is executed.
15:47:53 INFO  : 'ps7_post_config' command is executed.
15:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:53 INFO  : Memory regions updated for context APU
15:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:53 INFO  : 'con' command is executed.
15:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:47:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:48:09 INFO  : Disconnected from the channel tcfchan#4.
15:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:48:20 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:48:26 INFO  : 'fpga -state' command is executed.
15:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:48:26 INFO  : 'jtag frequency' command is executed.
15:48:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:26 INFO  : Context for 'APU' is selected.
15:48:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:26 INFO  : Context for 'APU' is selected.
15:48:26 INFO  : 'stop' command is executed.
15:48:27 INFO  : 'ps7_init' command is executed.
15:48:27 INFO  : 'ps7_post_config' command is executed.
15:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:27 INFO  : Memory regions updated for context APU
15:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:27 INFO  : 'con' command is executed.
15:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:48:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:13:13 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:15:50 INFO  : Disconnected from the channel tcfchan#5.
16:15:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:15:51 INFO  : 'fpga -state' command is executed.
16:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:15:51 INFO  : 'jtag frequency' command is executed.
16:15:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:51 INFO  : Context for 'APU' is selected.
16:15:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:51 INFO  : Context for 'APU' is selected.
16:15:51 INFO  : 'stop' command is executed.
16:15:52 INFO  : 'ps7_init' command is executed.
16:15:52 INFO  : 'ps7_post_config' command is executed.
16:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:52 INFO  : Memory regions updated for context APU
16:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:52 INFO  : 'con' command is executed.
16:15:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:15:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:18:03 INFO  : Disconnected from the channel tcfchan#6.
16:18:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:18:04 INFO  : 'fpga -state' command is executed.
16:18:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:18:05 INFO  : 'jtag frequency' command is executed.
16:18:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:05 INFO  : Context for 'APU' is selected.
16:18:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:05 INFO  : Context for 'APU' is selected.
16:18:05 INFO  : 'stop' command is executed.
16:18:05 INFO  : 'ps7_init' command is executed.
16:18:05 INFO  : 'ps7_post_config' command is executed.
16:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:05 INFO  : Memory regions updated for context APU
16:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:06 INFO  : 'con' command is executed.
16:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:18:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:18:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:18:51 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:04 INFO  : Disconnected from the channel tcfchan#7.
16:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:19:05 INFO  : 'fpga -state' command is executed.
16:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:19:05 INFO  : 'jtag frequency' command is executed.
16:19:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:05 INFO  : Context for 'APU' is selected.
16:19:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:05 INFO  : Context for 'APU' is selected.
16:19:05 INFO  : 'stop' command is executed.
16:19:06 INFO  : 'ps7_init' command is executed.
16:19:06 INFO  : 'ps7_post_config' command is executed.
16:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:06 INFO  : Memory regions updated for context APU
16:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:06 INFO  : 'con' command is executed.
16:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:19:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:19:32 INFO  : Disconnected from the channel tcfchan#8.
16:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:20:28 INFO  : 'fpga -state' command is executed.
16:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:20:29 INFO  : 'jtag frequency' command is executed.
16:20:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:29 INFO  : Context for 'APU' is selected.
16:20:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:20:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:29 INFO  : Context for 'APU' is selected.
16:20:29 INFO  : 'stop' command is executed.
16:20:30 INFO  : 'ps7_init' command is executed.
16:20:30 INFO  : 'ps7_post_config' command is executed.
16:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:30 INFO  : Memory regions updated for context APU
16:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:31 INFO  : 'con' command is executed.
16:20:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:20:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:12:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539850330000,  Project:1539844310000
17:12:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:12:46 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:12:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:12:51 INFO  : 
17:12:53 INFO  : 
17:12:55 INFO  : 
17:12:56 INFO  : Updating hardware inferred compiler options for Test.
17:12:57 INFO  : Updating hardware inferred compiler options for fsbl.
17:12:57 INFO  : Updating hardware inferred compiler options for hello.
17:12:57 INFO  : Clearing existing target manager status.
17:16:41 INFO  : Disconnected from the channel tcfchan#9.
17:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:16:42 INFO  : 'fpga -state' command is executed.
17:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:16:42 INFO  : 'jtag frequency' command is executed.
17:16:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:42 INFO  : Context for 'APU' is selected.
17:16:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:42 INFO  : Context for 'APU' is selected.
17:16:42 INFO  : 'stop' command is executed.
17:16:43 INFO  : 'ps7_init' command is executed.
17:16:43 INFO  : 'ps7_post_config' command is executed.
17:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:43 INFO  : Memory regions updated for context APU
17:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:43 INFO  : 'con' command is executed.
17:16:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:16:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:17:19 INFO  : Disconnected from the channel tcfchan#10.
17:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:17:20 INFO  : 'fpga -state' command is executed.
17:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:17:20 INFO  : 'jtag frequency' command is executed.
17:17:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:20 INFO  : Context for 'APU' is selected.
17:17:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:17:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:20 INFO  : Context for 'APU' is selected.
17:17:20 INFO  : 'stop' command is executed.
17:17:21 INFO  : 'ps7_init' command is executed.
17:17:21 INFO  : 'ps7_post_config' command is executed.
17:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:21 INFO  : Memory regions updated for context APU
17:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:21 INFO  : 'con' command is executed.
17:17:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:17:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:17:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:17:38 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:17:44 INFO  : Disconnected from the channel tcfchan#11.
17:17:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:17:45 INFO  : 'fpga -state' command is executed.
17:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:17:46 INFO  : 'jtag frequency' command is executed.
17:17:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:46 INFO  : Context for 'APU' is selected.
17:17:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:17:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:46 INFO  : Context for 'APU' is selected.
17:17:46 INFO  : 'stop' command is executed.
17:17:47 INFO  : 'ps7_init' command is executed.
17:17:47 INFO  : 'ps7_post_config' command is executed.
17:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:47 INFO  : Memory regions updated for context APU
17:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:48 INFO  : 'con' command is executed.
17:17:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:17:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:21:50 INFO  : Disconnected from the channel tcfchan#12.
17:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:21:51 INFO  : 'fpga -state' command is executed.
17:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:21:51 INFO  : 'jtag frequency' command is executed.
17:21:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:51 INFO  : Context for 'APU' is selected.
17:21:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:51 INFO  : Context for 'APU' is selected.
17:21:51 INFO  : 'stop' command is executed.
17:21:52 INFO  : 'ps7_init' command is executed.
17:21:52 INFO  : 'ps7_post_config' command is executed.
17:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:52 INFO  : Memory regions updated for context APU
17:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:52 INFO  : 'con' command is executed.
17:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:21:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:47:13 INFO  : Disconnected from the channel tcfchan#13.
17:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:47:14 INFO  : 'fpga -state' command is executed.
17:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:47:14 INFO  : 'jtag frequency' command is executed.
17:47:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:14 INFO  : Context for 'APU' is selected.
17:47:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:14 INFO  : Context for 'APU' is selected.
17:47:14 INFO  : 'stop' command is executed.
17:47:14 INFO  : 'ps7_init' command is executed.
17:47:14 INFO  : 'ps7_post_config' command is executed.
17:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:15 INFO  : Memory regions updated for context APU
17:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:15 INFO  : 'con' command is executed.
17:47:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:47:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:48:32 INFO  : Disconnected from the channel tcfchan#14.
17:48:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:48:33 INFO  : 'fpga -state' command is executed.
17:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:48:34 INFO  : 'jtag frequency' command is executed.
17:48:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:34 INFO  : Context for 'APU' is selected.
17:48:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:34 INFO  : Context for 'APU' is selected.
17:48:34 INFO  : 'stop' command is executed.
17:48:34 INFO  : 'ps7_init' command is executed.
17:48:34 INFO  : 'ps7_post_config' command is executed.
17:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:35 INFO  : Memory regions updated for context APU
17:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:35 INFO  : 'con' command is executed.
17:48:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:48:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:52:06 INFO  : Disconnected from the channel tcfchan#15.
17:52:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:52:07 INFO  : 'fpga -state' command is executed.
17:52:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:52:07 INFO  : 'jtag frequency' command is executed.
17:52:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:07 INFO  : Context for 'APU' is selected.
17:52:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:07 INFO  : Context for 'APU' is selected.
17:52:07 INFO  : 'stop' command is executed.
17:52:07 INFO  : 'ps7_init' command is executed.
17:52:07 INFO  : 'ps7_post_config' command is executed.
17:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:08 INFO  : Memory regions updated for context APU
17:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:08 INFO  : 'con' command is executed.
17:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:52:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:00:28 INFO  : Disconnected from the channel tcfchan#16.
18:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:00:29 INFO  : 'fpga -state' command is executed.
18:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:00:29 INFO  : 'jtag frequency' command is executed.
18:00:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:00:29 INFO  : Context for 'APU' is selected.
18:00:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:30 INFO  : Context for 'APU' is selected.
18:00:30 INFO  : 'stop' command is executed.
18:00:30 INFO  : 'ps7_init' command is executed.
18:00:30 INFO  : 'ps7_post_config' command is executed.
18:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:30 INFO  : Memory regions updated for context APU
18:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:31 INFO  : 'con' command is executed.
18:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:00:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:19:11 INFO  : Disconnected from the channel tcfchan#17.
18:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:19:12 INFO  : 'fpga -state' command is executed.
18:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:19:12 INFO  : 'jtag frequency' command is executed.
18:19:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:12 INFO  : Context for 'APU' is selected.
18:19:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:19:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:13 INFO  : Context for 'APU' is selected.
18:19:13 INFO  : 'stop' command is executed.
18:19:13 INFO  : 'ps7_init' command is executed.
18:19:13 INFO  : 'ps7_post_config' command is executed.
18:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:13 INFO  : Memory regions updated for context APU
18:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:14 INFO  : 'con' command is executed.
18:19:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:19:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:28:54 INFO  : Disconnected from the channel tcfchan#18.
18:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:28:55 INFO  : 'fpga -state' command is executed.
18:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:28:55 INFO  : 'jtag frequency' command is executed.
18:28:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:55 INFO  : Context for 'APU' is selected.
18:28:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:55 INFO  : Context for 'APU' is selected.
18:28:55 INFO  : 'stop' command is executed.
18:28:56 INFO  : 'ps7_init' command is executed.
18:28:56 INFO  : 'ps7_post_config' command is executed.
18:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:56 INFO  : Memory regions updated for context APU
18:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:56 INFO  : 'con' command is executed.
18:28:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:28:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:33:09 INFO  : Disconnected from the channel tcfchan#19.
18:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:33:10 INFO  : 'fpga -state' command is executed.
18:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:33:10 INFO  : 'jtag frequency' command is executed.
18:33:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:10 INFO  : Context for 'APU' is selected.
18:33:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:33:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:10 INFO  : Context for 'APU' is selected.
18:33:11 INFO  : 'stop' command is executed.
18:33:11 INFO  : 'ps7_init' command is executed.
18:33:11 INFO  : 'ps7_post_config' command is executed.
18:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:12 INFO  : Memory regions updated for context APU
18:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:12 INFO  : 'con' command is executed.
18:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:33:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:38:04 INFO  : Disconnected from the channel tcfchan#20.
18:38:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:38:05 INFO  : 'fpga -state' command is executed.
18:38:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:38:05 INFO  : 'jtag frequency' command is executed.
18:38:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:05 INFO  : Context for 'APU' is selected.
18:38:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:05 INFO  : Context for 'APU' is selected.
18:38:05 INFO  : 'stop' command is executed.
18:38:06 INFO  : 'ps7_init' command is executed.
18:38:06 INFO  : 'ps7_post_config' command is executed.
18:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:06 INFO  : Memory regions updated for context APU
18:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:06 INFO  : 'con' command is executed.
18:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:38:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:39:52 INFO  : Disconnected from the channel tcfchan#21.
18:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:39:54 INFO  : 'fpga -state' command is executed.
18:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:39:54 INFO  : 'jtag frequency' command is executed.
18:39:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:54 INFO  : Context for 'APU' is selected.
18:39:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:54 INFO  : Context for 'APU' is selected.
18:39:54 INFO  : 'stop' command is executed.
18:39:54 INFO  : 'ps7_init' command is executed.
18:39:54 INFO  : 'ps7_post_config' command is executed.
18:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:55 INFO  : Memory regions updated for context APU
18:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:55 INFO  : 'con' command is executed.
18:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:39:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:40:35 INFO  : Disconnected from the channel tcfchan#22.
18:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:40:36 INFO  : 'fpga -state' command is executed.
18:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:40:36 INFO  : 'jtag frequency' command is executed.
18:40:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:36 INFO  : Context for 'APU' is selected.
18:40:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:36 INFO  : Context for 'APU' is selected.
18:40:36 INFO  : 'stop' command is executed.
18:40:37 INFO  : 'ps7_init' command is executed.
18:40:37 INFO  : 'ps7_post_config' command is executed.
18:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:38 INFO  : Memory regions updated for context APU
18:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:38 INFO  : 'con' command is executed.
18:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:40:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:41:59 INFO  : Disconnected from the channel tcfchan#23.
18:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:42:00 INFO  : 'fpga -state' command is executed.
18:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:42:00 INFO  : 'jtag frequency' command is executed.
18:42:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:00 INFO  : Context for 'APU' is selected.
18:42:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:00 INFO  : Context for 'APU' is selected.
18:42:00 INFO  : 'stop' command is executed.
18:42:01 INFO  : 'ps7_init' command is executed.
18:42:01 INFO  : 'ps7_post_config' command is executed.
18:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:01 INFO  : Memory regions updated for context APU
18:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:01 INFO  : 'con' command is executed.
18:42:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:42:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:42:27 INFO  : Disconnected from the channel tcfchan#24.
18:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:42:28 INFO  : 'fpga -state' command is executed.
18:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:42:28 INFO  : 'jtag frequency' command is executed.
18:42:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:28 INFO  : Context for 'APU' is selected.
18:42:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:28 INFO  : Context for 'APU' is selected.
18:42:28 INFO  : 'stop' command is executed.
18:42:29 INFO  : 'ps7_init' command is executed.
18:42:29 INFO  : 'ps7_post_config' command is executed.
18:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:29 INFO  : Memory regions updated for context APU
18:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:29 INFO  : 'con' command is executed.
18:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:42:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:42:58 INFO  : Disconnected from the channel tcfchan#25.
18:42:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:42:59 INFO  : 'fpga -state' command is executed.
18:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:42:59 INFO  : 'jtag frequency' command is executed.
18:42:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:59 INFO  : Context for 'APU' is selected.
18:42:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:59 INFO  : Context for 'APU' is selected.
18:42:59 INFO  : 'stop' command is executed.
18:43:00 INFO  : 'ps7_init' command is executed.
18:43:00 INFO  : 'ps7_post_config' command is executed.
18:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:00 INFO  : Memory regions updated for context APU
18:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:00 INFO  : 'con' command is executed.
18:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:43:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:43:55 INFO  : Disconnected from the channel tcfchan#26.
18:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:43:56 INFO  : 'fpga -state' command is executed.
18:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:43:56 INFO  : 'jtag frequency' command is executed.
18:43:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:56 INFO  : Context for 'APU' is selected.
18:43:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:43:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:56 INFO  : Context for 'APU' is selected.
18:43:56 INFO  : 'stop' command is executed.
18:43:57 INFO  : 'ps7_init' command is executed.
18:43:57 INFO  : 'ps7_post_config' command is executed.
18:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:57 INFO  : Memory regions updated for context APU
18:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:57 INFO  : 'con' command is executed.
18:43:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:43:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:45:49 INFO  : Disconnected from the channel tcfchan#27.
18:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:45:50 INFO  : 'fpga -state' command is executed.
18:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:45:50 INFO  : 'jtag frequency' command is executed.
18:45:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:50 INFO  : Context for 'APU' is selected.
18:45:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:45:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:50 INFO  : Context for 'APU' is selected.
18:45:50 INFO  : 'stop' command is executed.
18:45:50 INFO  : 'ps7_init' command is executed.
18:45:51 INFO  : 'ps7_post_config' command is executed.
18:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:51 INFO  : Memory regions updated for context APU
18:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:51 INFO  : 'con' command is executed.
18:45:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:45:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:46:16 INFO  : Disconnected from the channel tcfchan#28.
18:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:46:18 INFO  : 'fpga -state' command is executed.
18:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:46:18 INFO  : 'jtag frequency' command is executed.
18:46:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:18 INFO  : Context for 'APU' is selected.
18:46:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:18 INFO  : Context for 'APU' is selected.
18:46:18 INFO  : 'stop' command is executed.
18:46:18 INFO  : 'ps7_init' command is executed.
18:46:18 INFO  : 'ps7_post_config' command is executed.
18:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:19 INFO  : Memory regions updated for context APU
18:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:19 INFO  : 'con' command is executed.
18:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:46:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:48:20 INFO  : Disconnected from the channel tcfchan#29.
18:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:48:22 INFO  : 'fpga -state' command is executed.
18:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:48:22 INFO  : 'jtag frequency' command is executed.
18:48:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:22 INFO  : Context for 'APU' is selected.
18:48:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:48:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:22 INFO  : Context for 'APU' is selected.
18:48:22 INFO  : 'stop' command is executed.
18:48:23 INFO  : 'ps7_init' command is executed.
18:48:23 INFO  : 'ps7_post_config' command is executed.
18:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:24 INFO  : Memory regions updated for context APU
18:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:24 INFO  : 'con' command is executed.
18:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:48:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:49:31 INFO  : Disconnected from the channel tcfchan#30.
18:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:49:32 INFO  : 'fpga -state' command is executed.
18:49:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:49:32 INFO  : 'jtag frequency' command is executed.
18:49:32 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:32 INFO  : Context for 'APU' is selected.
18:49:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:32 INFO  : Context for 'APU' is selected.
18:49:32 INFO  : 'stop' command is executed.
18:49:33 INFO  : 'ps7_init' command is executed.
18:49:33 INFO  : 'ps7_post_config' command is executed.
18:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:33 INFO  : Memory regions updated for context APU
18:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:34 INFO  : 'con' command is executed.
18:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:49:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:50:25 INFO  : Disconnected from the channel tcfchan#31.
18:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:50:26 INFO  : 'fpga -state' command is executed.
18:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:50:26 INFO  : 'jtag frequency' command is executed.
18:50:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:26 INFO  : Context for 'APU' is selected.
18:50:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:26 INFO  : Context for 'APU' is selected.
18:50:26 INFO  : 'stop' command is executed.
18:50:27 INFO  : 'ps7_init' command is executed.
18:50:27 INFO  : 'ps7_post_config' command is executed.
18:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:27 INFO  : Memory regions updated for context APU
18:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:27 INFO  : 'con' command is executed.
18:50:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:50:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:50:48 INFO  : Disconnected from the channel tcfchan#32.
18:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:50:49 INFO  : 'fpga -state' command is executed.
18:50:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:50:49 INFO  : 'jtag frequency' command is executed.
18:50:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:49 INFO  : Context for 'APU' is selected.
18:50:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:49 INFO  : Context for 'APU' is selected.
18:50:49 INFO  : 'stop' command is executed.
18:50:49 INFO  : 'ps7_init' command is executed.
18:50:49 INFO  : 'ps7_post_config' command is executed.
18:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:50 INFO  : Memory regions updated for context APU
18:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:50 INFO  : 'con' command is executed.
18:50:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:50:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:52:43 INFO  : Disconnected from the channel tcfchan#33.
18:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:52:44 INFO  : 'fpga -state' command is executed.
18:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:52:44 INFO  : 'jtag frequency' command is executed.
18:52:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:44 INFO  : Context for 'APU' is selected.
18:52:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:44 INFO  : Context for 'APU' is selected.
18:52:44 INFO  : 'stop' command is executed.
18:52:45 INFO  : 'ps7_init' command is executed.
18:52:45 INFO  : 'ps7_post_config' command is executed.
18:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:45 INFO  : Memory regions updated for context APU
18:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:45 INFO  : 'con' command is executed.
18:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:52:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:53:48 INFO  : Disconnected from the channel tcfchan#34.
18:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:53:49 INFO  : 'fpga -state' command is executed.
18:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:53:50 INFO  : 'jtag frequency' command is executed.
18:53:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:50 INFO  : Context for 'APU' is selected.
18:53:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:50 INFO  : Context for 'APU' is selected.
18:53:50 INFO  : 'stop' command is executed.
18:53:50 INFO  : 'ps7_init' command is executed.
18:53:50 INFO  : 'ps7_post_config' command is executed.
18:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:51 INFO  : Memory regions updated for context APU
18:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:51 INFO  : 'con' command is executed.
18:53:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:53:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:54:20 INFO  : Disconnected from the channel tcfchan#35.
18:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:54:21 INFO  : 'fpga -state' command is executed.
18:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:54:22 INFO  : 'jtag frequency' command is executed.
18:54:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:22 INFO  : Context for 'APU' is selected.
18:54:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:54:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:22 INFO  : Context for 'APU' is selected.
18:54:22 INFO  : 'stop' command is executed.
18:54:22 INFO  : 'ps7_init' command is executed.
18:54:22 INFO  : 'ps7_post_config' command is executed.
18:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:22 INFO  : Memory regions updated for context APU
18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:23 INFO  : 'con' command is executed.
18:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:54:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:54:38 INFO  : Disconnected from the channel tcfchan#36.
18:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:54:39 INFO  : 'fpga -state' command is executed.
18:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:54:40 INFO  : 'jtag frequency' command is executed.
18:54:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:40 INFO  : Context for 'APU' is selected.
18:54:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:54:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:40 INFO  : Context for 'APU' is selected.
18:54:40 INFO  : 'stop' command is executed.
18:54:40 INFO  : 'ps7_init' command is executed.
18:54:40 INFO  : 'ps7_post_config' command is executed.
18:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:41 INFO  : Memory regions updated for context APU
18:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:41 INFO  : 'con' command is executed.
18:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:54:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:55:00 INFO  : Disconnected from the channel tcfchan#37.
18:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:55:01 INFO  : 'fpga -state' command is executed.
18:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:55:01 INFO  : 'jtag frequency' command is executed.
18:55:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:01 INFO  : Context for 'APU' is selected.
18:55:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:01 INFO  : Context for 'APU' is selected.
18:55:01 INFO  : 'stop' command is executed.
18:55:02 INFO  : 'ps7_init' command is executed.
18:55:02 INFO  : 'ps7_post_config' command is executed.
18:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:02 INFO  : Memory regions updated for context APU
18:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:02 INFO  : 'con' command is executed.
18:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:55:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:55:24 INFO  : Disconnected from the channel tcfchan#38.
18:55:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:55:25 INFO  : 'fpga -state' command is executed.
18:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:55:25 INFO  : 'jtag frequency' command is executed.
18:55:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:25 INFO  : Context for 'APU' is selected.
18:55:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:25 INFO  : Context for 'APU' is selected.
18:55:25 INFO  : 'stop' command is executed.
18:55:25 INFO  : 'ps7_init' command is executed.
18:55:25 INFO  : 'ps7_post_config' command is executed.
18:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:26 INFO  : Memory regions updated for context APU
18:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:26 INFO  : 'con' command is executed.
18:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:55:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:55:58 INFO  : Disconnected from the channel tcfchan#39.
18:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:55:59 INFO  : 'fpga -state' command is executed.
18:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:56:00 INFO  : 'jtag frequency' command is executed.
18:56:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:00 INFO  : Context for 'APU' is selected.
18:56:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:00 INFO  : Context for 'APU' is selected.
18:56:00 INFO  : 'stop' command is executed.
18:56:00 INFO  : 'ps7_init' command is executed.
18:56:00 INFO  : 'ps7_post_config' command is executed.
18:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:01 INFO  : Memory regions updated for context APU
18:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:01 INFO  : 'con' command is executed.
18:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:56:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:56:56 INFO  : Disconnected from the channel tcfchan#40.
18:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:56:57 INFO  : 'fpga -state' command is executed.
18:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:56:57 INFO  : 'jtag frequency' command is executed.
18:56:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:57 INFO  : Context for 'APU' is selected.
18:56:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:57 INFO  : Context for 'APU' is selected.
18:56:57 INFO  : 'stop' command is executed.
18:56:58 INFO  : 'ps7_init' command is executed.
18:56:58 INFO  : 'ps7_post_config' command is executed.
18:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:58 INFO  : Memory regions updated for context APU
18:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:58 INFO  : 'con' command is executed.
18:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:56:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:57:35 INFO  : Disconnected from the channel tcfchan#41.
18:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:57:36 INFO  : 'fpga -state' command is executed.
18:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:57:37 INFO  : 'jtag frequency' command is executed.
18:57:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:37 INFO  : Context for 'APU' is selected.
18:57:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:37 INFO  : Context for 'APU' is selected.
18:57:37 INFO  : 'stop' command is executed.
18:57:37 INFO  : 'ps7_init' command is executed.
18:57:37 INFO  : 'ps7_post_config' command is executed.
18:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:37 INFO  : Memory regions updated for context APU
18:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:38 INFO  : 'con' command is executed.
18:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:57:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:58:01 INFO  : Disconnected from the channel tcfchan#42.
18:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:58:02 INFO  : 'fpga -state' command is executed.
18:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:58:02 INFO  : 'jtag frequency' command is executed.
18:58:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:02 INFO  : Context for 'APU' is selected.
18:58:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:02 INFO  : Context for 'APU' is selected.
18:58:02 INFO  : 'stop' command is executed.
18:58:03 INFO  : 'ps7_init' command is executed.
18:58:03 INFO  : 'ps7_post_config' command is executed.
18:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:03 INFO  : Memory regions updated for context APU
18:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:03 INFO  : 'con' command is executed.
18:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:58:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:58:18 INFO  : Disconnected from the channel tcfchan#43.
18:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:58:19 INFO  : 'fpga -state' command is executed.
18:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:58:19 INFO  : 'jtag frequency' command is executed.
18:58:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:19 INFO  : Context for 'APU' is selected.
18:58:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:19 INFO  : Context for 'APU' is selected.
18:58:19 INFO  : 'stop' command is executed.
18:58:20 INFO  : 'ps7_init' command is executed.
18:58:20 INFO  : 'ps7_post_config' command is executed.
18:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:20 INFO  : Memory regions updated for context APU
18:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:20 INFO  : 'con' command is executed.
18:58:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:58:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:58:38 INFO  : Disconnected from the channel tcfchan#44.
18:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:58:40 INFO  : 'fpga -state' command is executed.
18:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:58:40 INFO  : 'jtag frequency' command is executed.
18:58:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:40 INFO  : Context for 'APU' is selected.
18:58:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:40 INFO  : Context for 'APU' is selected.
18:58:40 INFO  : 'stop' command is executed.
18:58:41 INFO  : 'ps7_init' command is executed.
18:58:41 INFO  : 'ps7_post_config' command is executed.
18:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:42 INFO  : Memory regions updated for context APU
18:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:42 INFO  : 'con' command is executed.
18:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:58:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:58:59 INFO  : Disconnected from the channel tcfchan#45.
18:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:59:56 INFO  : 'fpga -state' command is executed.
18:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:59:56 INFO  : 'jtag frequency' command is executed.
18:59:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:56 INFO  : Context for 'APU' is selected.
18:59:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:56 INFO  : Context for 'APU' is selected.
18:59:56 INFO  : 'stop' command is executed.
18:59:57 INFO  : 'ps7_init' command is executed.
18:59:57 INFO  : 'ps7_post_config' command is executed.
18:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:57 INFO  : Memory regions updated for context APU
18:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:57 INFO  : 'con' command is executed.
18:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:59:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:00:22 INFO  : Disconnected from the channel tcfchan#46.
19:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:00:23 INFO  : 'fpga -state' command is executed.
19:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:00:23 INFO  : 'jtag frequency' command is executed.
19:00:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:23 INFO  : Context for 'APU' is selected.
19:00:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:00:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:23 INFO  : Context for 'APU' is selected.
19:00:23 INFO  : 'stop' command is executed.
19:00:24 INFO  : 'ps7_init' command is executed.
19:00:24 INFO  : 'ps7_post_config' command is executed.
19:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:24 INFO  : Memory regions updated for context APU
19:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:24 INFO  : 'con' command is executed.
19:00:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:00:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:00:46 INFO  : Disconnected from the channel tcfchan#47.
19:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:00:47 INFO  : 'fpga -state' command is executed.
19:00:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:00:47 INFO  : 'jtag frequency' command is executed.
19:00:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:47 INFO  : Context for 'APU' is selected.
19:00:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:00:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:47 INFO  : Context for 'APU' is selected.
19:00:47 INFO  : 'stop' command is executed.
19:00:48 INFO  : 'ps7_init' command is executed.
19:00:48 INFO  : 'ps7_post_config' command is executed.
19:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:48 INFO  : Memory regions updated for context APU
19:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:49 INFO  : 'con' command is executed.
19:00:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:00:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:01:45 INFO  : Disconnected from the channel tcfchan#48.
19:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:01:46 INFO  : 'fpga -state' command is executed.
19:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:01:46 INFO  : 'jtag frequency' command is executed.
19:01:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:01:46 INFO  : Context for 'APU' is selected.
19:01:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:01:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:46 INFO  : Context for 'APU' is selected.
19:01:46 INFO  : 'stop' command is executed.
19:01:47 INFO  : 'ps7_init' command is executed.
19:01:47 INFO  : 'ps7_post_config' command is executed.
19:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:48 INFO  : Memory regions updated for context APU
19:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:48 INFO  : 'con' command is executed.
19:01:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:01:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:02:34 INFO  : Disconnected from the channel tcfchan#49.
19:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:02:35 INFO  : 'fpga -state' command is executed.
19:02:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:02:35 INFO  : 'jtag frequency' command is executed.
19:02:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:35 INFO  : Context for 'APU' is selected.
19:02:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:35 INFO  : Context for 'APU' is selected.
19:02:36 INFO  : 'stop' command is executed.
19:02:36 INFO  : 'ps7_init' command is executed.
19:02:36 INFO  : 'ps7_post_config' command is executed.
19:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:36 INFO  : Memory regions updated for context APU
19:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:37 INFO  : 'con' command is executed.
19:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:02:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:03:56 INFO  : Disconnected from the channel tcfchan#50.
19:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:03:57 INFO  : 'fpga -state' command is executed.
19:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:03:57 INFO  : 'jtag frequency' command is executed.
19:03:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:58 INFO  : Context for 'APU' is selected.
19:03:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:58 INFO  : Context for 'APU' is selected.
19:03:58 INFO  : 'stop' command is executed.
19:03:58 INFO  : 'ps7_init' command is executed.
19:03:58 INFO  : 'ps7_post_config' command is executed.
19:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:59 INFO  : Memory regions updated for context APU
19:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:59 INFO  : 'con' command is executed.
19:03:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:03:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:05:56 INFO  : Disconnected from the channel tcfchan#51.
19:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:05:57 INFO  : 'fpga -state' command is executed.
19:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:05:57 INFO  : 'jtag frequency' command is executed.
19:05:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:57 INFO  : Context for 'APU' is selected.
19:05:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:58 INFO  : Context for 'APU' is selected.
19:05:58 INFO  : 'stop' command is executed.
19:05:58 INFO  : 'ps7_init' command is executed.
19:05:58 INFO  : 'ps7_post_config' command is executed.
19:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:58 INFO  : Memory regions updated for context APU
19:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:59 INFO  : 'con' command is executed.
19:05:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:05:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:20:58 INFO  : Disconnected from the channel tcfchan#52.
19:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:21:00 INFO  : 'fpga -state' command is executed.
19:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:21:01 INFO  : 'jtag frequency' command is executed.
19:21:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:01 INFO  : Context for 'APU' is selected.
19:21:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:21:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:01 INFO  : Context for 'APU' is selected.
19:21:01 INFO  : 'stop' command is executed.
19:21:02 INFO  : 'ps7_init' command is executed.
19:21:02 INFO  : 'ps7_post_config' command is executed.
19:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:02 INFO  : Memory regions updated for context APU
19:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:03 INFO  : 'con' command is executed.
19:21:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:21:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:22:20 INFO  : Disconnected from the channel tcfchan#53.
19:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:22:21 INFO  : 'fpga -state' command is executed.
19:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:22:21 INFO  : 'jtag frequency' command is executed.
19:22:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:21 INFO  : Context for 'APU' is selected.
19:22:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:21 INFO  : Context for 'APU' is selected.
19:22:21 INFO  : 'stop' command is executed.
19:22:22 INFO  : 'ps7_init' command is executed.
19:22:22 INFO  : 'ps7_post_config' command is executed.
19:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:22 INFO  : Memory regions updated for context APU
19:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:22 INFO  : 'con' command is executed.
19:22:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:22:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:23:12 INFO  : Disconnected from the channel tcfchan#54.
19:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:23:13 INFO  : 'fpga -state' command is executed.
19:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:23:13 INFO  : 'jtag frequency' command is executed.
19:23:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:13 INFO  : Context for 'APU' is selected.
19:23:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:13 INFO  : Context for 'APU' is selected.
19:23:13 INFO  : 'stop' command is executed.
19:23:14 INFO  : 'ps7_init' command is executed.
19:23:14 INFO  : 'ps7_post_config' command is executed.
19:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:14 INFO  : Memory regions updated for context APU
19:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:14 INFO  : 'con' command is executed.
19:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:23:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:23:40 INFO  : Disconnected from the channel tcfchan#55.
19:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:23:41 INFO  : 'fpga -state' command is executed.
19:23:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:23:41 INFO  : 'jtag frequency' command is executed.
19:23:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:41 INFO  : Context for 'APU' is selected.
19:23:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:42 INFO  : Context for 'APU' is selected.
19:23:42 INFO  : 'stop' command is executed.
19:23:42 INFO  : 'ps7_init' command is executed.
19:23:42 INFO  : 'ps7_post_config' command is executed.
19:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:43 INFO  : Memory regions updated for context APU
19:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:43 INFO  : 'con' command is executed.
19:23:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:23:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:24:05 INFO  : Disconnected from the channel tcfchan#56.
19:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:24:06 INFO  : 'fpga -state' command is executed.
19:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:24:06 INFO  : 'jtag frequency' command is executed.
19:24:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:06 INFO  : Context for 'APU' is selected.
19:24:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:06 INFO  : Context for 'APU' is selected.
19:24:06 INFO  : 'stop' command is executed.
19:24:07 INFO  : 'ps7_init' command is executed.
19:24:07 INFO  : 'ps7_post_config' command is executed.
19:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:07 INFO  : Memory regions updated for context APU
19:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:07 INFO  : 'con' command is executed.
19:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:24:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:25:09 INFO  : Disconnected from the channel tcfchan#57.
19:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:25:10 INFO  : 'fpga -state' command is executed.
19:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:25:10 INFO  : 'jtag frequency' command is executed.
19:25:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:11 INFO  : Context for 'APU' is selected.
19:25:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:11 INFO  : Context for 'APU' is selected.
19:25:11 INFO  : 'stop' command is executed.
19:25:11 INFO  : 'ps7_init' command is executed.
19:25:11 INFO  : 'ps7_post_config' command is executed.
19:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:11 INFO  : Memory regions updated for context APU
19:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:12 INFO  : 'con' command is executed.
19:25:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:25:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:25:38 INFO  : Disconnected from the channel tcfchan#58.
19:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:25:39 INFO  : 'fpga -state' command is executed.
19:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:25:39 INFO  : 'jtag frequency' command is executed.
19:25:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:40 INFO  : Context for 'APU' is selected.
19:25:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:40 INFO  : Context for 'APU' is selected.
19:25:40 INFO  : 'stop' command is executed.
19:25:40 INFO  : 'ps7_init' command is executed.
19:25:40 INFO  : 'ps7_post_config' command is executed.
19:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:41 INFO  : Memory regions updated for context APU
19:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:41 INFO  : 'con' command is executed.
19:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:25:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:26:22 INFO  : Disconnected from the channel tcfchan#59.
19:26:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:26:23 INFO  : 'fpga -state' command is executed.
19:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:26:23 INFO  : 'jtag frequency' command is executed.
19:26:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:23 INFO  : Context for 'APU' is selected.
19:26:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:23 INFO  : Context for 'APU' is selected.
19:26:24 INFO  : 'stop' command is executed.
19:26:24 INFO  : 'ps7_init' command is executed.
19:26:24 INFO  : 'ps7_post_config' command is executed.
19:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:24 INFO  : Memory regions updated for context APU
19:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:24 INFO  : 'con' command is executed.
19:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:26:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:34:36 INFO  : Disconnected from the channel tcfchan#60.
19:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:34:37 INFO  : 'fpga -state' command is executed.
19:34:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:34:38 INFO  : 'jtag frequency' command is executed.
19:34:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:38 INFO  : Context for 'APU' is selected.
19:34:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:38 INFO  : Context for 'APU' is selected.
19:34:38 INFO  : 'stop' command is executed.
19:34:38 INFO  : 'ps7_init' command is executed.
19:34:38 INFO  : 'ps7_post_config' command is executed.
19:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:39 INFO  : Memory regions updated for context APU
19:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:39 INFO  : 'con' command is executed.
19:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:34:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:35:54 INFO  : Disconnected from the channel tcfchan#61.
19:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:35:55 INFO  : 'fpga -state' command is executed.
19:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:35:55 INFO  : 'jtag frequency' command is executed.
19:35:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:55 INFO  : Context for 'APU' is selected.
19:35:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:55 INFO  : Context for 'APU' is selected.
19:35:55 INFO  : 'stop' command is executed.
19:35:56 INFO  : 'ps7_init' command is executed.
19:35:56 INFO  : 'ps7_post_config' command is executed.
19:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:57 INFO  : Memory regions updated for context APU
19:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:57 INFO  : 'con' command is executed.
19:35:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:35:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:36:37 INFO  : Disconnected from the channel tcfchan#62.
19:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:36:38 INFO  : 'fpga -state' command is executed.
19:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:36:38 INFO  : 'jtag frequency' command is executed.
19:36:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:38 INFO  : Context for 'APU' is selected.
19:36:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:36:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:38 INFO  : Context for 'APU' is selected.
19:36:38 INFO  : 'stop' command is executed.
19:36:39 INFO  : 'ps7_init' command is executed.
19:36:39 INFO  : 'ps7_post_config' command is executed.
19:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:39 INFO  : Memory regions updated for context APU
19:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:39 INFO  : 'con' command is executed.
19:36:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:36:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:38:21 INFO  : Disconnected from the channel tcfchan#63.
19:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:38:22 INFO  : 'fpga -state' command is executed.
19:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:38:22 INFO  : 'jtag frequency' command is executed.
19:38:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:22 INFO  : Context for 'APU' is selected.
19:38:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:23 INFO  : Context for 'APU' is selected.
19:38:23 INFO  : 'stop' command is executed.
19:38:23 INFO  : 'ps7_init' command is executed.
19:38:23 INFO  : 'ps7_post_config' command is executed.
19:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:23 INFO  : Memory regions updated for context APU
19:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:23 INFO  : 'con' command is executed.
19:38:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:38:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:38:57 INFO  : Disconnected from the channel tcfchan#64.
19:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:38:59 INFO  : 'fpga -state' command is executed.
19:38:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:38:59 INFO  : 'jtag frequency' command is executed.
19:38:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:59 INFO  : Context for 'APU' is selected.
19:38:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:38:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:59 INFO  : Context for 'APU' is selected.
19:38:59 INFO  : 'stop' command is executed.
19:39:00 INFO  : 'ps7_init' command is executed.
19:39:00 INFO  : 'ps7_post_config' command is executed.
19:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:00 INFO  : Memory regions updated for context APU
19:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:00 INFO  : 'con' command is executed.
19:39:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:39:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:39:23 INFO  : Disconnected from the channel tcfchan#65.
19:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:39:24 INFO  : 'fpga -state' command is executed.
19:39:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:39:25 INFO  : 'jtag frequency' command is executed.
19:39:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:25 INFO  : Context for 'APU' is selected.
19:39:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:25 INFO  : Context for 'APU' is selected.
19:39:25 INFO  : 'stop' command is executed.
19:39:25 INFO  : 'ps7_init' command is executed.
19:39:25 INFO  : 'ps7_post_config' command is executed.
19:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:25 INFO  : Memory regions updated for context APU
19:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:26 INFO  : 'con' command is executed.
19:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:39:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:39:39 INFO  : Disconnected from the channel tcfchan#66.
19:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:39:40 INFO  : 'fpga -state' command is executed.
19:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:39:40 INFO  : 'jtag frequency' command is executed.
19:39:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:40 INFO  : Context for 'APU' is selected.
19:39:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:40 INFO  : Context for 'APU' is selected.
19:39:40 INFO  : 'stop' command is executed.
19:39:40 INFO  : 'ps7_init' command is executed.
19:39:40 INFO  : 'ps7_post_config' command is executed.
19:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:41 INFO  : Memory regions updated for context APU
19:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:41 INFO  : 'con' command is executed.
19:39:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:39:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:04:10 INFO  : Disconnected from the channel tcfchan#67.
20:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:04:11 INFO  : 'fpga -state' command is executed.
20:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:04:11 INFO  : 'jtag frequency' command is executed.
20:04:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:11 INFO  : Context for 'APU' is selected.
20:04:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:11 INFO  : Context for 'APU' is selected.
20:04:12 INFO  : 'stop' command is executed.
20:04:12 INFO  : 'ps7_init' command is executed.
20:04:12 INFO  : 'ps7_post_config' command is executed.
20:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:13 INFO  : Memory regions updated for context APU
20:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:13 INFO  : 'con' command is executed.
20:04:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:04:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:04:48 INFO  : Disconnected from the channel tcfchan#68.
20:04:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:04:49 INFO  : 'fpga -state' command is executed.
20:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:04:49 INFO  : 'jtag frequency' command is executed.
20:04:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:49 INFO  : Context for 'APU' is selected.
20:04:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:49 INFO  : Context for 'APU' is selected.
20:04:50 INFO  : 'stop' command is executed.
20:04:50 INFO  : 'ps7_init' command is executed.
20:04:50 INFO  : 'ps7_post_config' command is executed.
20:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:50 INFO  : Memory regions updated for context APU
20:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:50 INFO  : 'con' command is executed.
20:04:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:04:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:05:36 INFO  : Disconnected from the channel tcfchan#69.
20:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:05:37 INFO  : 'fpga -state' command is executed.
20:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:05:37 INFO  : 'jtag frequency' command is executed.
20:05:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:37 INFO  : Context for 'APU' is selected.
20:05:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:37 INFO  : Context for 'APU' is selected.
20:05:37 INFO  : 'stop' command is executed.
20:05:37 INFO  : 'ps7_init' command is executed.
20:05:37 INFO  : 'ps7_post_config' command is executed.
20:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:38 INFO  : Memory regions updated for context APU
20:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:38 INFO  : 'con' command is executed.
20:05:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:05:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:07:21 INFO  : Disconnected from the channel tcfchan#70.
20:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:07:23 INFO  : 'fpga -state' command is executed.
20:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:07:23 INFO  : 'jtag frequency' command is executed.
20:07:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:23 INFO  : Context for 'APU' is selected.
20:07:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:07:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:23 INFO  : Context for 'APU' is selected.
20:07:23 INFO  : 'stop' command is executed.
20:07:23 INFO  : 'ps7_init' command is executed.
20:07:23 INFO  : 'ps7_post_config' command is executed.
20:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:24 INFO  : Memory regions updated for context APU
20:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:24 INFO  : 'con' command is executed.
20:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:07:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:10:13 INFO  : Disconnected from the channel tcfchan#71.
20:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:10:14 INFO  : 'fpga -state' command is executed.
20:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:10:14 INFO  : 'jtag frequency' command is executed.
20:10:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:10:14 INFO  : Context for 'APU' is selected.
20:10:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:10:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:14 INFO  : Context for 'APU' is selected.
20:10:15 INFO  : 'stop' command is executed.
20:10:15 INFO  : 'ps7_init' command is executed.
20:10:15 INFO  : 'ps7_post_config' command is executed.
20:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:15 INFO  : Memory regions updated for context APU
20:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:16 INFO  : 'con' command is executed.
20:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:10:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:10:32 INFO  : Disconnected from the channel tcfchan#72.
20:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:10:33 INFO  : 'fpga -state' command is executed.
20:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:10:34 INFO  : 'jtag frequency' command is executed.
20:10:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:10:34 INFO  : Context for 'APU' is selected.
20:10:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:34 INFO  : Context for 'APU' is selected.
20:10:34 INFO  : 'stop' command is executed.
20:10:34 INFO  : 'ps7_init' command is executed.
20:10:34 INFO  : 'ps7_post_config' command is executed.
20:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:34 INFO  : Memory regions updated for context APU
20:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:35 INFO  : 'con' command is executed.
20:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:10:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:26:54 INFO  : Disconnected from the channel tcfchan#73.
20:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:26:55 INFO  : 'fpga -state' command is executed.
20:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:26:55 INFO  : 'jtag frequency' command is executed.
20:26:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:55 INFO  : Context for 'APU' is selected.
20:26:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:55 INFO  : Context for 'APU' is selected.
20:26:55 INFO  : 'stop' command is executed.
20:26:56 INFO  : 'ps7_init' command is executed.
20:26:56 INFO  : 'ps7_post_config' command is executed.
20:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:56 INFO  : Memory regions updated for context APU
20:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:56 INFO  : 'con' command is executed.
20:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:26:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:38:58 INFO  : Disconnected from the channel tcfchan#74.
20:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:38:59 INFO  : 'fpga -state' command is executed.
20:38:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:38:59 INFO  : 'jtag frequency' command is executed.
20:38:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:59 INFO  : Context for 'APU' is selected.
20:38:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:59 INFO  : Context for 'APU' is selected.
20:39:00 INFO  : 'stop' command is executed.
20:39:00 INFO  : 'ps7_init' command is executed.
20:39:00 INFO  : 'ps7_post_config' command is executed.
20:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:01 INFO  : Memory regions updated for context APU
20:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:01 INFO  : 'con' command is executed.
20:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:39:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:41:20 INFO  : Disconnected from the channel tcfchan#75.
20:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:41:21 INFO  : 'fpga -state' command is executed.
20:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:41:21 INFO  : 'jtag frequency' command is executed.
20:41:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:21 INFO  : Context for 'APU' is selected.
20:41:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:21 INFO  : Context for 'APU' is selected.
20:41:21 INFO  : 'stop' command is executed.
20:41:21 INFO  : 'ps7_init' command is executed.
20:41:21 INFO  : 'ps7_post_config' command is executed.
20:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:22 INFO  : Memory regions updated for context APU
20:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:22 INFO  : 'con' command is executed.
20:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:41:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:42:46 INFO  : Disconnected from the channel tcfchan#76.
20:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:42:47 INFO  : 'fpga -state' command is executed.
20:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:42:47 INFO  : 'jtag frequency' command is executed.
20:42:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:47 INFO  : Context for 'APU' is selected.
20:42:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:48 INFO  : Context for 'APU' is selected.
20:42:48 INFO  : 'stop' command is executed.
20:42:48 INFO  : 'ps7_init' command is executed.
20:42:48 INFO  : 'ps7_post_config' command is executed.
20:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:48 INFO  : Memory regions updated for context APU
20:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:48 INFO  : 'con' command is executed.
20:42:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:42:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:43:06 INFO  : Disconnected from the channel tcfchan#77.
20:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:07 INFO  : 'fpga -state' command is executed.
20:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:08 INFO  : 'jtag frequency' command is executed.
20:43:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:08 INFO  : Context for 'APU' is selected.
20:43:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:08 INFO  : Context for 'APU' is selected.
20:43:08 INFO  : 'stop' command is executed.
20:43:09 INFO  : 'ps7_init' command is executed.
20:43:09 INFO  : 'ps7_post_config' command is executed.
20:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:09 INFO  : Memory regions updated for context APU
20:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:09 INFO  : 'con' command is executed.
20:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:43:56 INFO  : Disconnected from the channel tcfchan#78.
20:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:57 INFO  : 'fpga -state' command is executed.
20:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:57 INFO  : 'jtag frequency' command is executed.
20:43:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:57 INFO  : Context for 'APU' is selected.
20:43:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:57 INFO  : Context for 'APU' is selected.
20:43:57 INFO  : 'stop' command is executed.
20:43:58 INFO  : 'ps7_init' command is executed.
20:43:58 INFO  : 'ps7_post_config' command is executed.
20:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:58 INFO  : Memory regions updated for context APU
20:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:58 INFO  : 'con' command is executed.
20:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:12:05 INFO  : Disconnected from the channel tcfchan#79.
21:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:12:07 INFO  : 'fpga -state' command is executed.
21:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:12:07 INFO  : 'jtag frequency' command is executed.
21:12:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:07 INFO  : Context for 'APU' is selected.
21:12:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:07 INFO  : Context for 'APU' is selected.
21:12:07 INFO  : 'stop' command is executed.
21:12:07 INFO  : 'ps7_init' command is executed.
21:12:07 INFO  : 'ps7_post_config' command is executed.
21:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:08 INFO  : Memory regions updated for context APU
21:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:08 INFO  : 'con' command is executed.
21:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:12:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:14:12 INFO  : Disconnected from the channel tcfchan#80.
21:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:14:13 INFO  : 'fpga -state' command is executed.
21:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:14:13 INFO  : 'jtag frequency' command is executed.
21:14:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:13 INFO  : Context for 'APU' is selected.
21:14:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:13 INFO  : Context for 'APU' is selected.
21:14:13 INFO  : 'stop' command is executed.
21:14:14 INFO  : 'ps7_init' command is executed.
21:14:14 INFO  : 'ps7_post_config' command is executed.
21:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:14 INFO  : Memory regions updated for context APU
21:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:14 INFO  : 'con' command is executed.
21:14:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:14:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:17:27 INFO  : Disconnected from the channel tcfchan#81.
21:17:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:17:28 INFO  : 'fpga -state' command is executed.
21:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:17:28 INFO  : 'jtag frequency' command is executed.
21:17:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:28 INFO  : Context for 'APU' is selected.
21:17:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:28 INFO  : Context for 'APU' is selected.
21:17:28 INFO  : 'stop' command is executed.
21:17:29 INFO  : 'ps7_init' command is executed.
21:17:29 INFO  : 'ps7_post_config' command is executed.
21:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:29 INFO  : Memory regions updated for context APU
21:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:29 INFO  : 'con' command is executed.
21:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:17:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:19:19 INFO  : Disconnected from the channel tcfchan#82.
21:19:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:19:20 INFO  : 'fpga -state' command is executed.
21:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:19:20 INFO  : 'jtag frequency' command is executed.
21:19:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:20 INFO  : Context for 'APU' is selected.
21:19:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:20 INFO  : Context for 'APU' is selected.
21:19:20 INFO  : 'stop' command is executed.
21:19:21 INFO  : 'ps7_init' command is executed.
21:19:21 INFO  : 'ps7_post_config' command is executed.
21:19:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:21 INFO  : Memory regions updated for context APU
21:19:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:21 INFO  : 'con' command is executed.
21:19:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:19:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:20:00 INFO  : Disconnected from the channel tcfchan#83.
21:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:31:01 INFO  : 'fpga -state' command is executed.
21:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:31:01 INFO  : 'jtag frequency' command is executed.
21:31:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:01 INFO  : Context for 'APU' is selected.
21:31:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:01 INFO  : Context for 'APU' is selected.
21:31:01 INFO  : 'stop' command is executed.
21:31:02 INFO  : 'ps7_init' command is executed.
21:31:02 INFO  : 'ps7_post_config' command is executed.
21:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:03 INFO  : Memory regions updated for context APU
21:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:03 INFO  : 'con' command is executed.
21:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:31:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:31:39 INFO  : Disconnected from the channel tcfchan#84.
21:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:33:32 INFO  : 'fpga -state' command is executed.
21:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:33:32 INFO  : 'jtag frequency' command is executed.
21:33:32 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:32 INFO  : Context for 'APU' is selected.
21:33:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:32 INFO  : Context for 'APU' is selected.
21:33:32 INFO  : 'stop' command is executed.
21:33:32 INFO  : 'ps7_init' command is executed.
21:33:32 INFO  : 'ps7_post_config' command is executed.
21:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:33 INFO  : Memory regions updated for context APU
21:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:33 INFO  : 'con' command is executed.
21:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:33:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:34:24 INFO  : Disconnected from the channel tcfchan#85.
21:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:34:25 INFO  : 'fpga -state' command is executed.
21:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:34:26 INFO  : 'jtag frequency' command is executed.
21:34:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:26 INFO  : Context for 'APU' is selected.
21:34:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:26 INFO  : Context for 'APU' is selected.
21:34:26 INFO  : 'stop' command is executed.
21:34:26 INFO  : 'ps7_init' command is executed.
21:34:26 INFO  : 'ps7_post_config' command is executed.
21:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:27 INFO  : Memory regions updated for context APU
21:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:27 INFO  : 'con' command is executed.
21:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:34:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:34:57 INFO  : Disconnected from the channel tcfchan#86.
21:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:34:59 INFO  : 'fpga -state' command is executed.
21:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:34:59 INFO  : 'jtag frequency' command is executed.
21:34:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:59 INFO  : Context for 'APU' is selected.
21:34:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:59 INFO  : Context for 'APU' is selected.
21:34:59 INFO  : 'stop' command is executed.
21:35:00 INFO  : 'ps7_init' command is executed.
21:35:00 INFO  : 'ps7_post_config' command is executed.
21:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:01 INFO  : Memory regions updated for context APU
21:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:01 INFO  : 'con' command is executed.
21:35:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:35:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:50:58 INFO  : Disconnected from the channel tcfchan#87.
21:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:51:00 INFO  : 'fpga -state' command is executed.
21:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:51:00 INFO  : 'jtag frequency' command is executed.
21:51:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:00 INFO  : Context for 'APU' is selected.
21:51:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:00 INFO  : Context for 'APU' is selected.
21:51:00 INFO  : 'stop' command is executed.
21:51:00 INFO  : 'ps7_init' command is executed.
21:51:00 INFO  : 'ps7_post_config' command is executed.
21:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:01 INFO  : Memory regions updated for context APU
21:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:01 INFO  : 'con' command is executed.
21:51:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:51:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:52:03 INFO  : Disconnected from the channel tcfchan#88.
21:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:52:04 INFO  : 'fpga -state' command is executed.
21:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:52:05 INFO  : 'jtag frequency' command is executed.
21:52:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:05 INFO  : Context for 'APU' is selected.
21:52:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:52:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:05 INFO  : Context for 'APU' is selected.
21:52:05 INFO  : 'stop' command is executed.
21:52:05 INFO  : 'ps7_init' command is executed.
21:52:05 INFO  : 'ps7_post_config' command is executed.
21:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:05 INFO  : Memory regions updated for context APU
21:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:06 INFO  : 'con' command is executed.
21:52:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:52:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:52:41 INFO  : Disconnected from the channel tcfchan#89.
21:52:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:52:43 INFO  : 'fpga -state' command is executed.
21:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:52:43 INFO  : 'jtag frequency' command is executed.
21:52:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:43 INFO  : Context for 'APU' is selected.
21:52:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:43 INFO  : Context for 'APU' is selected.
21:52:44 INFO  : 'stop' command is executed.
21:52:46 INFO  : 'ps7_init' command is executed.
21:52:46 INFO  : 'ps7_post_config' command is executed.
21:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:50 ERROR : Memory write error at 0x100000. AP transaction timeout
21:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

21:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:53:04 INFO  : 'fpga -state' command is executed.
21:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:53:05 INFO  : 'jtag frequency' command is executed.
21:53:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:05 INFO  : Context for 'APU' is selected.
21:53:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:05 INFO  : Context for 'APU' is selected.
21:53:05 INFO  : 'stop' command is executed.
21:53:05 ERROR : AP transaction error, DAP status f0000021
21:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
----------------End of Script----------------

21:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:53:55 INFO  : 'fpga -state' command is executed.
21:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:53:55 INFO  : 'jtag frequency' command is executed.
21:53:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:55 INFO  : Context for 'APU' is selected.
21:53:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:56 INFO  : Context for 'APU' is selected.
21:53:56 INFO  : 'stop' command is executed.
21:53:56 INFO  : 'ps7_init' command is executed.
21:53:56 INFO  : 'ps7_post_config' command is executed.
21:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:57 INFO  : Memory regions updated for context APU
21:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:57 INFO  : 'con' command is executed.
21:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:53:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:58:06 INFO  : Disconnected from the channel tcfchan#90.
21:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:58:07 INFO  : 'fpga -state' command is executed.
21:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:58:07 INFO  : 'jtag frequency' command is executed.
21:58:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:08 INFO  : Context for 'APU' is selected.
21:58:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:08 INFO  : Context for 'APU' is selected.
21:58:08 INFO  : 'stop' command is executed.
21:58:08 INFO  : 'ps7_init' command is executed.
21:58:08 INFO  : 'ps7_post_config' command is executed.
21:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:08 INFO  : Memory regions updated for context APU
21:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:09 INFO  : 'con' command is executed.
21:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:58:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:58:28 INFO  : Disconnected from the channel tcfchan#91.
21:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:58:29 INFO  : 'fpga -state' command is executed.
21:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:58:29 INFO  : 'jtag frequency' command is executed.
21:58:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:30 INFO  : Context for 'APU' is selected.
21:58:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:30 INFO  : Context for 'APU' is selected.
21:58:30 INFO  : 'stop' command is executed.
21:58:30 INFO  : 'ps7_init' command is executed.
21:58:30 INFO  : 'ps7_post_config' command is executed.
21:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:30 INFO  : Memory regions updated for context APU
21:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:31 INFO  : 'con' command is executed.
21:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:58:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:09:58 INFO  : Disconnected from the channel tcfchan#92.
22:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:09:59 INFO  : 'fpga -state' command is executed.
22:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:09:59 INFO  : 'jtag frequency' command is executed.
22:09:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:59 INFO  : Context for 'APU' is selected.
22:09:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:59 INFO  : Context for 'APU' is selected.
22:09:59 INFO  : 'stop' command is executed.
22:09:59 INFO  : 'ps7_init' command is executed.
22:09:59 INFO  : 'ps7_post_config' command is executed.
22:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:00 INFO  : Memory regions updated for context APU
22:10:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:00 INFO  : 'con' command is executed.
22:10:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:10:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:11:00 INFO  : Disconnected from the channel tcfchan#93.
22:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:11:02 INFO  : 'fpga -state' command is executed.
22:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:11:02 INFO  : 'jtag frequency' command is executed.
22:11:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:02 INFO  : Context for 'APU' is selected.
22:11:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:11:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:02 INFO  : Context for 'APU' is selected.
22:11:02 INFO  : 'stop' command is executed.
22:11:03 INFO  : 'ps7_init' command is executed.
22:11:03 INFO  : 'ps7_post_config' command is executed.
22:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:03 INFO  : Memory regions updated for context APU
22:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:04 INFO  : 'con' command is executed.
22:11:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:11:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:11:26 INFO  : Disconnected from the channel tcfchan#94.
22:11:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:11:28 INFO  : 'fpga -state' command is executed.
22:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:11:28 INFO  : 'jtag frequency' command is executed.
22:11:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:28 INFO  : Context for 'APU' is selected.
22:11:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:11:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:28 INFO  : Context for 'APU' is selected.
22:11:28 INFO  : 'stop' command is executed.
22:11:28 INFO  : 'ps7_init' command is executed.
22:11:28 INFO  : 'ps7_post_config' command is executed.
22:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:29 INFO  : Memory regions updated for context APU
22:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:29 INFO  : 'con' command is executed.
22:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:11:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:06:06 INFO  : Disconnected from the channel tcfchan#95.
23:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:06:07 INFO  : 'fpga -state' command is executed.
23:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:06:07 INFO  : 'jtag frequency' command is executed.
23:06:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:07 INFO  : Context for 'APU' is selected.
23:06:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:07 INFO  : Context for 'APU' is selected.
23:06:07 INFO  : 'stop' command is executed.
23:06:07 INFO  : 'ps7_init' command is executed.
23:06:07 INFO  : 'ps7_post_config' command is executed.
23:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:08 INFO  : Memory regions updated for context APU
23:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:08 INFO  : 'con' command is executed.
23:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:06:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:08:15 INFO  : Disconnected from the channel tcfchan#96.
23:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:08:16 INFO  : 'fpga -state' command is executed.
23:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:08:17 INFO  : 'jtag frequency' command is executed.
23:08:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:17 INFO  : Context for 'APU' is selected.
23:08:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:17 INFO  : Context for 'APU' is selected.
23:08:17 INFO  : 'stop' command is executed.
23:08:17 INFO  : 'ps7_init' command is executed.
23:08:17 INFO  : 'ps7_post_config' command is executed.
23:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:17 INFO  : Memory regions updated for context APU
23:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:18 INFO  : 'con' command is executed.
23:08:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:08:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:09:28 INFO  : Disconnected from the channel tcfchan#97.
23:09:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:09:29 INFO  : 'fpga -state' command is executed.
23:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:09:30 INFO  : 'jtag frequency' command is executed.
23:09:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:09:30 INFO  : Context for 'APU' is selected.
23:09:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:30 INFO  : Context for 'APU' is selected.
23:09:30 INFO  : 'stop' command is executed.
23:09:30 INFO  : 'ps7_init' command is executed.
23:09:30 INFO  : 'ps7_post_config' command is executed.
23:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:30 INFO  : Memory regions updated for context APU
23:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:31 INFO  : 'con' command is executed.
23:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:09:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:20:12 INFO  : Disconnected from the channel tcfchan#98.
23:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:20:14 INFO  : 'fpga -state' command is executed.
23:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:20:14 INFO  : 'jtag frequency' command is executed.
23:20:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:14 INFO  : Context for 'APU' is selected.
23:20:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:14 INFO  : Context for 'APU' is selected.
23:20:14 INFO  : 'stop' command is executed.
23:20:15 INFO  : 'ps7_init' command is executed.
23:20:15 INFO  : 'ps7_post_config' command is executed.
23:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:15 INFO  : Memory regions updated for context APU
23:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:16 INFO  : 'con' command is executed.
23:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:20:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:39:57 INFO  : Disconnected from the channel tcfchan#99.
23:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:39:58 INFO  : 'fpga -state' command is executed.
23:39:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:39:58 INFO  : 'jtag frequency' command is executed.
23:39:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:58 INFO  : Context for 'APU' is selected.
23:39:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:58 INFO  : Context for 'APU' is selected.
23:39:58 INFO  : 'stop' command is executed.
23:39:59 INFO  : 'ps7_init' command is executed.
23:39:59 INFO  : 'ps7_post_config' command is executed.
23:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:59 INFO  : Memory regions updated for context APU
23:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:59 INFO  : 'con' command is executed.
23:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:39:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:46:58 INFO  : Disconnected from the channel tcfchan#100.
23:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:46:59 INFO  : 'fpga -state' command is executed.
23:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:46:59 INFO  : 'jtag frequency' command is executed.
23:46:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:59 INFO  : Context for 'APU' is selected.
23:46:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:46:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:59 INFO  : Context for 'APU' is selected.
23:46:59 INFO  : 'stop' command is executed.
23:46:59 INFO  : 'ps7_init' command is executed.
23:46:59 INFO  : 'ps7_post_config' command is executed.
23:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:00 INFO  : Memory regions updated for context APU
23:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:00 INFO  : 'con' command is executed.
23:47:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:47:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:55:55 INFO  : Disconnected from the channel tcfchan#101.
23:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:55:56 INFO  : 'fpga -state' command is executed.
23:55:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:55:57 INFO  : 'jtag frequency' command is executed.
23:55:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:57 INFO  : Context for 'APU' is selected.
23:55:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:57 INFO  : Context for 'APU' is selected.
23:55:57 INFO  : 'stop' command is executed.
23:55:58 INFO  : 'ps7_init' command is executed.
23:55:58 INFO  : 'ps7_post_config' command is executed.
23:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:58 INFO  : Memory regions updated for context APU
23:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:58 INFO  : 'con' command is executed.
23:55:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:55:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:56:10 INFO  : Disconnected from the channel tcfchan#102.
23:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:56:11 INFO  : 'fpga -state' command is executed.
23:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:56:11 INFO  : 'jtag frequency' command is executed.
23:56:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:12 INFO  : Context for 'APU' is selected.
23:56:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:12 INFO  : Context for 'APU' is selected.
23:56:12 INFO  : 'stop' command is executed.
23:56:12 INFO  : 'ps7_init' command is executed.
23:56:12 INFO  : 'ps7_post_config' command is executed.
23:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:12 INFO  : Memory regions updated for context APU
23:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:12 INFO  : 'con' command is executed.
23:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:56:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:12:37 INFO  : Disconnected from the channel tcfchan#103.
00:12:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:12:38 INFO  : 'fpga -state' command is executed.
00:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:12:38 INFO  : 'jtag frequency' command is executed.
00:12:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:38 INFO  : Context for 'APU' is selected.
00:12:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:38 INFO  : Context for 'APU' is selected.
00:12:38 INFO  : 'stop' command is executed.
00:12:38 INFO  : 'ps7_init' command is executed.
00:12:39 INFO  : 'ps7_post_config' command is executed.
00:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:39 INFO  : Memory regions updated for context APU
00:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:39 INFO  : 'con' command is executed.
00:12:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:12:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:13:55 INFO  : Disconnected from the channel tcfchan#104.
00:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:13:56 INFO  : 'fpga -state' command is executed.
00:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:13:56 INFO  : 'jtag frequency' command is executed.
00:13:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:56 INFO  : Context for 'APU' is selected.
00:13:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:56 INFO  : Context for 'APU' is selected.
00:13:56 INFO  : 'stop' command is executed.
00:13:56 INFO  : 'ps7_init' command is executed.
00:13:56 INFO  : 'ps7_post_config' command is executed.
00:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:57 INFO  : Memory regions updated for context APU
00:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:57 INFO  : 'con' command is executed.
00:13:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:13:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:35:27 INFO  : Disconnected from the channel tcfchan#105.
00:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:35:28 INFO  : 'fpga -state' command is executed.
00:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:35:29 INFO  : 'jtag frequency' command is executed.
00:35:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:29 INFO  : Context for 'APU' is selected.
00:35:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:29 INFO  : Context for 'APU' is selected.
00:35:29 INFO  : 'stop' command is executed.
00:35:30 INFO  : 'ps7_init' command is executed.
00:35:30 INFO  : 'ps7_post_config' command is executed.
00:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:30 INFO  : Memory regions updated for context APU
00:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:30 INFO  : 'con' command is executed.
00:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:35:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:36:03 INFO  : Disconnected from the channel tcfchan#106.
00:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:36:04 INFO  : 'fpga -state' command is executed.
00:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:36:04 INFO  : 'jtag frequency' command is executed.
00:36:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:04 INFO  : Context for 'APU' is selected.
00:36:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:04 INFO  : Context for 'APU' is selected.
00:36:04 INFO  : 'stop' command is executed.
00:36:05 INFO  : 'ps7_init' command is executed.
00:36:05 INFO  : 'ps7_post_config' command is executed.
00:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:05 INFO  : Memory regions updated for context APU
00:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:05 INFO  : 'con' command is executed.
00:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:36:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:36:31 INFO  : Disconnected from the channel tcfchan#107.
00:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:36:32 INFO  : 'fpga -state' command is executed.
00:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:36:33 INFO  : 'jtag frequency' command is executed.
00:36:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:33 INFO  : Context for 'APU' is selected.
00:36:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:33 INFO  : Context for 'APU' is selected.
00:36:33 INFO  : 'stop' command is executed.
00:36:33 INFO  : 'ps7_init' command is executed.
00:36:33 INFO  : 'ps7_post_config' command is executed.
00:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:33 INFO  : Memory regions updated for context APU
00:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:34 INFO  : 'con' command is executed.
00:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:36:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:38:15 INFO  : Disconnected from the channel tcfchan#108.
00:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:38:16 INFO  : 'fpga -state' command is executed.
00:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:38:17 INFO  : 'jtag frequency' command is executed.
00:38:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:17 INFO  : Context for 'APU' is selected.
00:38:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:38:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:17 INFO  : Context for 'APU' is selected.
00:38:17 INFO  : 'stop' command is executed.
00:38:17 INFO  : 'ps7_init' command is executed.
00:38:17 INFO  : 'ps7_post_config' command is executed.
00:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:18 INFO  : Memory regions updated for context APU
00:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:18 INFO  : 'con' command is executed.
00:38:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:38:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:39:01 INFO  : Disconnected from the channel tcfchan#109.
00:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:39:02 INFO  : 'fpga -state' command is executed.
00:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:39:02 INFO  : 'jtag frequency' command is executed.
00:39:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:02 INFO  : Context for 'APU' is selected.
00:39:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:02 INFO  : Context for 'APU' is selected.
00:39:02 INFO  : 'stop' command is executed.
00:39:03 INFO  : 'ps7_init' command is executed.
00:39:03 INFO  : 'ps7_post_config' command is executed.
00:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:03 INFO  : Memory regions updated for context APU
00:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:03 INFO  : 'con' command is executed.
00:39:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:39:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:44:41 INFO  : Disconnected from the channel tcfchan#110.
00:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:44:42 INFO  : 'fpga -state' command is executed.
00:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:44:42 INFO  : 'jtag frequency' command is executed.
00:44:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:42 INFO  : Context for 'APU' is selected.
00:44:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:42 INFO  : Context for 'APU' is selected.
00:44:42 INFO  : 'stop' command is executed.
00:44:43 INFO  : 'ps7_init' command is executed.
00:44:43 INFO  : 'ps7_post_config' command is executed.
00:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:43 INFO  : Memory regions updated for context APU
00:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:43 INFO  : 'con' command is executed.
00:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:44:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:46:19 INFO  : Disconnected from the channel tcfchan#111.
00:46:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:46:20 INFO  : 'fpga -state' command is executed.
00:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:46:20 INFO  : 'jtag frequency' command is executed.
00:46:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:20 INFO  : Context for 'APU' is selected.
00:46:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:20 INFO  : Context for 'APU' is selected.
00:46:20 INFO  : 'stop' command is executed.
00:46:21 INFO  : 'ps7_init' command is executed.
00:46:21 INFO  : 'ps7_post_config' command is executed.
00:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:21 INFO  : Memory regions updated for context APU
00:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:21 INFO  : 'con' command is executed.
00:46:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:46:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:07:52 INFO  : Disconnected from the channel tcfchan#112.
22:59:32 INFO  : Registering command handlers for SDK TCF services
22:59:33 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:59:35 INFO  : XSCT server has started successfully.
22:59:35 INFO  : Successfully done setting XSCT server connection channel  
22:59:35 INFO  : Successfully done setting SDK workspace  
22:59:35 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:59:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:59:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539954244000,  Project:1539850330000
22:59:38 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:59:38 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:59:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:59:44 INFO  : 
22:59:46 INFO  : 
22:59:48 INFO  : 
22:59:49 INFO  : Updating hardware inferred compiler options for Test.
22:59:50 INFO  : Updating hardware inferred compiler options for fsbl.
22:59:50 INFO  : Updating hardware inferred compiler options for hello.
22:59:50 INFO  : Clearing existing target manager status.
23:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:02:51 INFO  : 'fpga -state' command is executed.
23:02:57 INFO  : Memory regions updated for context APU
23:04:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:04:22 INFO  : 'fpga -state' command is executed.
23:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:04:23 INFO  : 'jtag frequency' command is executed.
23:04:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:23 INFO  : Context for 'APU' is selected.
23:04:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:04:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:23 INFO  : Context for 'APU' is selected.
23:04:23 INFO  : 'stop' command is executed.
23:04:24 INFO  : 'ps7_init' command is executed.
23:04:24 INFO  : 'ps7_post_config' command is executed.
23:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:24 INFO  : Memory regions updated for context APU
23:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:24 INFO  : 'con' command is executed.
23:04:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:04:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:04:32 INFO  : Disconnected from the channel tcfchan#1.
23:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:04:38 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:04:41 INFO  : 'fpga -state' command is executed.
23:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:04:42 INFO  : 'jtag frequency' command is executed.
23:04:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:42 INFO  : Context for 'APU' is selected.
23:04:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:42 INFO  : Context for 'APU' is selected.
23:04:42 INFO  : 'stop' command is executed.
23:04:42 INFO  : 'ps7_init' command is executed.
23:04:42 INFO  : 'ps7_post_config' command is executed.
23:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:43 INFO  : Memory regions updated for context APU
23:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:43 INFO  : 'con' command is executed.
23:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:04:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:05:36 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:05:42 INFO  : Disconnected from the channel tcfchan#2.
23:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:05:44 INFO  : 'fpga -state' command is executed.
23:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:05:44 INFO  : 'jtag frequency' command is executed.
23:05:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:44 INFO  : Context for 'APU' is selected.
23:05:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:44 INFO  : Context for 'APU' is selected.
23:05:44 INFO  : 'stop' command is executed.
23:05:45 INFO  : 'ps7_init' command is executed.
23:05:45 INFO  : 'ps7_post_config' command is executed.
23:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:46 INFO  : Memory regions updated for context APU
23:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:46 INFO  : 'con' command is executed.
23:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:05:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:06:48 INFO  : Disconnected from the channel tcfchan#3.
23:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:06:50 INFO  : 'fpga -state' command is executed.
23:06:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:06:50 INFO  : 'jtag frequency' command is executed.
23:06:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:50 INFO  : Context for 'APU' is selected.
23:06:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:50 INFO  : Context for 'APU' is selected.
23:06:50 INFO  : 'stop' command is executed.
23:06:50 INFO  : 'ps7_init' command is executed.
23:06:50 INFO  : 'ps7_post_config' command is executed.
23:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:51 INFO  : Memory regions updated for context APU
23:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:51 INFO  : 'con' command is executed.
23:06:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:06:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:07:18 INFO  : Disconnected from the channel tcfchan#4.
23:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:07:19 INFO  : 'fpga -state' command is executed.
23:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:07:19 INFO  : 'jtag frequency' command is executed.
23:07:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:19 INFO  : Context for 'APU' is selected.
23:07:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:07:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:19 INFO  : Context for 'APU' is selected.
23:07:19 INFO  : 'stop' command is executed.
23:07:20 INFO  : 'ps7_init' command is executed.
23:07:20 INFO  : 'ps7_post_config' command is executed.
23:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:20 INFO  : Memory regions updated for context APU
23:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:20 INFO  : 'con' command is executed.
23:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:07:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:08:31 INFO  : Disconnected from the channel tcfchan#5.
23:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:08:32 INFO  : 'fpga -state' command is executed.
23:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:08:32 INFO  : 'jtag frequency' command is executed.
23:08:32 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:32 INFO  : Context for 'APU' is selected.
23:08:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:32 INFO  : Context for 'APU' is selected.
23:08:33 INFO  : 'stop' command is executed.
23:08:33 INFO  : 'ps7_init' command is executed.
23:08:33 INFO  : 'ps7_post_config' command is executed.
23:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:33 INFO  : Memory regions updated for context APU
23:08:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:33 INFO  : 'con' command is executed.
23:08:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:08:33 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:09:25 INFO  : Disconnected from the channel tcfchan#6.
23:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:09:26 INFO  : 'fpga -state' command is executed.
23:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:09:26 INFO  : 'jtag frequency' command is executed.
23:09:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:09:26 INFO  : Context for 'APU' is selected.
23:09:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:26 INFO  : Context for 'APU' is selected.
23:09:26 INFO  : 'stop' command is executed.
23:09:26 INFO  : 'ps7_init' command is executed.
23:09:26 INFO  : 'ps7_post_config' command is executed.
23:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:27 INFO  : Memory regions updated for context APU
23:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:27 INFO  : 'con' command is executed.
23:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:09:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:11:29 INFO  : Disconnected from the channel tcfchan#7.
23:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:11:30 INFO  : 'fpga -state' command is executed.
23:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:11:30 INFO  : 'jtag frequency' command is executed.
23:11:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:30 INFO  : Context for 'APU' is selected.
23:11:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:11:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:30 INFO  : Context for 'APU' is selected.
23:11:30 INFO  : 'stop' command is executed.
23:11:31 INFO  : 'ps7_init' command is executed.
23:11:31 INFO  : 'ps7_post_config' command is executed.
23:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:31 INFO  : Memory regions updated for context APU
23:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:31 INFO  : 'con' command is executed.
23:11:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:11:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:14:28 INFO  : Disconnected from the channel tcfchan#8.
23:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:14:29 INFO  : 'fpga -state' command is executed.
23:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:14:29 INFO  : 'jtag frequency' command is executed.
23:14:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:29 INFO  : Context for 'APU' is selected.
23:14:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:29 INFO  : Context for 'APU' is selected.
23:14:29 INFO  : 'stop' command is executed.
23:14:30 INFO  : 'ps7_init' command is executed.
23:14:30 INFO  : 'ps7_post_config' command is executed.
23:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:30 INFO  : Memory regions updated for context APU
23:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:30 INFO  : 'con' command is executed.
23:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:14:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:17:46 INFO  : Disconnected from the channel tcfchan#9.
23:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:17:47 INFO  : 'fpga -state' command is executed.
23:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:17:47 INFO  : 'jtag frequency' command is executed.
23:17:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:47 INFO  : Context for 'APU' is selected.
23:17:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:47 INFO  : Context for 'APU' is selected.
23:17:47 INFO  : 'stop' command is executed.
23:17:48 INFO  : 'ps7_init' command is executed.
23:17:48 INFO  : 'ps7_post_config' command is executed.
23:17:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:48 INFO  : Memory regions updated for context APU
23:17:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:48 INFO  : 'con' command is executed.
23:17:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:17:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:18:30 INFO  : Disconnected from the channel tcfchan#10.
23:18:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:18:31 INFO  : 'fpga -state' command is executed.
23:18:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:18:31 INFO  : 'jtag frequency' command is executed.
23:18:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:32 INFO  : Context for 'APU' is selected.
23:18:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:32 INFO  : Context for 'APU' is selected.
23:18:32 INFO  : 'stop' command is executed.
23:18:32 INFO  : 'ps7_init' command is executed.
23:18:32 INFO  : 'ps7_post_config' command is executed.
23:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:32 INFO  : Memory regions updated for context APU
23:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:32 INFO  : 'con' command is executed.
23:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:18:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:18:39 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:18:57 INFO  : Disconnected from the channel tcfchan#11.
23:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:18:58 INFO  : 'fpga -state' command is executed.
23:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:18:58 INFO  : 'jtag frequency' command is executed.
23:18:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:58 INFO  : Context for 'APU' is selected.
23:18:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:58 INFO  : Context for 'APU' is selected.
23:18:59 INFO  : 'stop' command is executed.
23:18:59 INFO  : 'ps7_init' command is executed.
23:18:59 INFO  : 'ps7_post_config' command is executed.
23:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:59 INFO  : Memory regions updated for context APU
23:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:59 INFO  : 'con' command is executed.
23:18:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:18:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:19:16 INFO  : Disconnected from the channel tcfchan#12.
23:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:19:17 INFO  : 'fpga -state' command is executed.
23:19:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:19:17 INFO  : 'jtag frequency' command is executed.
23:19:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:17 INFO  : Context for 'APU' is selected.
23:19:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:17 INFO  : Context for 'APU' is selected.
23:19:17 INFO  : 'stop' command is executed.
23:19:18 INFO  : 'ps7_init' command is executed.
23:19:18 INFO  : 'ps7_post_config' command is executed.
23:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:18 INFO  : Memory regions updated for context APU
23:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:18 INFO  : 'con' command is executed.
23:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:19:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:20:47 INFO  : Disconnected from the channel tcfchan#13.
23:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:20:48 INFO  : 'fpga -state' command is executed.
23:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:20:48 INFO  : 'jtag frequency' command is executed.
23:20:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:48 INFO  : Context for 'APU' is selected.
23:20:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:48 INFO  : Context for 'APU' is selected.
23:20:48 INFO  : 'stop' command is executed.
23:20:49 INFO  : 'ps7_init' command is executed.
23:20:49 INFO  : 'ps7_post_config' command is executed.
23:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:49 INFO  : Memory regions updated for context APU
23:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:49 INFO  : 'con' command is executed.
23:20:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:20:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:21:04 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:17 INFO  : Disconnected from the channel tcfchan#14.
23:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:21:18 INFO  : 'fpga -state' command is executed.
23:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:21:18 INFO  : 'jtag frequency' command is executed.
23:21:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:19 INFO  : Context for 'APU' is selected.
23:21:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:19 INFO  : Context for 'APU' is selected.
23:21:19 INFO  : 'stop' command is executed.
23:21:21 INFO  : 'ps7_init' command is executed.
23:21:21 INFO  : 'ps7_post_config' command is executed.
23:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:24 ERROR : Memory write error at 0x100000. AP transaction timeout
23:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
----------------End of Script----------------

23:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:21:34 INFO  : 'fpga -state' command is executed.
23:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:21:34 INFO  : 'jtag frequency' command is executed.
23:21:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:34 INFO  : Context for 'APU' is selected.
23:21:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:34 INFO  : Context for 'APU' is selected.
23:21:34 INFO  : 'stop' command is executed.
23:21:34 ERROR : AP transaction error, DAP status f0000021
23:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
----------------End of Script----------------

23:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:21:46 INFO  : 'fpga -state' command is executed.
23:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:21:47 INFO  : 'jtag frequency' command is executed.
23:21:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:47 INFO  : Context for 'APU' is selected.
23:21:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:47 INFO  : Context for 'APU' is selected.
23:21:47 INFO  : 'stop' command is executed.
23:21:47 ERROR : AP transaction error, DAP status f0000021
23:21:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
----------------End of Script----------------

23:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:22:36 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:22:39 INFO  : 'fpga -state' command is executed.
23:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:22:40 INFO  : 'jtag frequency' command is executed.
23:22:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:40 INFO  : Context for 'APU' is selected.
23:22:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:40 INFO  : Context for 'APU' is selected.
23:22:40 INFO  : 'stop' command is executed.
23:22:40 INFO  : 'ps7_init' command is executed.
23:22:40 INFO  : 'ps7_post_config' command is executed.
23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:41 INFO  : Memory regions updated for context APU
23:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:41 INFO  : 'con' command is executed.
23:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:22:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:23:21 INFO  : Disconnected from the channel tcfchan#15.
23:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:23:22 INFO  : 'fpga -state' command is executed.
23:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:23:22 INFO  : 'jtag frequency' command is executed.
23:23:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:22 INFO  : Context for 'APU' is selected.
23:23:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:22 INFO  : Context for 'APU' is selected.
23:23:22 INFO  : 'stop' command is executed.
23:23:23 INFO  : 'ps7_init' command is executed.
23:23:23 INFO  : 'ps7_post_config' command is executed.
23:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:23 INFO  : Memory regions updated for context APU
23:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:23 INFO  : 'con' command is executed.
23:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:23:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:39:54 INFO  : Disconnected from the channel tcfchan#16.
23:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:39:55 INFO  : 'fpga -state' command is executed.
23:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:39:56 INFO  : 'jtag frequency' command is executed.
23:39:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:56 INFO  : Context for 'APU' is selected.
23:39:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:39:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:56 INFO  : Context for 'APU' is selected.
23:39:56 INFO  : 'stop' command is executed.
23:39:56 INFO  : 'ps7_init' command is executed.
23:39:56 INFO  : 'ps7_post_config' command is executed.
23:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:56 INFO  : Memory regions updated for context APU
23:39:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:57 INFO  : 'con' command is executed.
23:39:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:39:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:41:33 INFO  : Disconnected from the channel tcfchan#17.
23:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:41:34 INFO  : 'fpga -state' command is executed.
23:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:41:34 INFO  : 'jtag frequency' command is executed.
23:41:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:34 INFO  : Context for 'APU' is selected.
23:41:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:34 INFO  : Context for 'APU' is selected.
23:41:34 INFO  : 'stop' command is executed.
23:41:34 INFO  : 'ps7_init' command is executed.
23:41:34 INFO  : 'ps7_post_config' command is executed.
23:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:35 INFO  : Memory regions updated for context APU
23:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:35 INFO  : 'con' command is executed.
23:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:41:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:44:38 INFO  : Disconnected from the channel tcfchan#18.
23:44:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:44:39 INFO  : 'fpga -state' command is executed.
23:44:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:44:39 INFO  : 'jtag frequency' command is executed.
23:44:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:44:39 INFO  : Context for 'APU' is selected.
23:44:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:39 INFO  : Context for 'APU' is selected.
23:44:39 INFO  : 'stop' command is executed.
23:44:40 INFO  : 'ps7_init' command is executed.
23:44:40 INFO  : 'ps7_post_config' command is executed.
23:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:40 INFO  : Memory regions updated for context APU
23:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:40 INFO  : 'con' command is executed.
23:44:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:44:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:59:37 INFO  : Disconnected from the channel tcfchan#19.
23:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:59:38 INFO  : 'fpga -state' command is executed.
23:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:59:38 INFO  : 'jtag frequency' command is executed.
23:59:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:38 INFO  : Context for 'APU' is selected.
23:59:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:38 INFO  : Context for 'APU' is selected.
23:59:38 INFO  : 'stop' command is executed.
23:59:38 INFO  : 'ps7_init' command is executed.
23:59:38 INFO  : 'ps7_post_config' command is executed.
23:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:39 INFO  : Memory regions updated for context APU
23:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:39 INFO  : 'con' command is executed.
23:59:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:59:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:00:09 INFO  : Disconnected from the channel tcfchan#20.
00:00:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:00:10 INFO  : 'fpga -state' command is executed.
00:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:00:10 INFO  : 'jtag frequency' command is executed.
00:00:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:10 INFO  : Context for 'APU' is selected.
00:00:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:10 INFO  : Context for 'APU' is selected.
00:00:10 INFO  : 'stop' command is executed.
00:00:11 INFO  : 'ps7_init' command is executed.
00:00:11 INFO  : 'ps7_post_config' command is executed.
00:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:11 INFO  : Memory regions updated for context APU
00:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:11 INFO  : 'con' command is executed.
00:00:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:00:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:01:16 INFO  : Disconnected from the channel tcfchan#21.
00:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:01:17 INFO  : 'fpga -state' command is executed.
00:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:01:18 INFO  : 'jtag frequency' command is executed.
00:01:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:18 INFO  : Context for 'APU' is selected.
00:01:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:01:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:18 INFO  : Context for 'APU' is selected.
00:01:18 INFO  : 'stop' command is executed.
00:01:18 INFO  : 'ps7_init' command is executed.
00:01:18 INFO  : 'ps7_post_config' command is executed.
00:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:19 INFO  : Memory regions updated for context APU
00:01:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:19 INFO  : 'con' command is executed.
00:01:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:01:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:10:55 INFO  : Disconnected from the channel tcfchan#22.
00:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:10:56 INFO  : 'fpga -state' command is executed.
00:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:10:56 INFO  : 'jtag frequency' command is executed.
00:10:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:56 INFO  : Context for 'APU' is selected.
00:10:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:56 INFO  : Context for 'APU' is selected.
00:10:56 INFO  : 'stop' command is executed.
00:10:57 INFO  : 'ps7_init' command is executed.
00:10:57 INFO  : 'ps7_post_config' command is executed.
00:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:57 INFO  : Memory regions updated for context APU
00:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:57 INFO  : 'con' command is executed.
00:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:10:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:13:41 INFO  : Disconnected from the channel tcfchan#23.
00:13:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:13:42 INFO  : 'fpga -state' command is executed.
00:13:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:13:42 INFO  : 'jtag frequency' command is executed.
00:13:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:42 INFO  : Context for 'APU' is selected.
00:13:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:42 INFO  : Context for 'APU' is selected.
00:13:42 INFO  : 'stop' command is executed.
00:13:42 INFO  : 'ps7_init' command is executed.
00:13:42 INFO  : 'ps7_post_config' command is executed.
00:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:43 INFO  : Memory regions updated for context APU
00:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:43 INFO  : 'con' command is executed.
00:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:13:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:15:29 INFO  : Disconnected from the channel tcfchan#24.
00:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:15:30 INFO  : 'fpga -state' command is executed.
00:15:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:15:30 INFO  : 'jtag frequency' command is executed.
00:15:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:30 INFO  : Context for 'APU' is selected.
00:15:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:30 INFO  : Context for 'APU' is selected.
00:15:30 INFO  : 'stop' command is executed.
00:15:30 INFO  : 'ps7_init' command is executed.
00:15:30 INFO  : 'ps7_post_config' command is executed.
00:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:31 INFO  : Memory regions updated for context APU
00:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:31 INFO  : 'con' command is executed.
00:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:15:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:18:57 INFO  : Disconnected from the channel tcfchan#25.
00:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:18:58 INFO  : 'fpga -state' command is executed.
00:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:18:58 INFO  : 'jtag frequency' command is executed.
00:18:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:58 INFO  : Context for 'APU' is selected.
00:18:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:58 INFO  : Context for 'APU' is selected.
00:18:58 INFO  : 'stop' command is executed.
00:18:59 INFO  : 'ps7_init' command is executed.
00:18:59 INFO  : 'ps7_post_config' command is executed.
00:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:59 INFO  : Memory regions updated for context APU
00:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:59 INFO  : 'con' command is executed.
00:18:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:18:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:20:42 INFO  : Disconnected from the channel tcfchan#26.
00:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:20:43 INFO  : 'fpga -state' command is executed.
00:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:20:43 INFO  : 'jtag frequency' command is executed.
00:20:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:43 INFO  : Context for 'APU' is selected.
00:20:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:43 INFO  : Context for 'APU' is selected.
00:20:43 INFO  : 'stop' command is executed.
00:20:43 INFO  : 'ps7_init' command is executed.
00:20:43 INFO  : 'ps7_post_config' command is executed.
00:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:44 INFO  : Memory regions updated for context APU
00:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:44 INFO  : 'con' command is executed.
00:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:20:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:21:35 INFO  : Disconnected from the channel tcfchan#27.
00:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:21:36 INFO  : 'fpga -state' command is executed.
00:21:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:21:36 INFO  : 'jtag frequency' command is executed.
00:21:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:36 INFO  : Context for 'APU' is selected.
00:21:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:36 INFO  : Context for 'APU' is selected.
00:21:37 INFO  : 'stop' command is executed.
00:21:37 INFO  : 'ps7_init' command is executed.
00:21:37 INFO  : 'ps7_post_config' command is executed.
00:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:37 INFO  : Memory regions updated for context APU
00:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:37 INFO  : 'con' command is executed.
00:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:21:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:23:00 INFO  : Disconnected from the channel tcfchan#28.
00:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:23:01 INFO  : 'fpga -state' command is executed.
00:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:23:01 INFO  : 'jtag frequency' command is executed.
00:23:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:01 INFO  : Context for 'APU' is selected.
00:23:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:01 INFO  : Context for 'APU' is selected.
00:23:01 INFO  : 'stop' command is executed.
00:23:02 INFO  : 'ps7_init' command is executed.
00:23:02 INFO  : 'ps7_post_config' command is executed.
00:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:02 INFO  : Memory regions updated for context APU
00:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:02 INFO  : 'con' command is executed.
00:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:23:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:24:04 INFO  : Disconnected from the channel tcfchan#29.
00:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:24:05 INFO  : 'fpga -state' command is executed.
00:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:24:05 INFO  : 'jtag frequency' command is executed.
00:24:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:05 INFO  : Context for 'APU' is selected.
00:24:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:05 INFO  : Context for 'APU' is selected.
00:24:05 INFO  : 'stop' command is executed.
00:24:06 INFO  : 'ps7_init' command is executed.
00:24:06 INFO  : 'ps7_post_config' command is executed.
00:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:06 INFO  : Memory regions updated for context APU
00:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:06 INFO  : 'con' command is executed.
00:24:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:24:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:25:54 INFO  : Disconnected from the channel tcfchan#30.
00:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:25:55 INFO  : 'fpga -state' command is executed.
00:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:25:55 INFO  : 'jtag frequency' command is executed.
00:25:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:55 INFO  : Context for 'APU' is selected.
00:25:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:25:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:55 INFO  : Context for 'APU' is selected.
00:25:55 INFO  : 'stop' command is executed.
00:25:56 INFO  : 'ps7_init' command is executed.
00:25:56 INFO  : 'ps7_post_config' command is executed.
00:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:56 INFO  : Memory regions updated for context APU
00:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:56 INFO  : 'con' command is executed.
00:25:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:25:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:27:04 INFO  : Disconnected from the channel tcfchan#31.
00:27:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:27:05 INFO  : 'fpga -state' command is executed.
00:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:27:05 INFO  : 'jtag frequency' command is executed.
00:27:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:05 INFO  : Context for 'APU' is selected.
00:27:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:05 INFO  : Context for 'APU' is selected.
00:27:05 INFO  : 'stop' command is executed.
00:27:06 INFO  : 'ps7_init' command is executed.
00:27:06 INFO  : 'ps7_post_config' command is executed.
00:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:06 INFO  : Memory regions updated for context APU
00:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:06 INFO  : 'con' command is executed.
00:27:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:27:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:30:14 INFO  : Disconnected from the channel tcfchan#32.
20:39:48 INFO  : Registering command handlers for SDK TCF services
20:39:49 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
20:39:51 INFO  : XSCT server has started successfully.
20:39:51 INFO  : Successfully done setting XSCT server connection channel  
20:39:51 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:39:51 INFO  : Successfully done setting SDK workspace  
20:39:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:40:59 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:41:05 INFO  : 'fpga -state' command is executed.
20:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:41:05 INFO  : 'jtag frequency' command is executed.
20:41:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:05 INFO  : Context for 'APU' is selected.
20:41:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:05 INFO  : Context for 'APU' is selected.
20:41:05 INFO  : 'stop' command is executed.
20:41:06 INFO  : 'ps7_init' command is executed.
20:41:06 INFO  : 'ps7_post_config' command is executed.
20:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:07 INFO  : Memory regions updated for context APU
20:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:07 INFO  : 'con' command is executed.
20:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:41:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:42:14 INFO  : Disconnected from the channel tcfchan#1.
20:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:42:15 INFO  : 'fpga -state' command is executed.
20:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:42:16 INFO  : 'jtag frequency' command is executed.
20:42:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:16 INFO  : Context for 'APU' is selected.
20:42:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:17 INFO  : Context for 'APU' is selected.
20:42:17 INFO  : 'stop' command is executed.
20:42:18 INFO  : 'ps7_init' command is executed.
20:42:18 INFO  : 'ps7_post_config' command is executed.
20:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:18 INFO  : Memory regions updated for context APU
20:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:19 INFO  : 'con' command is executed.
20:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:42:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:42:48 INFO  : Disconnected from the channel tcfchan#2.
20:42:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:42:49 INFO  : 'fpga -state' command is executed.
20:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:42:49 INFO  : 'jtag frequency' command is executed.
20:42:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:49 INFO  : Context for 'APU' is selected.
20:42:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:51 INFO  : Context for 'APU' is selected.
20:42:51 INFO  : 'stop' command is executed.
20:42:52 INFO  : 'ps7_init' command is executed.
20:42:52 INFO  : 'ps7_post_config' command is executed.
20:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:52 INFO  : Memory regions updated for context APU
20:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:52 INFO  : 'con' command is executed.
20:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:42:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:43:05 INFO  : Disconnected from the channel tcfchan#3.
20:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:06 INFO  : 'fpga -state' command is executed.
20:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:06 INFO  : 'jtag frequency' command is executed.
20:43:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:06 INFO  : Context for 'APU' is selected.
20:43:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:08 INFO  : Context for 'APU' is selected.
20:43:08 INFO  : 'stop' command is executed.
20:43:08 INFO  : 'ps7_init' command is executed.
20:43:08 INFO  : 'ps7_post_config' command is executed.
20:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:09 INFO  : Memory regions updated for context APU
20:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:09 INFO  : 'con' command is executed.
20:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:43:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539959622000,  Project:1539954244000
20:43:38 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:43:40 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:43:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:43:46 INFO  : 
20:43:48 INFO  : 
20:43:50 INFO  : 
20:43:51 INFO  : Updating hardware inferred compiler options for Test.
20:43:52 INFO  : Updating hardware inferred compiler options for fsbl.
20:43:53 INFO  : Updating hardware inferred compiler options for hello.
20:43:53 INFO  : Clearing existing target manager status.
20:43:53 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
20:43:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:44:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:44:03 INFO  : Disconnected from the channel tcfchan#4.
20:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:45:04 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:45:10 INFO  : 'fpga -state' command is executed.
20:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:45:10 INFO  : 'jtag frequency' command is executed.
20:45:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:10 INFO  : Context for 'APU' is selected.
20:45:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:10 INFO  : Context for 'APU' is selected.
20:45:10 INFO  : 'stop' command is executed.
20:45:10 INFO  : 'ps7_init' command is executed.
20:45:10 INFO  : 'ps7_post_config' command is executed.
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:11 INFO  : Memory regions updated for context APU
20:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:11 INFO  : 'con' command is executed.
20:45:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:45:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:00:01 INFO  : Disconnected from the channel tcfchan#5.
21:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:00:02 INFO  : 'fpga -state' command is executed.
21:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:00:02 INFO  : 'jtag frequency' command is executed.
21:00:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:02 INFO  : Context for 'APU' is selected.
21:00:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:04 INFO  : Context for 'APU' is selected.
21:00:04 INFO  : 'stop' command is executed.
21:00:04 INFO  : 'ps7_init' command is executed.
21:00:04 INFO  : 'ps7_post_config' command is executed.
21:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:05 INFO  : Memory regions updated for context APU
21:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:05 INFO  : 'con' command is executed.
21:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:00:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:23:35 INFO  : Disconnected from the channel tcfchan#6.
21:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:23:36 INFO  : 'fpga -state' command is executed.
21:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:23:36 INFO  : 'jtag frequency' command is executed.
21:23:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:36 INFO  : Context for 'APU' is selected.
21:23:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:36 INFO  : Context for 'APU' is selected.
21:23:36 INFO  : 'stop' command is executed.
21:23:36 INFO  : 'ps7_init' command is executed.
21:23:36 INFO  : 'ps7_post_config' command is executed.
21:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:37 INFO  : Memory regions updated for context APU
21:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:37 INFO  : 'con' command is executed.
21:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:23:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:26:43 INFO  : Disconnected from the channel tcfchan#7.
21:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:26:44 INFO  : 'fpga -state' command is executed.
21:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:26:44 INFO  : 'jtag frequency' command is executed.
21:26:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:44 INFO  : Context for 'APU' is selected.
21:26:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:44 INFO  : Context for 'APU' is selected.
21:26:44 INFO  : 'stop' command is executed.
21:26:45 INFO  : 'ps7_init' command is executed.
21:26:45 INFO  : 'ps7_post_config' command is executed.
21:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:45 INFO  : Memory regions updated for context APU
21:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:45 INFO  : 'con' command is executed.
21:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:26:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:27:35 INFO  : Disconnected from the channel tcfchan#8.
21:27:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:27:36 INFO  : 'fpga -state' command is executed.
21:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:27:36 INFO  : 'jtag frequency' command is executed.
21:27:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:36 INFO  : Context for 'APU' is selected.
21:27:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:27:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:37 INFO  : Context for 'APU' is selected.
21:27:37 INFO  : 'stop' command is executed.
21:27:37 INFO  : 'ps7_init' command is executed.
21:27:37 INFO  : 'ps7_post_config' command is executed.
21:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:37 INFO  : Memory regions updated for context APU
21:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:37 INFO  : 'con' command is executed.
21:27:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:27:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:29:22 INFO  : Disconnected from the channel tcfchan#9.
21:29:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:29:23 INFO  : 'fpga -state' command is executed.
21:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:29:23 INFO  : 'jtag frequency' command is executed.
21:29:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:23 INFO  : Context for 'APU' is selected.
21:29:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:23 INFO  : Context for 'APU' is selected.
21:29:23 INFO  : 'stop' command is executed.
21:29:24 INFO  : 'ps7_init' command is executed.
21:29:24 INFO  : 'ps7_post_config' command is executed.
21:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:24 INFO  : Memory regions updated for context APU
21:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:24 INFO  : 'con' command is executed.
21:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:29:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:02:02 INFO  : Disconnected from the channel tcfchan#10.
22:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:02:03 INFO  : 'fpga -state' command is executed.
22:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:02:03 INFO  : 'jtag frequency' command is executed.
22:02:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:03 INFO  : Context for 'APU' is selected.
22:02:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:03 INFO  : Context for 'APU' is selected.
22:02:03 INFO  : 'stop' command is executed.
22:02:04 INFO  : 'ps7_init' command is executed.
22:02:04 INFO  : 'ps7_post_config' command is executed.
22:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:04 INFO  : Memory regions updated for context APU
22:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:04 INFO  : 'con' command is executed.
22:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:02:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:59:12 INFO  : Disconnected from the channel tcfchan#11.
22:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:59:13 INFO  : 'fpga -state' command is executed.
22:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:59:14 INFO  : 'jtag frequency' command is executed.
22:59:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:14 INFO  : Context for 'APU' is selected.
22:59:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:14 INFO  : Context for 'APU' is selected.
22:59:14 INFO  : 'stop' command is executed.
22:59:14 INFO  : 'ps7_init' command is executed.
22:59:14 INFO  : 'ps7_post_config' command is executed.
22:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:14 INFO  : Memory regions updated for context APU
22:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:14 INFO  : 'con' command is executed.
22:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:59:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:01:29 INFO  : Disconnected from the channel tcfchan#12.
23:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:01:30 INFO  : 'fpga -state' command is executed.
23:01:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:01:30 INFO  : 'jtag frequency' command is executed.
23:01:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:30 INFO  : Context for 'APU' is selected.
23:01:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:30 INFO  : Context for 'APU' is selected.
23:01:31 INFO  : 'stop' command is executed.
23:01:31 INFO  : 'ps7_init' command is executed.
23:01:31 INFO  : 'ps7_post_config' command is executed.
23:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:31 INFO  : Memory regions updated for context APU
23:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:31 INFO  : 'con' command is executed.
23:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:01:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:02:18 INFO  : Disconnected from the channel tcfchan#13.
23:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:02:19 INFO  : 'fpga -state' command is executed.
23:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:02:19 INFO  : 'jtag frequency' command is executed.
23:02:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:02:19 INFO  : Context for 'APU' is selected.
23:02:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:19 INFO  : Context for 'APU' is selected.
23:02:20 INFO  : 'stop' command is executed.
23:02:20 INFO  : 'ps7_init' command is executed.
23:02:20 INFO  : 'ps7_post_config' command is executed.
23:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:20 INFO  : Memory regions updated for context APU
23:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:20 INFO  : 'con' command is executed.
23:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:02:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:03:41 INFO  : Disconnected from the channel tcfchan#14.
23:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:03:42 INFO  : 'fpga -state' command is executed.
23:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:03:42 INFO  : 'jtag frequency' command is executed.
23:03:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:42 INFO  : Context for 'APU' is selected.
23:03:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:03:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:42 INFO  : Context for 'APU' is selected.
23:03:42 INFO  : 'stop' command is executed.
23:03:43 INFO  : 'ps7_init' command is executed.
23:03:43 INFO  : 'ps7_post_config' command is executed.
23:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:43 INFO  : Memory regions updated for context APU
23:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:43 INFO  : 'con' command is executed.
23:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:03:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:04:08 INFO  : Disconnected from the channel tcfchan#15.
23:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:04:09 INFO  : 'fpga -state' command is executed.
23:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:04:09 INFO  : 'jtag frequency' command is executed.
23:04:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:09 INFO  : Context for 'APU' is selected.
23:04:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:04:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:09 INFO  : Context for 'APU' is selected.
23:04:09 INFO  : 'stop' command is executed.
23:04:09 INFO  : 'ps7_init' command is executed.
23:04:09 INFO  : 'ps7_post_config' command is executed.
23:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:04:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:10 INFO  : Memory regions updated for context APU
23:04:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:10 INFO  : 'con' command is executed.
23:04:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:04:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:08:34 INFO  : Disconnected from the channel tcfchan#16.
23:08:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:08:35 INFO  : 'fpga -state' command is executed.
23:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:08:35 INFO  : 'jtag frequency' command is executed.
23:08:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:35 INFO  : Context for 'APU' is selected.
23:08:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:35 INFO  : Context for 'APU' is selected.
23:08:35 INFO  : 'stop' command is executed.
23:08:35 INFO  : 'ps7_init' command is executed.
23:08:35 INFO  : 'ps7_post_config' command is executed.
23:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:36 INFO  : Memory regions updated for context APU
23:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:36 INFO  : 'con' command is executed.
23:08:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:08:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:09:29 INFO  : Disconnected from the channel tcfchan#17.
23:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:09:30 INFO  : 'fpga -state' command is executed.
23:09:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:09:30 INFO  : 'jtag frequency' command is executed.
23:09:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:09:30 INFO  : Context for 'APU' is selected.
23:09:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:30 INFO  : Context for 'APU' is selected.
23:09:30 INFO  : 'stop' command is executed.
23:09:31 INFO  : 'ps7_init' command is executed.
23:09:31 INFO  : 'ps7_post_config' command is executed.
23:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:31 INFO  : Memory regions updated for context APU
23:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:31 INFO  : 'con' command is executed.
23:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:09:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:22:27 INFO  : Disconnected from the channel tcfchan#18.
23:22:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:22:28 INFO  : 'fpga -state' command is executed.
23:22:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:22:28 INFO  : 'jtag frequency' command is executed.
23:22:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:28 INFO  : Context for 'APU' is selected.
23:22:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:22:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:28 INFO  : Context for 'APU' is selected.
23:22:28 INFO  : 'stop' command is executed.
23:22:28 INFO  : 'ps7_init' command is executed.
23:22:28 INFO  : 'ps7_post_config' command is executed.
23:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:29 INFO  : Memory regions updated for context APU
23:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:29 INFO  : 'con' command is executed.
23:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:22:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:32:58 INFO  : Disconnected from the channel tcfchan#19.
23:32:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:32:59 INFO  : 'fpga -state' command is executed.
23:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:32:59 INFO  : 'jtag frequency' command is executed.
23:32:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:59 INFO  : Context for 'APU' is selected.
23:32:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:59 INFO  : Context for 'APU' is selected.
23:32:59 INFO  : 'stop' command is executed.
23:32:59 INFO  : 'ps7_init' command is executed.
23:32:59 INFO  : 'ps7_post_config' command is executed.
23:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:00 INFO  : Memory regions updated for context APU
23:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:00 INFO  : 'con' command is executed.
23:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:33:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:39:26 INFO  : Disconnected from the channel tcfchan#20.
23:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:39:27 INFO  : 'fpga -state' command is executed.
23:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:39:27 INFO  : 'jtag frequency' command is executed.
23:39:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:27 INFO  : Context for 'APU' is selected.
23:39:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:27 INFO  : Context for 'APU' is selected.
23:39:27 INFO  : 'stop' command is executed.
23:39:28 INFO  : 'ps7_init' command is executed.
23:39:28 INFO  : 'ps7_post_config' command is executed.
23:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:28 INFO  : Memory regions updated for context APU
23:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:28 INFO  : 'con' command is executed.
23:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:39:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:43:03 INFO  : Disconnected from the channel tcfchan#21.
23:43:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:43:04 INFO  : 'fpga -state' command is executed.
23:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:43:04 INFO  : 'jtag frequency' command is executed.
23:43:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:04 INFO  : Context for 'APU' is selected.
23:43:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:43:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:04 INFO  : Context for 'APU' is selected.
23:43:04 INFO  : 'stop' command is executed.
23:43:05 INFO  : 'ps7_init' command is executed.
23:43:05 INFO  : 'ps7_post_config' command is executed.
23:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:05 INFO  : Memory regions updated for context APU
23:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:05 INFO  : 'con' command is executed.
23:43:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:43:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:55:05 INFO  : Disconnected from the channel tcfchan#22.
23:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:55:06 INFO  : 'fpga -state' command is executed.
23:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:55:06 INFO  : 'jtag frequency' command is executed.
23:55:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:06 INFO  : Context for 'APU' is selected.
23:55:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:06 INFO  : Context for 'APU' is selected.
23:55:06 INFO  : 'stop' command is executed.
23:55:07 INFO  : 'ps7_init' command is executed.
23:55:07 INFO  : 'ps7_post_config' command is executed.
23:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:07 INFO  : Memory regions updated for context APU
23:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:07 INFO  : 'con' command is executed.
23:55:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:55:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:55:26 INFO  : Disconnected from the channel tcfchan#23.
23:55:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:55:27 INFO  : 'fpga -state' command is executed.
23:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:55:27 INFO  : 'jtag frequency' command is executed.
23:55:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:27 INFO  : Context for 'APU' is selected.
23:55:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:27 INFO  : Context for 'APU' is selected.
23:55:27 INFO  : 'stop' command is executed.
23:55:27 INFO  : 'ps7_init' command is executed.
23:55:27 INFO  : 'ps7_post_config' command is executed.
23:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:28 INFO  : Memory regions updated for context APU
23:55:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:28 INFO  : 'con' command is executed.
23:55:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:55:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:10:28 INFO  : Disconnected from the channel tcfchan#24.
00:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:10:29 INFO  : 'fpga -state' command is executed.
00:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:10:29 INFO  : 'jtag frequency' command is executed.
00:10:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:29 INFO  : Context for 'APU' is selected.
00:10:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:29 INFO  : Context for 'APU' is selected.
00:10:29 INFO  : 'stop' command is executed.
00:10:29 INFO  : 'ps7_init' command is executed.
00:10:29 INFO  : 'ps7_post_config' command is executed.
00:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:30 INFO  : Memory regions updated for context APU
00:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:30 INFO  : 'con' command is executed.
00:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:10:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:23:01 INFO  : Disconnected from the channel tcfchan#25.
00:23:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:23:02 INFO  : 'fpga -state' command is executed.
00:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:23:02 INFO  : 'jtag frequency' command is executed.
00:23:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:02 INFO  : Context for 'APU' is selected.
00:23:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:02 INFO  : Context for 'APU' is selected.
00:23:02 INFO  : 'stop' command is executed.
00:23:03 INFO  : 'ps7_init' command is executed.
00:23:03 INFO  : 'ps7_post_config' command is executed.
00:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:03 INFO  : Memory regions updated for context APU
00:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:03 INFO  : 'con' command is executed.
00:23:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:23:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:28:57 INFO  : Disconnected from the channel tcfchan#26.
00:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:28:58 INFO  : 'fpga -state' command is executed.
00:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:28:58 INFO  : 'jtag frequency' command is executed.
00:28:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:59 INFO  : Context for 'APU' is selected.
00:28:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:59 INFO  : Context for 'APU' is selected.
00:28:59 INFO  : 'stop' command is executed.
00:28:59 INFO  : 'ps7_init' command is executed.
00:28:59 INFO  : 'ps7_post_config' command is executed.
00:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:59 INFO  : Memory regions updated for context APU
00:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:59 INFO  : 'con' command is executed.
00:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:28:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:32:41 INFO  : Disconnected from the channel tcfchan#27.
09:58:54 INFO  : Registering command handlers for SDK TCF services
09:58:55 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
09:58:57 INFO  : XSCT server has started successfully.
09:58:57 INFO  : Successfully done setting XSCT server connection channel  
09:58:58 INFO  : Successfully done setting SDK workspace  
09:58:58 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
09:58:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:59:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1540037248000,  Project:1539959622000
09:59:00 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
09:59:01 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:59:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:59:06 INFO  : 
09:59:09 INFO  : 
09:59:11 INFO  : 
09:59:12 INFO  : Updating hardware inferred compiler options for Test.
09:59:12 INFO  : Updating hardware inferred compiler options for fsbl.
09:59:13 INFO  : Updating hardware inferred compiler options for hello.
09:59:13 INFO  : Clearing existing target manager status.
09:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:00:14 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:01:04 INFO  : 'fpga -state' command is executed.
10:01:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:01:04 INFO  : 'jtag frequency' command is executed.
10:01:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:01:04 INFO  : Context for 'APU' is selected.
10:01:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:01:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:04 INFO  : Context for 'APU' is selected.
10:01:04 INFO  : 'stop' command is executed.
10:01:05 INFO  : 'ps7_init' command is executed.
10:01:05 INFO  : 'ps7_post_config' command is executed.
10:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:05 INFO  : Memory regions updated for context APU
10:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:05 INFO  : 'con' command is executed.
10:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:01:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:01:07 INFO  : Apm configuration has been updated and stored to 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\design_1_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'design_1_wrapper_hw_platform_0'
10:02:46 INFO  : Disconnected from the channel tcfchan#1.
10:02:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:02:47 INFO  : 'fpga -state' command is executed.
10:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:02:47 INFO  : 'jtag frequency' command is executed.
10:02:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:02:47 INFO  : Context for 'APU' is selected.
10:02:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:49 INFO  : Context for 'APU' is selected.
10:02:49 INFO  : 'stop' command is executed.
10:02:50 INFO  : 'ps7_init' command is executed.
10:02:50 INFO  : 'ps7_post_config' command is executed.
10:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:50 INFO  : Memory regions updated for context APU
10:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:50 INFO  : 'con' command is executed.
10:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:02:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:03:41 INFO  : Disconnected from the channel tcfchan#2.
10:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:03:42 INFO  : 'fpga -state' command is executed.
10:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:03:42 INFO  : 'jtag frequency' command is executed.
10:03:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:42 INFO  : Context for 'APU' is selected.
10:03:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:03:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:42 INFO  : Context for 'APU' is selected.
10:03:42 INFO  : 'stop' command is executed.
10:03:43 INFO  : 'ps7_init' command is executed.
10:03:43 INFO  : 'ps7_post_config' command is executed.
10:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:43 INFO  : Memory regions updated for context APU
10:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:43 INFO  : 'con' command is executed.
10:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:03:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:30:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1540085066000,  Project:1540037248000
10:30:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:31:03 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:31:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:31:08 INFO  : 
10:31:11 INFO  : 
10:31:13 INFO  : 
10:31:14 INFO  : Updating hardware inferred compiler options for Test.
10:31:14 INFO  : Updating hardware inferred compiler options for fsbl.
10:31:15 INFO  : Updating hardware inferred compiler options for hello.
10:31:15 INFO  : Clearing existing target manager status.
10:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:33:54 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:39 INFO  : Disconnected from the channel tcfchan#3.
10:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:35:40 INFO  : 'fpga -state' command is executed.
10:35:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:35:40 INFO  : 'jtag frequency' command is executed.
10:35:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:40 INFO  : Context for 'APU' is selected.
10:35:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:35:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:40 INFO  : Context for 'APU' is selected.
10:35:40 INFO  : 'stop' command is executed.
10:35:41 INFO  : 'ps7_init' command is executed.
10:35:41 INFO  : 'ps7_post_config' command is executed.
10:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:41 INFO  : Memory regions updated for context APU
10:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:41 INFO  : 'con' command is executed.
10:35:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:35:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:02:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1540087196000,  Project:1540085066000
11:02:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:02:17 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:02:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:02:22 INFO  : 
11:02:25 INFO  : 
11:02:27 INFO  : 
11:02:28 INFO  : Updating hardware inferred compiler options for Test.
11:02:29 INFO  : Updating hardware inferred compiler options for fsbl.
11:02:29 INFO  : Updating hardware inferred compiler options for hello.
11:02:29 INFO  : Clearing existing target manager status.
11:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:07:26 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:07:38 INFO  : Disconnected from the channel tcfchan#4.
11:07:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:07:39 INFO  : 'fpga -state' command is executed.
11:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:07:40 INFO  : 'jtag frequency' command is executed.
11:07:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:40 INFO  : Context for 'APU' is selected.
11:07:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:07:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:40 INFO  : Context for 'APU' is selected.
11:07:40 INFO  : 'stop' command is executed.
11:07:40 INFO  : 'ps7_init' command is executed.
11:07:40 INFO  : 'ps7_post_config' command is executed.
11:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:41 INFO  : Memory regions updated for context APU
11:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:41 INFO  : 'con' command is executed.
11:07:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:07:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:48:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1540089544000,  Project:1540087196000
11:48:00 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:49:47 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:49:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:49:52 INFO  : 
11:49:54 INFO  : 
11:49:57 INFO  : 
11:49:57 INFO  : Updating hardware inferred compiler options for Test.
11:49:58 INFO  : Updating hardware inferred compiler options for fsbl.
11:49:59 INFO  : Updating hardware inferred compiler options for hello.
11:49:59 INFO  : Clearing existing target manager status.
11:53:01 INFO  : Disconnected from the channel tcfchan#5.
11:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:53:02 INFO  : 'fpga -state' command is executed.
11:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:53:03 INFO  : 'jtag frequency' command is executed.
11:53:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:03 INFO  : Context for 'APU' is selected.
11:53:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:53:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:03 INFO  : Context for 'APU' is selected.
11:53:03 INFO  : 'stop' command is executed.
11:53:03 INFO  : 'ps7_init' command is executed.
11:53:03 INFO  : 'ps7_post_config' command is executed.
11:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:03 INFO  : Memory regions updated for context APU
11:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:04 INFO  : 'con' command is executed.
11:53:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:53:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:54:26 INFO  : Disconnected from the channel tcfchan#6.
11:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:54:27 INFO  : 'fpga -state' command is executed.
11:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:54:27 INFO  : 'jtag frequency' command is executed.
11:54:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:27 INFO  : Context for 'APU' is selected.
11:54:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:27 INFO  : Context for 'APU' is selected.
11:54:27 INFO  : 'stop' command is executed.
11:54:28 INFO  : 'ps7_init' command is executed.
11:54:28 INFO  : 'ps7_post_config' command is executed.
11:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:28 INFO  : Memory regions updated for context APU
11:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:28 INFO  : 'con' command is executed.
11:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:54:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:54:54 INFO  : Disconnected from the channel tcfchan#7.
11:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:54:55 INFO  : 'fpga -state' command is executed.
11:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:54:55 INFO  : 'jtag frequency' command is executed.
11:54:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:55 INFO  : Context for 'APU' is selected.
11:54:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:54:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:55 INFO  : Context for 'APU' is selected.
11:54:55 INFO  : 'stop' command is executed.
11:54:55 INFO  : 'ps7_init' command is executed.
11:54:55 INFO  : 'ps7_post_config' command is executed.
11:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:56 INFO  : Memory regions updated for context APU
11:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:56 INFO  : 'con' command is executed.
11:54:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:54:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:56:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:56:07 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:14 INFO  : Disconnected from the channel tcfchan#8.
11:56:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:56:15 INFO  : 'fpga -state' command is executed.
11:56:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:56:15 INFO  : 'jtag frequency' command is executed.
11:56:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:15 INFO  : Context for 'APU' is selected.
11:56:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:56:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:16 INFO  : Context for 'APU' is selected.
11:56:16 INFO  : 'stop' command is executed.
11:56:16 INFO  : 'ps7_init' command is executed.
11:56:16 INFO  : 'ps7_post_config' command is executed.
11:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:17 INFO  : Memory regions updated for context APU
11:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:17 INFO  : 'con' command is executed.
11:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:56:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:58:17 INFO  : Disconnected from the channel tcfchan#9.
11:58:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:58:18 INFO  : 'fpga -state' command is executed.
11:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:58:18 INFO  : 'jtag frequency' command is executed.
11:58:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:18 INFO  : Context for 'APU' is selected.
11:58:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:18 INFO  : Context for 'APU' is selected.
11:58:18 INFO  : 'stop' command is executed.
11:58:19 INFO  : 'ps7_init' command is executed.
11:58:19 INFO  : 'ps7_post_config' command is executed.
11:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:19 INFO  : Memory regions updated for context APU
11:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:19 INFO  : 'con' command is executed.
11:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:58:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:08:23 INFO  : Disconnected from the channel tcfchan#10.
12:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:08:24 INFO  : 'fpga -state' command is executed.
12:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:08:24 INFO  : 'jtag frequency' command is executed.
12:08:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:24 INFO  : Context for 'APU' is selected.
12:08:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:24 INFO  : Context for 'APU' is selected.
12:08:25 INFO  : 'stop' command is executed.
12:08:25 INFO  : 'ps7_init' command is executed.
12:08:25 INFO  : 'ps7_post_config' command is executed.
12:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:25 INFO  : Memory regions updated for context APU
12:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:25 INFO  : 'con' command is executed.
12:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:08:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:17:49 INFO  : Disconnected from the channel tcfchan#11.
12:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:17:51 INFO  : 'fpga -state' command is executed.
12:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:17:51 INFO  : 'jtag frequency' command is executed.
12:17:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:17:51 INFO  : Context for 'APU' is selected.
12:17:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:51 INFO  : Context for 'APU' is selected.
12:17:51 INFO  : 'stop' command is executed.
12:17:51 INFO  : 'ps7_init' command is executed.
12:17:51 INFO  : 'ps7_post_config' command is executed.
12:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:52 INFO  : Memory regions updated for context APU
12:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:52 INFO  : 'con' command is executed.
12:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:17:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:19:36 INFO  : Disconnected from the channel tcfchan#12.
12:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:19:37 INFO  : 'fpga -state' command is executed.
12:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:19:37 INFO  : 'jtag frequency' command is executed.
12:19:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:37 INFO  : Context for 'APU' is selected.
12:19:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:19:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:37 INFO  : Context for 'APU' is selected.
12:19:37 INFO  : 'stop' command is executed.
12:19:37 INFO  : 'ps7_init' command is executed.
12:19:37 INFO  : 'ps7_post_config' command is executed.
12:19:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:38 INFO  : Memory regions updated for context APU
12:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:38 INFO  : 'con' command is executed.
12:19:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:19:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:37:37 INFO  : Disconnected from the channel tcfchan#13.
12:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:37:38 INFO  : 'fpga -state' command is executed.
12:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:37:38 INFO  : 'jtag frequency' command is executed.
12:37:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:38 INFO  : Context for 'APU' is selected.
12:37:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:37:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:38 INFO  : Context for 'APU' is selected.
12:37:38 INFO  : 'stop' command is executed.
12:37:39 INFO  : 'ps7_init' command is executed.
12:37:39 INFO  : 'ps7_post_config' command is executed.
12:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:39 INFO  : Memory regions updated for context APU
12:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:39 INFO  : 'con' command is executed.
12:37:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:37:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:37:56 INFO  : Disconnected from the channel tcfchan#14.
12:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:37:57 INFO  : 'fpga -state' command is executed.
12:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:37:58 INFO  : 'jtag frequency' command is executed.
12:37:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:58 INFO  : Context for 'APU' is selected.
12:37:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:58 INFO  : Context for 'APU' is selected.
12:37:58 INFO  : 'stop' command is executed.
12:37:58 INFO  : 'ps7_init' command is executed.
12:37:58 INFO  : 'ps7_post_config' command is executed.
12:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:59 INFO  : Memory regions updated for context APU
12:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:59 INFO  : 'con' command is executed.
12:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:37:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:39:39 INFO  : Disconnected from the channel tcfchan#15.
12:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:39:40 INFO  : 'fpga -state' command is executed.
12:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:39:40 INFO  : 'jtag frequency' command is executed.
12:39:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:40 INFO  : Context for 'APU' is selected.
12:39:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:39:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:40 INFO  : Context for 'APU' is selected.
12:39:40 INFO  : 'stop' command is executed.
12:39:41 INFO  : 'ps7_init' command is executed.
12:39:41 INFO  : 'ps7_post_config' command is executed.
12:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:41 INFO  : Memory regions updated for context APU
12:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:41 INFO  : 'con' command is executed.
12:39:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:39:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:08:02 INFO  : Disconnected from the channel tcfchan#16.
14:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:08:03 INFO  : 'fpga -state' command is executed.
14:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:08:03 INFO  : 'jtag frequency' command is executed.
14:08:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:03 INFO  : Context for 'APU' is selected.
14:08:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:04 INFO  : Context for 'APU' is selected.
14:08:04 INFO  : 'stop' command is executed.
14:08:04 INFO  : 'ps7_init' command is executed.
14:08:04 INFO  : 'ps7_post_config' command is executed.
14:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:04 INFO  : Memory regions updated for context APU
14:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:04 INFO  : 'con' command is executed.
14:08:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:08:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:24:19 INFO  : Disconnected from the channel tcfchan#17.
14:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:24:20 INFO  : 'fpga -state' command is executed.
14:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:24:20 INFO  : 'jtag frequency' command is executed.
14:24:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:20 INFO  : Context for 'APU' is selected.
14:24:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:24:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:20 INFO  : Context for 'APU' is selected.
14:24:20 INFO  : 'stop' command is executed.
14:24:21 INFO  : 'ps7_init' command is executed.
14:24:21 INFO  : 'ps7_post_config' command is executed.
14:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:21 INFO  : Memory regions updated for context APU
14:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:21 INFO  : 'con' command is executed.
14:24:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:24:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:36:08 INFO  : Disconnected from the channel tcfchan#18.
14:36:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:36:09 INFO  : 'fpga -state' command is executed.
14:36:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:36:10 INFO  : 'jtag frequency' command is executed.
14:36:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:10 INFO  : Context for 'APU' is selected.
14:36:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:10 INFO  : Context for 'APU' is selected.
14:36:10 INFO  : 'stop' command is executed.
14:36:10 INFO  : 'ps7_init' command is executed.
14:36:10 INFO  : 'ps7_post_config' command is executed.
14:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:10 INFO  : Memory regions updated for context APU
14:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:11 INFO  : 'con' command is executed.
14:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:36:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:41:04 INFO  : Disconnected from the channel tcfchan#19.
14:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:41:05 INFO  : 'fpga -state' command is executed.
14:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:41:05 INFO  : 'jtag frequency' command is executed.
14:41:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:05 INFO  : Context for 'APU' is selected.
14:41:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:05 INFO  : Context for 'APU' is selected.
14:41:05 INFO  : 'stop' command is executed.
14:41:06 INFO  : 'ps7_init' command is executed.
14:41:06 INFO  : 'ps7_post_config' command is executed.
14:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:06 INFO  : Memory regions updated for context APU
14:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:06 INFO  : 'con' command is executed.
14:41:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:41:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:54:29 INFO  : Disconnected from the channel tcfchan#20.
14:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:54:30 INFO  : 'fpga -state' command is executed.
14:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:54:31 INFO  : 'jtag frequency' command is executed.
14:54:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:31 INFO  : Context for 'APU' is selected.
14:54:31 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:54:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:31 INFO  : Context for 'APU' is selected.
14:54:31 INFO  : 'stop' command is executed.
14:54:31 INFO  : 'ps7_init' command is executed.
14:54:31 INFO  : 'ps7_post_config' command is executed.
14:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:31 INFO  : Memory regions updated for context APU
14:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:31 INFO  : 'con' command is executed.
14:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:54:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:09:39 INFO  : Disconnected from the channel tcfchan#21.
15:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:09:40 INFO  : 'fpga -state' command is executed.
15:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:09:40 INFO  : 'jtag frequency' command is executed.
15:09:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:41 INFO  : Context for 'APU' is selected.
15:09:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:41 INFO  : Context for 'APU' is selected.
15:09:41 INFO  : 'stop' command is executed.
15:09:41 INFO  : 'ps7_init' command is executed.
15:09:41 INFO  : 'ps7_post_config' command is executed.
15:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:41 INFO  : Memory regions updated for context APU
15:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:41 INFO  : 'con' command is executed.
15:09:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:09:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:30:01 INFO  : Disconnected from the channel tcfchan#22.
17:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:30:02 INFO  : 'fpga -state' command is executed.
17:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:30:02 INFO  : 'jtag frequency' command is executed.
17:30:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:02 INFO  : Context for 'APU' is selected.
17:30:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:02 INFO  : Context for 'APU' is selected.
17:30:02 INFO  : 'stop' command is executed.
17:30:02 INFO  : 'ps7_init' command is executed.
17:30:02 INFO  : 'ps7_post_config' command is executed.
17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:03 INFO  : Memory regions updated for context APU
17:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:03 INFO  : 'con' command is executed.
17:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:30:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:38:43 INFO  : Disconnected from the channel tcfchan#23.
17:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:38:45 INFO  : 'fpga -state' command is executed.
17:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:38:45 INFO  : 'jtag frequency' command is executed.
17:38:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:45 INFO  : Context for 'APU' is selected.
17:38:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:45 INFO  : Context for 'APU' is selected.
17:38:45 INFO  : 'stop' command is executed.
17:38:46 INFO  : 'ps7_init' command is executed.
17:38:46 INFO  : 'ps7_post_config' command is executed.
17:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:46 INFO  : Memory regions updated for context APU
17:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:46 INFO  : 'con' command is executed.
17:38:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:38:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:02:17 INFO  : Disconnected from the channel tcfchan#24.
18:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:02:18 INFO  : 'fpga -state' command is executed.
18:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:02:19 INFO  : 'jtag frequency' command is executed.
18:02:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:19 INFO  : Context for 'APU' is selected.
18:02:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:19 INFO  : Context for 'APU' is selected.
18:02:19 INFO  : 'stop' command is executed.
18:02:19 INFO  : 'ps7_init' command is executed.
18:02:19 INFO  : 'ps7_post_config' command is executed.
18:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:20 INFO  : Memory regions updated for context APU
18:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:20 INFO  : 'con' command is executed.
18:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:02:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:03:05 INFO  : Disconnected from the channel tcfchan#25.
18:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:03:06 INFO  : 'fpga -state' command is executed.
18:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:03:07 INFO  : 'jtag frequency' command is executed.
18:03:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:07 INFO  : Context for 'APU' is selected.
18:03:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:07 INFO  : Context for 'APU' is selected.
18:03:07 INFO  : 'stop' command is executed.
18:03:07 INFO  : 'ps7_init' command is executed.
18:03:07 INFO  : 'ps7_post_config' command is executed.
18:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:08 INFO  : Memory regions updated for context APU
18:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:08 INFO  : 'con' command is executed.
18:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:03:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:06:13 INFO  : Disconnected from the channel tcfchan#26.
18:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:06:14 INFO  : 'fpga -state' command is executed.
18:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:06:15 INFO  : 'jtag frequency' command is executed.
18:06:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:15 INFO  : Context for 'APU' is selected.
18:06:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:15 INFO  : Context for 'APU' is selected.
18:06:15 INFO  : 'stop' command is executed.
18:06:15 INFO  : 'ps7_init' command is executed.
18:06:15 INFO  : 'ps7_post_config' command is executed.
18:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:16 INFO  : Memory regions updated for context APU
18:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:16 INFO  : 'con' command is executed.
18:06:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:06:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:08:09 INFO  : Disconnected from the channel tcfchan#27.
18:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:08:10 INFO  : 'fpga -state' command is executed.
18:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:08:10 INFO  : 'jtag frequency' command is executed.
18:08:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:10 INFO  : Context for 'APU' is selected.
18:08:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:10 INFO  : Context for 'APU' is selected.
18:08:10 INFO  : 'stop' command is executed.
18:08:11 INFO  : 'ps7_init' command is executed.
18:08:11 INFO  : 'ps7_post_config' command is executed.
18:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:11 INFO  : Memory regions updated for context APU
18:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:11 INFO  : 'con' command is executed.
18:08:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:08:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:43:58 INFO  : Disconnected from the channel tcfchan#28.
18:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:43:59 INFO  : 'fpga -state' command is executed.
18:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:43:59 INFO  : 'jtag frequency' command is executed.
18:43:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:59 INFO  : Context for 'APU' is selected.
18:43:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:59 INFO  : Context for 'APU' is selected.
18:43:59 INFO  : 'stop' command is executed.
18:43:59 INFO  : 'ps7_init' command is executed.
18:43:59 INFO  : 'ps7_post_config' command is executed.
18:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:00 INFO  : Memory regions updated for context APU
18:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:00 INFO  : 'con' command is executed.
18:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:44:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:13:25 INFO  : Disconnected from the channel tcfchan#29.
19:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:13:26 INFO  : 'fpga -state' command is executed.
19:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:13:27 INFO  : 'jtag frequency' command is executed.
19:13:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:27 INFO  : Context for 'APU' is selected.
19:13:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:13:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:27 INFO  : Context for 'APU' is selected.
19:13:27 INFO  : 'stop' command is executed.
19:13:27 INFO  : 'ps7_init' command is executed.
19:13:27 INFO  : 'ps7_post_config' command is executed.
19:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:28 INFO  : Memory regions updated for context APU
19:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:28 INFO  : 'con' command is executed.
19:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:13:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:34:34 INFO  : Disconnected from the channel tcfchan#30.
19:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:34:35 INFO  : 'fpga -state' command is executed.
19:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:34:35 INFO  : 'jtag frequency' command is executed.
19:34:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:35 INFO  : Context for 'APU' is selected.
19:34:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:35 INFO  : Context for 'APU' is selected.
19:34:35 INFO  : 'stop' command is executed.
19:34:36 INFO  : 'ps7_init' command is executed.
19:34:36 INFO  : 'ps7_post_config' command is executed.
19:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:36 INFO  : Memory regions updated for context APU
19:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:36 INFO  : 'con' command is executed.
19:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:34:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:36:12 INFO  : Disconnected from the channel tcfchan#31.
19:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:36:13 INFO  : 'fpga -state' command is executed.
19:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:36:14 INFO  : 'jtag frequency' command is executed.
19:36:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:14 INFO  : Context for 'APU' is selected.
19:36:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:36:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:14 INFO  : Context for 'APU' is selected.
19:36:14 INFO  : 'stop' command is executed.
19:36:14 INFO  : 'ps7_init' command is executed.
19:36:14 INFO  : 'ps7_post_config' command is executed.
19:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:15 INFO  : Memory regions updated for context APU
19:36:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:15 INFO  : 'con' command is executed.
19:36:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:36:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:46:57 INFO  : Disconnected from the channel tcfchan#32.
19:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:46:58 INFO  : 'fpga -state' command is executed.
19:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:46:58 INFO  : 'jtag frequency' command is executed.
19:46:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:58 INFO  : Context for 'APU' is selected.
19:46:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:58 INFO  : Context for 'APU' is selected.
19:46:58 INFO  : 'stop' command is executed.
19:46:58 INFO  : 'ps7_init' command is executed.
19:46:58 INFO  : 'ps7_post_config' command is executed.
19:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:59 INFO  : Memory regions updated for context APU
19:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:59 INFO  : 'con' command is executed.
19:46:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:46:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:54:27 INFO  : Disconnected from the channel tcfchan#33.
19:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:54:28 INFO  : 'fpga -state' command is executed.
19:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:54:28 INFO  : 'jtag frequency' command is executed.
19:54:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:28 INFO  : Context for 'APU' is selected.
19:54:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:28 INFO  : Context for 'APU' is selected.
19:54:28 INFO  : 'stop' command is executed.
19:54:29 INFO  : 'ps7_init' command is executed.
19:54:29 INFO  : 'ps7_post_config' command is executed.
19:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:29 INFO  : Memory regions updated for context APU
19:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:29 INFO  : 'con' command is executed.
19:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:54:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:55:39 INFO  : Disconnected from the channel tcfchan#34.
19:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:55:40 INFO  : 'fpga -state' command is executed.
19:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:55:41 INFO  : 'jtag frequency' command is executed.
19:55:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:41 INFO  : Context for 'APU' is selected.
19:55:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:41 INFO  : Context for 'APU' is selected.
19:55:41 INFO  : 'stop' command is executed.
19:55:41 INFO  : 'ps7_init' command is executed.
19:55:41 INFO  : 'ps7_post_config' command is executed.
19:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:41 INFO  : Memory regions updated for context APU
19:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:42 INFO  : 'con' command is executed.
19:55:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:55:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:58:05 INFO  : Disconnected from the channel tcfchan#35.
19:58:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:58:06 INFO  : 'fpga -state' command is executed.
19:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:58:07 INFO  : 'jtag frequency' command is executed.
19:58:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:07 INFO  : Context for 'APU' is selected.
19:58:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:07 INFO  : Context for 'APU' is selected.
19:58:07 INFO  : 'stop' command is executed.
19:58:07 INFO  : 'ps7_init' command is executed.
19:58:07 INFO  : 'ps7_post_config' command is executed.
19:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:08 INFO  : Memory regions updated for context APU
19:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:08 INFO  : 'con' command is executed.
19:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:58:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:59:51 INFO  : Disconnected from the channel tcfchan#36.
19:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:59:52 INFO  : 'fpga -state' command is executed.
19:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:59:52 INFO  : 'jtag frequency' command is executed.
19:59:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:52 INFO  : Context for 'APU' is selected.
19:59:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:52 INFO  : Context for 'APU' is selected.
19:59:52 INFO  : 'stop' command is executed.
19:59:52 INFO  : 'ps7_init' command is executed.
19:59:52 INFO  : 'ps7_post_config' command is executed.
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:53 INFO  : Memory regions updated for context APU
19:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:53 INFO  : 'con' command is executed.
19:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:59:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:00:16 INFO  : Disconnected from the channel tcfchan#37.
20:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:00:17 INFO  : 'fpga -state' command is executed.
20:00:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:00:17 INFO  : 'jtag frequency' command is executed.
20:00:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:17 INFO  : Context for 'APU' is selected.
20:00:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:17 INFO  : Context for 'APU' is selected.
20:00:17 INFO  : 'stop' command is executed.
20:00:17 INFO  : 'ps7_init' command is executed.
20:00:18 INFO  : 'ps7_post_config' command is executed.
20:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:18 INFO  : Memory regions updated for context APU
20:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:18 INFO  : 'con' command is executed.
20:00:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:00:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:14:37 INFO  : Disconnected from the channel tcfchan#38.
20:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:14:38 INFO  : 'fpga -state' command is executed.
20:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:14:38 INFO  : 'jtag frequency' command is executed.
20:14:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:38 INFO  : Context for 'APU' is selected.
20:14:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:38 INFO  : Context for 'APU' is selected.
20:14:38 INFO  : 'stop' command is executed.
20:14:39 INFO  : 'ps7_init' command is executed.
20:14:39 INFO  : 'ps7_post_config' command is executed.
20:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:39 INFO  : Memory regions updated for context APU
20:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:39 INFO  : 'con' command is executed.
20:14:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:14:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:15:02 INFO  : Disconnected from the channel tcfchan#39.
20:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:15:03 INFO  : 'fpga -state' command is executed.
20:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:15:03 INFO  : 'jtag frequency' command is executed.
20:15:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:03 INFO  : Context for 'APU' is selected.
20:15:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:03 INFO  : Context for 'APU' is selected.
20:15:03 INFO  : 'stop' command is executed.
20:15:03 INFO  : 'ps7_init' command is executed.
20:15:03 INFO  : 'ps7_post_config' command is executed.
20:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:04 INFO  : Memory regions updated for context APU
20:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:04 INFO  : 'con' command is executed.
20:15:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:15:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:16:15 INFO  : Disconnected from the channel tcfchan#40.
20:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:16:17 INFO  : 'fpga -state' command is executed.
20:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:16:17 INFO  : 'jtag frequency' command is executed.
20:16:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:17 INFO  : Context for 'APU' is selected.
20:16:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:17 INFO  : Context for 'APU' is selected.
20:16:17 INFO  : 'stop' command is executed.
20:16:17 INFO  : 'ps7_init' command is executed.
20:16:17 INFO  : 'ps7_post_config' command is executed.
20:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:18 INFO  : Memory regions updated for context APU
20:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:18 INFO  : 'con' command is executed.
20:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:16:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:33:08 INFO  : Disconnected from the channel tcfchan#41.
20:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:33:09 INFO  : 'fpga -state' command is executed.
20:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:33:09 INFO  : 'jtag frequency' command is executed.
20:33:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:09 INFO  : Context for 'APU' is selected.
20:33:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:33:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:09 INFO  : Context for 'APU' is selected.
20:33:09 INFO  : 'stop' command is executed.
20:33:10 INFO  : 'ps7_init' command is executed.
20:33:10 INFO  : 'ps7_post_config' command is executed.
20:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:10 INFO  : Memory regions updated for context APU
20:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:10 INFO  : 'con' command is executed.
20:33:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:33:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:37:28 INFO  : Disconnected from the channel tcfchan#42.
20:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:37:29 INFO  : 'fpga -state' command is executed.
20:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:37:30 INFO  : 'jtag frequency' command is executed.
20:37:30 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:30 INFO  : Context for 'APU' is selected.
20:37:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:30 INFO  : Context for 'APU' is selected.
20:37:30 INFO  : 'stop' command is executed.
20:37:30 INFO  : 'ps7_init' command is executed.
20:37:30 INFO  : 'ps7_post_config' command is executed.
20:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:30 INFO  : Memory regions updated for context APU
20:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:31 INFO  : 'con' command is executed.
20:37:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:37:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:40:11 INFO  : Disconnected from the channel tcfchan#43.
20:40:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:40:12 INFO  : 'fpga -state' command is executed.
20:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:40:12 INFO  : 'jtag frequency' command is executed.
20:40:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:12 INFO  : Context for 'APU' is selected.
20:40:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:12 INFO  : Context for 'APU' is selected.
20:40:12 INFO  : 'stop' command is executed.
20:40:13 INFO  : 'ps7_init' command is executed.
20:40:13 INFO  : 'ps7_post_config' command is executed.
20:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:13 INFO  : Memory regions updated for context APU
20:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:13 INFO  : 'con' command is executed.
20:40:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:40:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:41:16 INFO  : Disconnected from the channel tcfchan#44.
20:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:41:17 INFO  : 'fpga -state' command is executed.
20:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:41:17 INFO  : 'jtag frequency' command is executed.
20:41:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:17 INFO  : Context for 'APU' is selected.
20:41:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:17 INFO  : Context for 'APU' is selected.
20:41:17 INFO  : 'stop' command is executed.
20:41:18 INFO  : 'ps7_init' command is executed.
20:41:18 INFO  : 'ps7_post_config' command is executed.
20:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:18 INFO  : Memory regions updated for context APU
20:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:18 INFO  : 'con' command is executed.
20:41:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:41:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:42:08 INFO  : Disconnected from the channel tcfchan#45.
20:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:42:10 INFO  : 'fpga -state' command is executed.
20:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:42:10 INFO  : 'jtag frequency' command is executed.
20:42:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:10 INFO  : Context for 'APU' is selected.
20:42:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:10 INFO  : Context for 'APU' is selected.
20:42:10 INFO  : 'stop' command is executed.
20:42:10 INFO  : 'ps7_init' command is executed.
20:42:10 INFO  : 'ps7_post_config' command is executed.
20:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:11 INFO  : Memory regions updated for context APU
20:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:11 INFO  : 'con' command is executed.
20:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:42:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:43:28 INFO  : Disconnected from the channel tcfchan#46.
20:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:29 INFO  : 'fpga -state' command is executed.
20:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:29 INFO  : 'jtag frequency' command is executed.
20:43:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:29 INFO  : Context for 'APU' is selected.
20:43:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:29 INFO  : Context for 'APU' is selected.
20:43:30 INFO  : 'stop' command is executed.
20:43:30 INFO  : 'ps7_init' command is executed.
20:43:30 INFO  : 'ps7_post_config' command is executed.
20:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:30 INFO  : Memory regions updated for context APU
20:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:30 INFO  : 'con' command is executed.
20:43:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:48:45 INFO  : Disconnected from the channel tcfchan#47.
20:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:48:46 INFO  : 'fpga -state' command is executed.
20:48:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:48:46 INFO  : 'jtag frequency' command is executed.
20:48:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:46 INFO  : Context for 'APU' is selected.
20:48:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:46 INFO  : Context for 'APU' is selected.
20:48:46 INFO  : 'stop' command is executed.
20:48:46 INFO  : 'ps7_init' command is executed.
20:48:46 INFO  : 'ps7_post_config' command is executed.
20:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:47 INFO  : Memory regions updated for context APU
20:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:47 INFO  : 'con' command is executed.
20:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:48:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:06:07 INFO  : Disconnected from the channel tcfchan#48.
22:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:06:08 INFO  : 'fpga -state' command is executed.
22:06:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:06:08 INFO  : 'jtag frequency' command is executed.
22:06:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:08 INFO  : Context for 'APU' is selected.
22:06:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:08 INFO  : Context for 'APU' is selected.
22:06:09 INFO  : 'stop' command is executed.
22:06:09 INFO  : 'ps7_init' command is executed.
22:06:09 INFO  : 'ps7_post_config' command is executed.
22:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:09 INFO  : Memory regions updated for context APU
22:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:09 INFO  : 'con' command is executed.
22:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:06:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:08:16 INFO  : Disconnected from the channel tcfchan#49.
22:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:08:17 INFO  : 'fpga -state' command is executed.
22:08:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:08:17 INFO  : 'jtag frequency' command is executed.
22:08:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:08:17 INFO  : Context for 'APU' is selected.
22:08:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:08:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:17 INFO  : Context for 'APU' is selected.
22:08:17 INFO  : 'stop' command is executed.
22:08:18 INFO  : 'ps7_init' command is executed.
22:08:18 INFO  : 'ps7_post_config' command is executed.
22:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:18 INFO  : Memory regions updated for context APU
22:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:18 INFO  : 'con' command is executed.
22:08:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:08:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:10:09 INFO  : Disconnected from the channel tcfchan#50.
22:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:10:10 INFO  : 'fpga -state' command is executed.
22:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:10:10 INFO  : 'jtag frequency' command is executed.
22:10:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:10 INFO  : Context for 'APU' is selected.
22:10:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:10 INFO  : Context for 'APU' is selected.
22:10:10 INFO  : 'stop' command is executed.
22:10:11 INFO  : 'ps7_init' command is executed.
22:10:11 INFO  : 'ps7_post_config' command is executed.
22:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:11 INFO  : Memory regions updated for context APU
22:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:11 INFO  : 'con' command is executed.
22:10:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:10:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:41:50 INFO  : Disconnected from the channel tcfchan#51.
09:55:41 INFO  : Registering command handlers for SDK TCF services
09:55:42 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
09:55:44 INFO  : XSCT server has started successfully.
09:55:44 INFO  : Successfully done setting XSCT server connection channel  
09:55:44 INFO  : Successfully done setting SDK workspace  
09:55:44 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
09:55:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:56:09 INFO  : 'fpga -state' command is executed.
09:56:14 INFO  : Memory regions updated for context APU
09:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:56:20 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:08:27 INFO  : 'fpga -state' command is executed.
10:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:08:27 INFO  : 'jtag frequency' command is executed.
10:08:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:27 INFO  : Context for 'APU' is selected.
10:08:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:27 INFO  : Context for 'APU' is selected.
10:08:28 INFO  : 'stop' command is executed.
10:08:28 INFO  : 'ps7_init' command is executed.
10:08:28 INFO  : 'ps7_post_config' command is executed.
10:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:28 INFO  : Memory regions updated for context APU
10:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:28 INFO  : 'con' command is executed.
10:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:08:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:10:39 INFO  : Disconnected from the channel tcfchan#1.
10:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:10:40 INFO  : 'fpga -state' command is executed.
10:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:10:41 INFO  : 'jtag frequency' command is executed.
10:10:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:41 INFO  : Context for 'APU' is selected.
10:10:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:10:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:42 INFO  : Context for 'APU' is selected.
10:10:43 INFO  : 'stop' command is executed.
10:10:43 INFO  : 'ps7_init' command is executed.
10:10:43 INFO  : 'ps7_post_config' command is executed.
10:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:43 INFO  : Memory regions updated for context APU
10:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:43 INFO  : 'con' command is executed.
10:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:10:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:55:27 INFO  : Disconnected from the channel tcfchan#2.
12:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:55:28 INFO  : 'fpga -state' command is executed.
12:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:55:28 INFO  : 'jtag frequency' command is executed.
12:55:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:29 INFO  : Context for 'APU' is selected.
12:55:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:55:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:30 INFO  : Context for 'APU' is selected.
12:55:30 INFO  : 'stop' command is executed.
12:55:31 INFO  : 'ps7_init' command is executed.
12:55:31 INFO  : 'ps7_post_config' command is executed.
12:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:31 INFO  : Memory regions updated for context APU
12:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:31 INFO  : 'con' command is executed.
12:55:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:55:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:00:24 INFO  : Disconnected from the channel tcfchan#3.
13:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:00:25 INFO  : 'fpga -state' command is executed.
13:00:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:00:25 INFO  : 'jtag frequency' command is executed.
13:00:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:26 INFO  : Context for 'APU' is selected.
13:00:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:00:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:27 INFO  : Context for 'APU' is selected.
13:00:27 INFO  : 'stop' command is executed.
13:00:28 INFO  : 'ps7_init' command is executed.
13:00:28 INFO  : 'ps7_post_config' command is executed.
13:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:28 INFO  : Memory regions updated for context APU
13:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:28 INFO  : 'con' command is executed.
13:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:00:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:01:34 INFO  : Disconnected from the channel tcfchan#4.
13:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:01:35 INFO  : 'fpga -state' command is executed.
13:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:01:36 INFO  : 'jtag frequency' command is executed.
13:01:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:36 INFO  : Context for 'APU' is selected.
13:01:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:37 INFO  : Context for 'APU' is selected.
13:01:37 INFO  : 'stop' command is executed.
13:01:38 INFO  : 'ps7_init' command is executed.
13:01:38 INFO  : 'ps7_post_config' command is executed.
13:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:38 INFO  : Memory regions updated for context APU
13:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:38 INFO  : 'con' command is executed.
13:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:01:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:04:32 INFO  : Disconnected from the channel tcfchan#5.
13:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:04:33 INFO  : 'fpga -state' command is executed.
13:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:04:33 INFO  : 'jtag frequency' command is executed.
13:04:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:33 INFO  : Context for 'APU' is selected.
13:04:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:35 INFO  : Context for 'APU' is selected.
13:04:35 INFO  : 'stop' command is executed.
13:04:36 INFO  : 'ps7_init' command is executed.
13:04:36 INFO  : 'ps7_post_config' command is executed.
13:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:36 INFO  : Memory regions updated for context APU
13:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:36 INFO  : 'con' command is executed.
13:04:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:04:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
13:07:45 INFO  : Disconnected from the channel tcfchan#6.
13:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
13:07:46 INFO  : 'fpga -state' command is executed.
13:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
13:07:47 INFO  : 'jtag frequency' command is executed.
13:07:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:47 INFO  : Context for 'APU' is selected.
13:07:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:48 INFO  : Context for 'APU' is selected.
13:07:48 INFO  : 'stop' command is executed.
13:07:49 INFO  : 'ps7_init' command is executed.
13:07:49 INFO  : 'ps7_post_config' command is executed.
13:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:49 INFO  : Memory regions updated for context APU
13:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:49 INFO  : 'con' command is executed.
13:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

13:07:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:50:29 INFO  : Disconnected from the channel tcfchan#7.
20:39:48 INFO  : Registering command handlers for SDK TCF services
20:39:48 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
20:39:50 INFO  : XSCT server has started successfully.
20:39:50 INFO  : Successfully done setting XSCT server connection channel  
20:39:51 INFO  : Successfully done setting SDK workspace  
20:39:51 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:39:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:39:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1540208212000,  Project:1540089544000
20:39:53 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:39:54 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:39:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:39:59 INFO  : 
20:40:01 INFO  : 
20:40:03 INFO  : 
20:40:04 INFO  : Updating hardware inferred compiler options for Test.
20:40:05 INFO  : Updating hardware inferred compiler options for fsbl.
20:40:06 INFO  : Updating hardware inferred compiler options for hello.
20:40:06 INFO  : Clearing existing target manager status.
22:48:16 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
22:48:17 INFO  : Bootgen command execution is done.
17:02:32 INFO  : Registering command handlers for SDK TCF services
17:02:33 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
17:02:35 INFO  : XSCT server has started successfully.
17:02:35 INFO  : Successfully done setting XSCT server connection channel  
17:02:35 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:02:35 INFO  : Successfully done setting SDK workspace  
17:02:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:03:35 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:03:44 INFO  : 'fpga -state' command is executed.
21:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:03:45 INFO  : 'jtag frequency' command is executed.
21:03:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:45 INFO  : Context for 'APU' is selected.
21:03:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:45 INFO  : Context for 'APU' is selected.
21:03:45 INFO  : 'stop' command is executed.
21:03:46 INFO  : 'ps7_init' command is executed.
21:03:46 INFO  : 'ps7_post_config' command is executed.
21:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:46 INFO  : Memory regions updated for context APU
21:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:46 INFO  : 'con' command is executed.
21:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:03:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:08:33 INFO  : Disconnected from the channel tcfchan#1.
21:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:08:34 INFO  : 'fpga -state' command is executed.
21:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:08:34 INFO  : 'jtag frequency' command is executed.
21:08:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:34 INFO  : Context for 'APU' is selected.
21:08:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:08:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:36 INFO  : Context for 'APU' is selected.
21:08:36 INFO  : 'stop' command is executed.
21:08:37 INFO  : 'ps7_init' command is executed.
21:08:37 INFO  : 'ps7_post_config' command is executed.
21:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:37 INFO  : Memory regions updated for context APU
21:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:37 INFO  : 'con' command is executed.
21:08:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:08:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:10:14 INFO  : Disconnected from the channel tcfchan#2.
21:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:13:28 INFO  : 'fpga -state' command is executed.
21:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:13:29 INFO  : 'jtag frequency' command is executed.
21:13:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:29 INFO  : Context for 'APU' is selected.
21:13:31 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:31 INFO  : Context for 'APU' is selected.
21:13:31 INFO  : 'stop' command is executed.
21:13:32 INFO  : 'ps7_init' command is executed.
21:13:32 INFO  : 'ps7_post_config' command is executed.
21:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:32 INFO  : Memory regions updated for context APU
21:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:32 INFO  : 'con' command is executed.
21:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:13:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:15:21 INFO  : Disconnected from the channel tcfchan#3.
21:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:15:22 INFO  : 'fpga -state' command is executed.
21:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:15:22 INFO  : 'jtag frequency' command is executed.
21:15:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:22 INFO  : Context for 'APU' is selected.
21:15:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:24 INFO  : Context for 'APU' is selected.
21:15:24 INFO  : 'stop' command is executed.
21:15:24 INFO  : 'ps7_init' command is executed.
21:15:24 INFO  : 'ps7_post_config' command is executed.
21:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:25 INFO  : Memory regions updated for context APU
21:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:25 INFO  : 'con' command is executed.
21:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:15:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:16:06 INFO  : Disconnected from the channel tcfchan#4.
21:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:16:07 INFO  : 'fpga -state' command is executed.
21:16:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:16:08 INFO  : 'jtag frequency' command is executed.
21:16:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:08 INFO  : Context for 'APU' is selected.
21:16:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:09 INFO  : Context for 'APU' is selected.
21:16:09 INFO  : 'stop' command is executed.
21:16:10 INFO  : 'ps7_init' command is executed.
21:16:10 INFO  : 'ps7_post_config' command is executed.
21:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:10 INFO  : Memory regions updated for context APU
21:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:10 INFO  : 'con' command is executed.
21:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:16:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:17:50 INFO  : Disconnected from the channel tcfchan#5.
21:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:17:51 INFO  : 'fpga -state' command is executed.
21:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:17:51 INFO  : 'jtag frequency' command is executed.
21:17:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:51 INFO  : Context for 'APU' is selected.
21:17:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:53 INFO  : Context for 'APU' is selected.
21:17:53 INFO  : 'stop' command is executed.
21:17:53 INFO  : 'ps7_init' command is executed.
21:17:53 INFO  : 'ps7_post_config' command is executed.
21:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:53 INFO  : Memory regions updated for context APU
21:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:54 INFO  : 'con' command is executed.
21:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:17:54 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:20:59 INFO  : Disconnected from the channel tcfchan#6.
21:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:21:00 INFO  : 'fpga -state' command is executed.
21:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:21:01 INFO  : 'jtag frequency' command is executed.
21:21:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:01 INFO  : Context for 'APU' is selected.
21:21:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:03 INFO  : Context for 'APU' is selected.
21:21:03 INFO  : 'stop' command is executed.
21:21:03 INFO  : 'ps7_init' command is executed.
21:21:03 INFO  : 'ps7_post_config' command is executed.
21:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:04 INFO  : Memory regions updated for context APU
21:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:04 INFO  : 'con' command is executed.
21:21:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:21:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:21:55 INFO  : Disconnected from the channel tcfchan#7.
21:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:21:56 INFO  : 'fpga -state' command is executed.
21:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:21:56 INFO  : 'jtag frequency' command is executed.
21:21:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:56 INFO  : Context for 'APU' is selected.
21:21:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:58 INFO  : Context for 'APU' is selected.
21:21:58 INFO  : 'stop' command is executed.
21:21:58 INFO  : 'ps7_init' command is executed.
21:21:58 INFO  : 'ps7_post_config' command is executed.
21:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:59 INFO  : Memory regions updated for context APU
21:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:59 INFO  : 'con' command is executed.
21:21:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:21:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:23:40 INFO  : Disconnected from the channel tcfchan#8.
21:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:23:41 INFO  : 'fpga -state' command is executed.
21:23:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:23:41 INFO  : 'jtag frequency' command is executed.
21:23:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:41 INFO  : Context for 'APU' is selected.
21:23:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:43 INFO  : Context for 'APU' is selected.
21:23:43 INFO  : 'stop' command is executed.
21:23:43 INFO  : 'ps7_init' command is executed.
21:23:44 INFO  : 'ps7_post_config' command is executed.
21:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:44 INFO  : Memory regions updated for context APU
21:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:44 INFO  : 'con' command is executed.
21:23:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:23:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:32:00 INFO  : Disconnected from the channel tcfchan#9.
21:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:33:12 INFO  : 'fpga -state' command is executed.
21:33:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:33:13 INFO  : 'jtag frequency' command is executed.
21:33:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:13 INFO  : Context for 'APU' is selected.
21:33:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:15 INFO  : Context for 'APU' is selected.
21:33:15 INFO  : 'stop' command is executed.
21:33:16 INFO  : 'ps7_init' command is executed.
21:33:16 INFO  : 'ps7_post_config' command is executed.
21:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:16 INFO  : Memory regions updated for context APU
21:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:17 INFO  : 'con' command is executed.
21:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:33:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:34:34 INFO  : Disconnected from the channel tcfchan#10.
21:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:34:35 INFO  : 'fpga -state' command is executed.
21:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:34:35 INFO  : 'jtag frequency' command is executed.
21:34:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:35 INFO  : Context for 'APU' is selected.
21:34:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:37 INFO  : Context for 'APU' is selected.
21:34:37 INFO  : 'stop' command is executed.
21:34:37 INFO  : 'ps7_init' command is executed.
21:34:37 INFO  : 'ps7_post_config' command is executed.
21:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:38 INFO  : Memory regions updated for context APU
21:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:38 INFO  : 'con' command is executed.
21:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:34:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:35:23 INFO  : Disconnected from the channel tcfchan#11.
21:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:35:24 INFO  : 'fpga -state' command is executed.
21:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:35:24 INFO  : 'jtag frequency' command is executed.
21:35:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:24 INFO  : Context for 'APU' is selected.
21:35:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:26 INFO  : Context for 'APU' is selected.
21:35:26 INFO  : 'stop' command is executed.
21:35:27 INFO  : 'ps7_init' command is executed.
21:35:27 INFO  : 'ps7_post_config' command is executed.
21:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:27 INFO  : Memory regions updated for context APU
21:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:27 INFO  : 'con' command is executed.
21:35:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:35:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:38:09 INFO  : Disconnected from the channel tcfchan#12.
21:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:38:10 INFO  : 'fpga -state' command is executed.
21:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:38:11 INFO  : 'jtag frequency' command is executed.
21:38:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:11 INFO  : Context for 'APU' is selected.
21:38:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:12 INFO  : Context for 'APU' is selected.
21:38:12 INFO  : 'stop' command is executed.
21:38:13 INFO  : 'ps7_init' command is executed.
21:38:13 INFO  : 'ps7_post_config' command is executed.
21:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:13 INFO  : Memory regions updated for context APU
21:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:13 INFO  : 'con' command is executed.
21:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:38:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:39:32 INFO  : Disconnected from the channel tcfchan#13.
21:39:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:39:33 INFO  : 'fpga -state' command is executed.
21:39:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:39:34 INFO  : 'jtag frequency' command is executed.
21:39:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:34 INFO  : Context for 'APU' is selected.
21:39:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:35 INFO  : Context for 'APU' is selected.
21:39:36 INFO  : 'stop' command is executed.
21:39:36 INFO  : 'ps7_init' command is executed.
21:39:36 INFO  : 'ps7_post_config' command is executed.
21:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:36 INFO  : Memory regions updated for context APU
21:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:36 INFO  : 'con' command is executed.
21:39:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:39:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:42:47 INFO  : Disconnected from the channel tcfchan#14.
21:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:42:48 INFO  : 'fpga -state' command is executed.
21:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:42:48 INFO  : 'jtag frequency' command is executed.
21:42:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:48 INFO  : Context for 'APU' is selected.
21:42:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:50 INFO  : Context for 'APU' is selected.
21:42:50 INFO  : 'stop' command is executed.
21:42:51 INFO  : 'ps7_init' command is executed.
21:42:51 INFO  : 'ps7_post_config' command is executed.
21:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:51 INFO  : Memory regions updated for context APU
21:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:51 INFO  : 'con' command is executed.
21:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:42:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:46:05 INFO  : Disconnected from the channel tcfchan#15.
21:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:46:06 INFO  : 'fpga -state' command is executed.
21:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:46:06 INFO  : 'jtag frequency' command is executed.
21:46:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:06 INFO  : Context for 'APU' is selected.
21:46:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:08 INFO  : Context for 'APU' is selected.
21:46:08 INFO  : 'stop' command is executed.
21:46:08 INFO  : 'ps7_init' command is executed.
21:46:08 INFO  : 'ps7_post_config' command is executed.
21:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:09 INFO  : Memory regions updated for context APU
21:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:09 INFO  : 'con' command is executed.
21:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:46:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:46:28 INFO  : Disconnected from the channel tcfchan#16.
21:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:46:29 INFO  : 'fpga -state' command is executed.
21:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:46:29 INFO  : 'jtag frequency' command is executed.
21:46:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:29 INFO  : Context for 'APU' is selected.
21:46:31 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:31 INFO  : Context for 'APU' is selected.
21:46:31 INFO  : 'stop' command is executed.
21:46:32 INFO  : 'ps7_init' command is executed.
21:46:32 INFO  : 'ps7_post_config' command is executed.
21:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:32 INFO  : Memory regions updated for context APU
21:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:32 INFO  : 'con' command is executed.
21:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:46:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:47:33 INFO  : Disconnected from the channel tcfchan#17.
21:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:47:34 INFO  : 'fpga -state' command is executed.
21:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:47:34 INFO  : 'jtag frequency' command is executed.
21:47:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:34 INFO  : Context for 'APU' is selected.
21:47:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:36 INFO  : Context for 'APU' is selected.
21:47:36 INFO  : 'stop' command is executed.
21:47:36 INFO  : 'ps7_init' command is executed.
21:47:36 INFO  : 'ps7_post_config' command is executed.
21:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:37 INFO  : Memory regions updated for context APU
21:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:37 INFO  : 'con' command is executed.
21:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:47:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:54:40 INFO  : Disconnected from the channel tcfchan#18.
21:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:54:41 INFO  : 'fpga -state' command is executed.
21:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:54:41 INFO  : 'jtag frequency' command is executed.
21:54:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:41 INFO  : Context for 'APU' is selected.
21:54:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:43 INFO  : Context for 'APU' is selected.
21:54:43 INFO  : 'stop' command is executed.
21:54:44 INFO  : 'ps7_init' command is executed.
21:54:44 INFO  : 'ps7_post_config' command is executed.
21:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:44 INFO  : Memory regions updated for context APU
21:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:44 INFO  : 'con' command is executed.
21:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:54:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:55:44 INFO  : Disconnected from the channel tcfchan#19.
21:55:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:55:45 INFO  : 'fpga -state' command is executed.
21:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:55:45 INFO  : 'jtag frequency' command is executed.
21:55:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:45 INFO  : Context for 'APU' is selected.
21:55:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:47 INFO  : Context for 'APU' is selected.
21:55:47 INFO  : 'stop' command is executed.
21:55:47 INFO  : 'ps7_init' command is executed.
21:55:47 INFO  : 'ps7_post_config' command is executed.
21:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:48 INFO  : Memory regions updated for context APU
21:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:48 INFO  : 'con' command is executed.
21:55:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:55:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:57:07 INFO  : Disconnected from the channel tcfchan#20.
21:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:57:08 INFO  : 'fpga -state' command is executed.
21:57:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:57:08 INFO  : 'jtag frequency' command is executed.
21:57:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:08 INFO  : Context for 'APU' is selected.
21:57:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:10 INFO  : Context for 'APU' is selected.
21:57:10 INFO  : 'stop' command is executed.
21:57:10 INFO  : 'ps7_init' command is executed.
21:57:10 INFO  : 'ps7_post_config' command is executed.
21:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:11 INFO  : Memory regions updated for context APU
21:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:11 INFO  : 'con' command is executed.
21:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:57:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:58:20 INFO  : Disconnected from the channel tcfchan#21.
21:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:58:21 INFO  : 'fpga -state' command is executed.
21:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:58:21 INFO  : 'jtag frequency' command is executed.
21:58:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:21 INFO  : Context for 'APU' is selected.
21:58:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:23 INFO  : Context for 'APU' is selected.
21:58:23 INFO  : 'stop' command is executed.
21:58:23 INFO  : 'ps7_init' command is executed.
21:58:23 INFO  : 'ps7_post_config' command is executed.
21:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:24 INFO  : Memory regions updated for context APU
21:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:24 INFO  : 'con' command is executed.
21:58:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:58:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:00:57 INFO  : Disconnected from the channel tcfchan#22.
22:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:00:58 INFO  : 'fpga -state' command is executed.
22:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:00:58 INFO  : 'jtag frequency' command is executed.
22:00:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:58 INFO  : Context for 'APU' is selected.
22:01:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:00 INFO  : Context for 'APU' is selected.
22:01:00 INFO  : 'stop' command is executed.
22:01:00 INFO  : 'ps7_init' command is executed.
22:01:00 INFO  : 'ps7_post_config' command is executed.
22:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:01 INFO  : Memory regions updated for context APU
22:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:01 INFO  : 'con' command is executed.
22:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:01:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:04:17 INFO  : Disconnected from the channel tcfchan#23.
22:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:04:18 INFO  : 'fpga -state' command is executed.
22:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:04:18 INFO  : 'jtag frequency' command is executed.
22:04:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:18 INFO  : Context for 'APU' is selected.
22:04:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:20 INFO  : Context for 'APU' is selected.
22:04:20 INFO  : 'stop' command is executed.
22:04:20 INFO  : 'ps7_init' command is executed.
22:04:20 INFO  : 'ps7_post_config' command is executed.
22:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:21 INFO  : Memory regions updated for context APU
22:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:21 INFO  : 'con' command is executed.
22:04:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:04:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:06:02 INFO  : Disconnected from the channel tcfchan#24.
22:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:06:03 INFO  : 'fpga -state' command is executed.
22:06:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:06:03 INFO  : 'jtag frequency' command is executed.
22:06:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:03 INFO  : Context for 'APU' is selected.
22:06:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:05 INFO  : Context for 'APU' is selected.
22:06:05 INFO  : 'stop' command is executed.
22:06:06 INFO  : 'ps7_init' command is executed.
22:06:06 INFO  : 'ps7_post_config' command is executed.
22:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:06 INFO  : Memory regions updated for context APU
22:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:06 INFO  : 'con' command is executed.
22:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:06:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:09:09 INFO  : Disconnected from the channel tcfchan#25.
22:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:09:10 INFO  : 'fpga -state' command is executed.
22:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:09:11 INFO  : 'jtag frequency' command is executed.
22:09:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:11 INFO  : Context for 'APU' is selected.
22:09:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:13 INFO  : Context for 'APU' is selected.
22:09:13 INFO  : 'stop' command is executed.
22:09:13 INFO  : 'ps7_init' command is executed.
22:09:13 INFO  : 'ps7_post_config' command is executed.
22:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:13 INFO  : Memory regions updated for context APU
22:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:14 INFO  : 'con' command is executed.
22:09:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:09:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:10:47 INFO  : Disconnected from the channel tcfchan#26.
22:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:10:48 INFO  : 'fpga -state' command is executed.
22:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:10:48 INFO  : 'jtag frequency' command is executed.
22:10:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:48 INFO  : Context for 'APU' is selected.
22:10:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:50 INFO  : Context for 'APU' is selected.
22:10:50 INFO  : 'stop' command is executed.
22:10:50 INFO  : 'ps7_init' command is executed.
22:10:50 INFO  : 'ps7_post_config' command is executed.
22:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:51 INFO  : Memory regions updated for context APU
22:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:51 INFO  : 'con' command is executed.
22:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:10:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:13:15 INFO  : Disconnected from the channel tcfchan#27.
22:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:13:16 INFO  : 'fpga -state' command is executed.
22:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:13:17 INFO  : 'jtag frequency' command is executed.
22:13:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:17 INFO  : Context for 'APU' is selected.
22:13:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:19 INFO  : Context for 'APU' is selected.
22:13:19 INFO  : 'stop' command is executed.
22:13:19 INFO  : 'ps7_init' command is executed.
22:13:19 INFO  : 'ps7_post_config' command is executed.
22:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:20 INFO  : Memory regions updated for context APU
22:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:20 INFO  : 'con' command is executed.
22:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:13:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:13:33 INFO  : Disconnected from the channel tcfchan#28.
22:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:13:34 INFO  : 'fpga -state' command is executed.
22:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:13:35 INFO  : 'jtag frequency' command is executed.
22:13:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:35 INFO  : Context for 'APU' is selected.
22:13:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:37 INFO  : Context for 'APU' is selected.
22:13:37 INFO  : 'stop' command is executed.
22:13:37 INFO  : 'ps7_init' command is executed.
22:13:37 INFO  : 'ps7_post_config' command is executed.
22:13:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:37 INFO  : Memory regions updated for context APU
22:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:38 INFO  : 'con' command is executed.
22:13:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:13:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:15:56 INFO  : Disconnected from the channel tcfchan#29.
22:15:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:15:57 INFO  : 'fpga -state' command is executed.
22:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:15:58 INFO  : 'jtag frequency' command is executed.
22:15:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:58 INFO  : Context for 'APU' is selected.
22:16:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:00 INFO  : Context for 'APU' is selected.
22:16:00 INFO  : 'stop' command is executed.
22:16:00 INFO  : 'ps7_init' command is executed.
22:16:00 INFO  : 'ps7_post_config' command is executed.
22:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:00 INFO  : Memory regions updated for context APU
22:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:01 INFO  : 'con' command is executed.
22:16:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:16:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:20:29 INFO  : Disconnected from the channel tcfchan#30.
22:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:20:31 INFO  : 'fpga -state' command is executed.
22:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:20:31 INFO  : 'jtag frequency' command is executed.
22:20:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:20:31 INFO  : Context for 'APU' is selected.
22:20:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:33 INFO  : Context for 'APU' is selected.
22:20:33 INFO  : 'stop' command is executed.
22:20:33 INFO  : 'ps7_init' command is executed.
22:20:33 INFO  : 'ps7_post_config' command is executed.
22:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:34 INFO  : Memory regions updated for context APU
22:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:34 INFO  : 'con' command is executed.
22:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:20:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:22:26 INFO  : Disconnected from the channel tcfchan#31.
22:22:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:22:27 INFO  : 'fpga -state' command is executed.
22:22:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:22:27 INFO  : 'jtag frequency' command is executed.
22:22:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:27 INFO  : Context for 'APU' is selected.
22:22:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:29 INFO  : Context for 'APU' is selected.
22:22:29 INFO  : 'stop' command is executed.
22:22:29 INFO  : 'ps7_init' command is executed.
22:22:29 INFO  : 'ps7_post_config' command is executed.
22:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:30 INFO  : Memory regions updated for context APU
22:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:30 INFO  : 'con' command is executed.
22:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:22:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:25:29 INFO  : Disconnected from the channel tcfchan#32.
22:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:25:31 INFO  : 'fpga -state' command is executed.
22:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:25:31 INFO  : 'jtag frequency' command is executed.
22:25:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:31 INFO  : Context for 'APU' is selected.
22:25:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:33 INFO  : Context for 'APU' is selected.
22:25:33 INFO  : 'stop' command is executed.
22:25:33 INFO  : 'ps7_init' command is executed.
22:25:33 INFO  : 'ps7_post_config' command is executed.
22:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:34 INFO  : Memory regions updated for context APU
22:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:34 INFO  : 'con' command is executed.
22:25:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:25:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:25:55 INFO  : Disconnected from the channel tcfchan#33.
22:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:25:56 INFO  : 'fpga -state' command is executed.
22:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:25:56 INFO  : 'jtag frequency' command is executed.
22:25:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:56 INFO  : Context for 'APU' is selected.
22:25:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:58 INFO  : Context for 'APU' is selected.
22:25:58 INFO  : 'stop' command is executed.
22:25:58 INFO  : 'ps7_init' command is executed.
22:25:58 INFO  : 'ps7_post_config' command is executed.
22:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:59 INFO  : Memory regions updated for context APU
22:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:59 INFO  : 'con' command is executed.
22:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:25:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:27:44 INFO  : Disconnected from the channel tcfchan#34.
22:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:27:45 INFO  : 'fpga -state' command is executed.
22:27:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:27:46 INFO  : 'jtag frequency' command is executed.
22:27:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:46 INFO  : Context for 'APU' is selected.
22:27:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:47 INFO  : Context for 'APU' is selected.
22:27:48 INFO  : 'stop' command is executed.
22:27:48 INFO  : 'ps7_init' command is executed.
22:27:48 INFO  : 'ps7_post_config' command is executed.
22:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:48 INFO  : Memory regions updated for context APU
22:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:49 INFO  : 'con' command is executed.
22:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:27:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:31:54 INFO  : Disconnected from the channel tcfchan#35.
22:31:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:31:55 INFO  : 'fpga -state' command is executed.
22:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:31:56 INFO  : 'jtag frequency' command is executed.
22:31:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:56 INFO  : Context for 'APU' is selected.
22:31:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:57 INFO  : Context for 'APU' is selected.
22:31:57 INFO  : 'stop' command is executed.
22:31:58 INFO  : 'ps7_init' command is executed.
22:31:58 INFO  : 'ps7_post_config' command is executed.
22:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:58 INFO  : Memory regions updated for context APU
22:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:58 INFO  : 'con' command is executed.
22:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:31:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:32:44 INFO  : Disconnected from the channel tcfchan#36.
22:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:32:45 INFO  : 'fpga -state' command is executed.
22:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:32:46 INFO  : 'jtag frequency' command is executed.
22:32:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:46 INFO  : Context for 'APU' is selected.
22:32:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:48 INFO  : Context for 'APU' is selected.
22:32:48 INFO  : 'stop' command is executed.
22:32:48 INFO  : 'ps7_init' command is executed.
22:32:48 INFO  : 'ps7_post_config' command is executed.
22:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:49 INFO  : Memory regions updated for context APU
22:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:49 INFO  : 'con' command is executed.
22:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:32:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:36:03 INFO  : Disconnected from the channel tcfchan#37.
22:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:36:04 INFO  : 'fpga -state' command is executed.
22:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:36:05 INFO  : 'jtag frequency' command is executed.
22:36:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:05 INFO  : Context for 'APU' is selected.
22:36:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:07 INFO  : Context for 'APU' is selected.
22:36:07 INFO  : 'stop' command is executed.
22:36:07 INFO  : 'ps7_init' command is executed.
22:36:07 INFO  : 'ps7_post_config' command is executed.
22:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:08 INFO  : Memory regions updated for context APU
22:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:08 INFO  : 'con' command is executed.
22:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:36:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:22:57 INFO  : Disconnected from the channel tcfchan#38.
23:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:22:58 INFO  : 'fpga -state' command is executed.
23:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:22:58 INFO  : 'jtag frequency' command is executed.
23:22:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:58 INFO  : Context for 'APU' is selected.
23:23:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:00 INFO  : Context for 'APU' is selected.
23:23:00 INFO  : 'stop' command is executed.
23:23:01 INFO  : 'ps7_init' command is executed.
23:23:01 INFO  : 'ps7_post_config' command is executed.
23:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:01 INFO  : Memory regions updated for context APU
23:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:01 INFO  : 'con' command is executed.
23:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:23:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:25:18 INFO  : Disconnected from the channel tcfchan#39.
23:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:25:19 INFO  : 'fpga -state' command is executed.
23:25:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:25:19 INFO  : 'jtag frequency' command is executed.
23:25:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:19 INFO  : Context for 'APU' is selected.
23:25:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:21 INFO  : Context for 'APU' is selected.
23:25:21 INFO  : 'stop' command is executed.
23:25:22 INFO  : 'ps7_init' command is executed.
23:25:22 INFO  : 'ps7_post_config' command is executed.
23:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:22 INFO  : Memory regions updated for context APU
23:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:22 INFO  : 'con' command is executed.
23:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:25:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:26:30 INFO  : Disconnected from the channel tcfchan#40.
23:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:26:31 INFO  : 'fpga -state' command is executed.
23:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:26:31 INFO  : 'jtag frequency' command is executed.
23:26:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:31 INFO  : Context for 'APU' is selected.
23:26:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:33 INFO  : Context for 'APU' is selected.
23:26:33 INFO  : 'stop' command is executed.
23:26:34 INFO  : 'ps7_init' command is executed.
23:26:34 INFO  : 'ps7_post_config' command is executed.
23:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:34 INFO  : Memory regions updated for context APU
23:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:34 INFO  : 'con' command is executed.
23:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:26:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:31:15 INFO  : Disconnected from the channel tcfchan#41.
23:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:31:16 INFO  : 'fpga -state' command is executed.
23:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:31:16 INFO  : 'jtag frequency' command is executed.
23:31:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:16 INFO  : Context for 'APU' is selected.
23:31:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:31:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:18 INFO  : Context for 'APU' is selected.
23:31:18 INFO  : 'stop' command is executed.
23:31:19 INFO  : 'ps7_init' command is executed.
23:31:19 INFO  : 'ps7_post_config' command is executed.
23:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:19 INFO  : Memory regions updated for context APU
23:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:19 INFO  : 'con' command is executed.
23:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:31:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:33:15 INFO  : Disconnected from the channel tcfchan#42.
23:33:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:33:16 INFO  : 'fpga -state' command is executed.
23:33:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:33:16 INFO  : 'jtag frequency' command is executed.
23:33:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:16 INFO  : Context for 'APU' is selected.
23:33:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:33:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:18 INFO  : Context for 'APU' is selected.
23:33:18 INFO  : 'stop' command is executed.
23:33:19 INFO  : 'ps7_init' command is executed.
23:33:19 INFO  : 'ps7_post_config' command is executed.
23:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:19 INFO  : Memory regions updated for context APU
23:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:19 INFO  : 'con' command is executed.
23:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:33:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:35:46 INFO  : Disconnected from the channel tcfchan#43.
23:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:35:47 INFO  : 'fpga -state' command is executed.
23:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:35:47 INFO  : 'jtag frequency' command is executed.
23:35:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:47 INFO  : Context for 'APU' is selected.
23:35:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:49 INFO  : Context for 'APU' is selected.
23:35:49 INFO  : 'stop' command is executed.
23:35:49 INFO  : 'ps7_init' command is executed.
23:35:49 INFO  : 'ps7_post_config' command is executed.
23:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:50 INFO  : Memory regions updated for context APU
23:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:50 INFO  : 'con' command is executed.
23:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:35:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:40:08 INFO  : Disconnected from the channel tcfchan#44.
23:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:40:09 INFO  : 'fpga -state' command is executed.
23:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:40:09 INFO  : 'jtag frequency' command is executed.
23:40:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:09 INFO  : Context for 'APU' is selected.
23:40:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:11 INFO  : Context for 'APU' is selected.
23:40:11 INFO  : 'stop' command is executed.
23:40:11 INFO  : 'ps7_init' command is executed.
23:40:11 INFO  : 'ps7_post_config' command is executed.
23:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:12 INFO  : Memory regions updated for context APU
23:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:12 INFO  : 'con' command is executed.
23:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:40:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:40:31 INFO  : Disconnected from the channel tcfchan#45.
23:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:40:33 INFO  : 'fpga -state' command is executed.
23:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:40:33 INFO  : 'jtag frequency' command is executed.
23:40:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:33 INFO  : Context for 'APU' is selected.
23:40:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:35 INFO  : Context for 'APU' is selected.
23:40:35 INFO  : 'stop' command is executed.
23:40:35 INFO  : 'ps7_init' command is executed.
23:40:35 INFO  : 'ps7_post_config' command is executed.
23:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:36 INFO  : Memory regions updated for context APU
23:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:36 INFO  : 'con' command is executed.
23:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:40:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:41:43 INFO  : Disconnected from the channel tcfchan#46.
23:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:41:44 INFO  : 'fpga -state' command is executed.
23:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:41:44 INFO  : 'jtag frequency' command is executed.
23:41:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:44 INFO  : Context for 'APU' is selected.
23:41:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:41:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:46 INFO  : Context for 'APU' is selected.
23:41:46 INFO  : 'stop' command is executed.
23:41:47 INFO  : 'ps7_init' command is executed.
23:41:47 INFO  : 'ps7_post_config' command is executed.
23:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:47 INFO  : Memory regions updated for context APU
23:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:47 INFO  : 'con' command is executed.
23:41:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:41:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:42:12 INFO  : Disconnected from the channel tcfchan#47.
23:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:42:13 INFO  : 'fpga -state' command is executed.
23:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:42:13 INFO  : 'jtag frequency' command is executed.
23:42:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:42:13 INFO  : Context for 'APU' is selected.
23:42:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:42:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:15 INFO  : Context for 'APU' is selected.
23:42:15 INFO  : 'stop' command is executed.
23:42:16 INFO  : 'ps7_init' command is executed.
23:42:16 INFO  : 'ps7_post_config' command is executed.
23:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:16 INFO  : Memory regions updated for context APU
23:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:16 INFO  : 'con' command is executed.
23:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:42:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:43:17 INFO  : Disconnected from the channel tcfchan#48.
23:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:43:18 INFO  : 'fpga -state' command is executed.
23:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:43:18 INFO  : 'jtag frequency' command is executed.
23:43:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:18 INFO  : Context for 'APU' is selected.
23:43:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:20 INFO  : Context for 'APU' is selected.
23:43:20 INFO  : 'stop' command is executed.
23:43:21 INFO  : 'ps7_init' command is executed.
23:43:21 INFO  : 'ps7_post_config' command is executed.
23:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:21 INFO  : Memory regions updated for context APU
23:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:21 INFO  : 'con' command is executed.
23:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:43:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:44:41 INFO  : Disconnected from the channel tcfchan#49.
23:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:44:42 INFO  : 'fpga -state' command is executed.
23:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:44:42 INFO  : 'jtag frequency' command is executed.
23:44:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:44:42 INFO  : Context for 'APU' is selected.
23:44:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:44 INFO  : Context for 'APU' is selected.
23:44:44 INFO  : 'stop' command is executed.
23:44:45 INFO  : 'ps7_init' command is executed.
23:44:45 INFO  : 'ps7_post_config' command is executed.
23:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:45 INFO  : Memory regions updated for context APU
23:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:45 INFO  : 'con' command is executed.
23:44:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:44:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:45:47 INFO  : Disconnected from the channel tcfchan#50.
23:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:45:48 INFO  : 'fpga -state' command is executed.
23:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:45:49 INFO  : 'jtag frequency' command is executed.
23:45:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:49 INFO  : Context for 'APU' is selected.
23:45:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:45:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:51 INFO  : Context for 'APU' is selected.
23:45:51 INFO  : 'stop' command is executed.
23:45:51 INFO  : 'ps7_init' command is executed.
23:45:51 INFO  : 'ps7_post_config' command is executed.
23:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:52 INFO  : Memory regions updated for context APU
23:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:52 INFO  : 'con' command is executed.
23:45:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:45:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:47:33 INFO  : Disconnected from the channel tcfchan#51.
23:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:47:34 INFO  : 'fpga -state' command is executed.
23:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:47:34 INFO  : 'jtag frequency' command is executed.
23:47:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:35 INFO  : Context for 'APU' is selected.
23:47:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:37 INFO  : Context for 'APU' is selected.
23:47:37 INFO  : 'stop' command is executed.
23:47:37 INFO  : 'ps7_init' command is executed.
23:47:37 INFO  : 'ps7_post_config' command is executed.
23:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:38 INFO  : Memory regions updated for context APU
23:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:38 INFO  : 'con' command is executed.
23:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:47:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:48:36 INFO  : Disconnected from the channel tcfchan#52.
23:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:48:37 INFO  : 'fpga -state' command is executed.
23:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:48:37 INFO  : 'jtag frequency' command is executed.
23:48:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:37 INFO  : Context for 'APU' is selected.
23:48:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:48:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:39 INFO  : Context for 'APU' is selected.
23:48:39 INFO  : 'stop' command is executed.
23:48:40 INFO  : 'ps7_init' command is executed.
23:48:40 INFO  : 'ps7_post_config' command is executed.
23:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:40 INFO  : Memory regions updated for context APU
23:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:40 INFO  : 'con' command is executed.
23:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:48:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:50:04 INFO  : Disconnected from the channel tcfchan#53.
23:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:50:05 INFO  : 'fpga -state' command is executed.
23:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:50:06 INFO  : 'jtag frequency' command is executed.
23:50:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:06 INFO  : Context for 'APU' is selected.
23:50:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:08 INFO  : Context for 'APU' is selected.
23:50:08 INFO  : 'stop' command is executed.
23:50:08 INFO  : 'ps7_init' command is executed.
23:50:08 INFO  : 'ps7_post_config' command is executed.
23:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:08 INFO  : Memory regions updated for context APU
23:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:08 INFO  : 'con' command is executed.
23:50:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:50:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:51:32 INFO  : Disconnected from the channel tcfchan#54.
23:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:51:33 INFO  : 'fpga -state' command is executed.
23:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:51:34 INFO  : 'jtag frequency' command is executed.
23:51:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:34 INFO  : Context for 'APU' is selected.
23:51:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:51:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:36 INFO  : Context for 'APU' is selected.
23:51:36 INFO  : 'stop' command is executed.
23:51:36 INFO  : 'ps7_init' command is executed.
23:51:36 INFO  : 'ps7_post_config' command is executed.
23:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:37 INFO  : Memory regions updated for context APU
23:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:37 INFO  : 'con' command is executed.
23:51:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:51:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:52:11 INFO  : Disconnected from the channel tcfchan#55.
23:52:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:52:12 INFO  : 'fpga -state' command is executed.
23:52:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:52:12 INFO  : 'jtag frequency' command is executed.
23:52:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:12 INFO  : Context for 'APU' is selected.
23:52:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:14 INFO  : Context for 'APU' is selected.
23:52:14 INFO  : 'stop' command is executed.
23:52:15 INFO  : 'ps7_init' command is executed.
23:52:15 INFO  : 'ps7_post_config' command is executed.
23:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:15 INFO  : Memory regions updated for context APU
23:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:15 INFO  : 'con' command is executed.
23:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:52:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:55:40 INFO  : Disconnected from the channel tcfchan#56.
23:55:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:55:41 INFO  : 'fpga -state' command is executed.
23:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:55:42 INFO  : 'jtag frequency' command is executed.
23:55:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:42 INFO  : Context for 'APU' is selected.
23:55:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:43 INFO  : Context for 'APU' is selected.
23:55:44 INFO  : 'stop' command is executed.
23:55:44 INFO  : 'ps7_init' command is executed.
23:55:44 INFO  : 'ps7_post_config' command is executed.
23:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:44 INFO  : Memory regions updated for context APU
23:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:44 INFO  : 'con' command is executed.
23:55:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:55:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:57:27 INFO  : Disconnected from the channel tcfchan#57.
23:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:57:28 INFO  : 'fpga -state' command is executed.
23:57:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:57:28 INFO  : 'jtag frequency' command is executed.
23:57:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:28 INFO  : Context for 'APU' is selected.
23:57:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:30 INFO  : Context for 'APU' is selected.
23:57:30 INFO  : 'stop' command is executed.
23:57:30 INFO  : 'ps7_init' command is executed.
23:57:30 INFO  : 'ps7_post_config' command is executed.
23:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:30 INFO  : Memory regions updated for context APU
23:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:31 INFO  : 'con' command is executed.
23:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:57:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:58:49 INFO  : Disconnected from the channel tcfchan#58.
23:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:58:50 INFO  : 'fpga -state' command is executed.
23:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:58:51 INFO  : 'jtag frequency' command is executed.
23:58:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:51 INFO  : Context for 'APU' is selected.
23:58:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:53 INFO  : Context for 'APU' is selected.
23:58:53 INFO  : 'stop' command is executed.
23:58:53 INFO  : 'ps7_init' command is executed.
23:58:53 INFO  : 'ps7_post_config' command is executed.
23:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:53 INFO  : Memory regions updated for context APU
23:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:53 INFO  : 'con' command is executed.
23:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:58:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:01:54 INFO  : Disconnected from the channel tcfchan#59.
00:01:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:01:56 INFO  : 'fpga -state' command is executed.
00:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:01:56 INFO  : 'jtag frequency' command is executed.
00:01:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:56 INFO  : Context for 'APU' is selected.
00:01:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:01:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:58 INFO  : Context for 'APU' is selected.
00:01:58 INFO  : 'stop' command is executed.
00:01:58 INFO  : 'ps7_init' command is executed.
00:01:58 INFO  : 'ps7_post_config' command is executed.
00:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:58 INFO  : Memory regions updated for context APU
00:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:59 INFO  : 'con' command is executed.
00:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:01:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:04:22 INFO  : Disconnected from the channel tcfchan#60.
00:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:04:24 INFO  : 'fpga -state' command is executed.
00:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:04:24 INFO  : 'jtag frequency' command is executed.
00:04:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:24 INFO  : Context for 'APU' is selected.
00:04:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:04:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:25 INFO  : Context for 'APU' is selected.
00:04:25 INFO  : 'stop' command is executed.
00:04:26 INFO  : 'ps7_init' command is executed.
00:04:26 INFO  : 'ps7_post_config' command is executed.
00:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:26 INFO  : Memory regions updated for context APU
00:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:26 INFO  : 'con' command is executed.
00:04:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:04:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:06:06 INFO  : Disconnected from the channel tcfchan#61.
00:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:06:07 INFO  : 'fpga -state' command is executed.
00:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:06:07 INFO  : 'jtag frequency' command is executed.
00:06:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:07 INFO  : Context for 'APU' is selected.
00:06:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:09 INFO  : Context for 'APU' is selected.
00:06:09 INFO  : 'stop' command is executed.
00:06:10 INFO  : 'ps7_init' command is executed.
00:06:10 INFO  : 'ps7_post_config' command is executed.
00:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:10 INFO  : Memory regions updated for context APU
00:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:10 INFO  : 'con' command is executed.
00:06:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:06:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:07:33 INFO  : Disconnected from the channel tcfchan#62.
00:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:07:34 INFO  : 'fpga -state' command is executed.
00:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:07:34 INFO  : 'jtag frequency' command is executed.
00:07:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:34 INFO  : Context for 'APU' is selected.
00:07:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:07:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:36 INFO  : Context for 'APU' is selected.
00:07:36 INFO  : 'stop' command is executed.
00:07:37 INFO  : 'ps7_init' command is executed.
00:07:37 INFO  : 'ps7_post_config' command is executed.
00:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:37 INFO  : Memory regions updated for context APU
00:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:37 INFO  : 'con' command is executed.
00:07:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:07:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:09:39 INFO  : Disconnected from the channel tcfchan#63.
00:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:09:40 INFO  : 'fpga -state' command is executed.
00:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:09:41 INFO  : 'jtag frequency' command is executed.
00:09:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:41 INFO  : Context for 'APU' is selected.
00:09:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:42 INFO  : Context for 'APU' is selected.
00:09:42 INFO  : 'stop' command is executed.
00:09:43 INFO  : 'ps7_init' command is executed.
00:09:43 INFO  : 'ps7_post_config' command is executed.
00:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:43 INFO  : Memory regions updated for context APU
00:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:43 INFO  : 'con' command is executed.
00:09:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:09:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:10:43 INFO  : Disconnected from the channel tcfchan#64.
00:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:10:44 INFO  : 'fpga -state' command is executed.
00:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:10:44 INFO  : 'jtag frequency' command is executed.
00:10:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:44 INFO  : Context for 'APU' is selected.
00:10:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:46 INFO  : Context for 'APU' is selected.
00:10:46 INFO  : 'stop' command is executed.
00:10:46 INFO  : 'ps7_init' command is executed.
00:10:46 INFO  : 'ps7_post_config' command is executed.
00:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:46 INFO  : Memory regions updated for context APU
00:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:46 INFO  : 'con' command is executed.
00:10:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:10:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:12:02 INFO  : Disconnected from the channel tcfchan#65.
00:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:12:03 INFO  : 'fpga -state' command is executed.
00:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:12:03 INFO  : 'jtag frequency' command is executed.
00:12:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:03 INFO  : Context for 'APU' is selected.
00:12:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:05 INFO  : Context for 'APU' is selected.
00:12:05 INFO  : 'stop' command is executed.
00:12:05 INFO  : 'ps7_init' command is executed.
00:12:05 INFO  : 'ps7_post_config' command is executed.
00:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:06 INFO  : Memory regions updated for context APU
00:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:06 INFO  : 'con' command is executed.
00:12:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:12:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:12:53 INFO  : Disconnected from the channel tcfchan#66.
00:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:12:54 INFO  : 'fpga -state' command is executed.
00:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:12:54 INFO  : 'jtag frequency' command is executed.
00:12:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:54 INFO  : Context for 'APU' is selected.
00:12:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:56 INFO  : Context for 'APU' is selected.
00:12:56 INFO  : 'stop' command is executed.
00:12:56 INFO  : 'ps7_init' command is executed.
00:12:56 INFO  : 'ps7_post_config' command is executed.
00:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:57 INFO  : Memory regions updated for context APU
00:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:57 INFO  : 'con' command is executed.
00:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:12:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:13:53 INFO  : Disconnected from the channel tcfchan#67.
00:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:13:55 INFO  : 'fpga -state' command is executed.
00:13:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:13:55 INFO  : 'jtag frequency' command is executed.
00:13:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:55 INFO  : Context for 'APU' is selected.
00:13:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:57 INFO  : Context for 'APU' is selected.
00:13:57 INFO  : 'stop' command is executed.
00:13:57 INFO  : 'ps7_init' command is executed.
00:13:57 INFO  : 'ps7_post_config' command is executed.
00:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:58 INFO  : Memory regions updated for context APU
00:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:58 INFO  : 'con' command is executed.
00:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:13:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:15:02 INFO  : Disconnected from the channel tcfchan#68.
00:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:15:03 INFO  : 'fpga -state' command is executed.
00:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:15:03 INFO  : 'jtag frequency' command is executed.
00:15:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:03 INFO  : Context for 'APU' is selected.
00:15:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:05 INFO  : Context for 'APU' is selected.
00:15:05 INFO  : 'stop' command is executed.
00:15:05 INFO  : 'ps7_init' command is executed.
00:15:05 INFO  : 'ps7_post_config' command is executed.
00:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:06 INFO  : Memory regions updated for context APU
00:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:06 INFO  : 'con' command is executed.
00:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:15:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:15:57 INFO  : Disconnected from the channel tcfchan#69.
00:15:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:15:58 INFO  : 'fpga -state' command is executed.
00:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:15:58 INFO  : 'jtag frequency' command is executed.
00:15:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:58 INFO  : Context for 'APU' is selected.
00:16:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:00 INFO  : Context for 'APU' is selected.
00:16:00 INFO  : 'stop' command is executed.
00:16:00 INFO  : 'ps7_init' command is executed.
00:16:00 INFO  : 'ps7_post_config' command is executed.
00:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:01 INFO  : Memory regions updated for context APU
00:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:01 INFO  : 'con' command is executed.
00:16:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:16:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:16:46 INFO  : Disconnected from the channel tcfchan#70.
00:16:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:16:48 INFO  : 'fpga -state' command is executed.
00:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:16:48 INFO  : 'jtag frequency' command is executed.
00:16:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:48 INFO  : Context for 'APU' is selected.
00:16:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:50 INFO  : Context for 'APU' is selected.
00:16:50 INFO  : 'stop' command is executed.
00:16:50 INFO  : 'ps7_init' command is executed.
00:16:50 INFO  : 'ps7_post_config' command is executed.
00:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:51 INFO  : Memory regions updated for context APU
00:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:51 INFO  : 'con' command is executed.
00:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:16:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:17:32 INFO  : Disconnected from the channel tcfchan#71.
00:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:17:33 INFO  : 'fpga -state' command is executed.
00:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:17:34 INFO  : 'jtag frequency' command is executed.
00:17:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:34 INFO  : Context for 'APU' is selected.
00:17:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:36 INFO  : Context for 'APU' is selected.
00:17:36 INFO  : 'stop' command is executed.
00:17:36 INFO  : 'ps7_init' command is executed.
00:17:36 INFO  : 'ps7_post_config' command is executed.
00:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:36 INFO  : Memory regions updated for context APU
00:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:36 INFO  : 'con' command is executed.
00:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:17:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:18:51 INFO  : Disconnected from the channel tcfchan#72.
00:18:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:18:52 INFO  : 'fpga -state' command is executed.
00:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:18:53 INFO  : 'jtag frequency' command is executed.
00:18:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:53 INFO  : Context for 'APU' is selected.
00:18:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:55 INFO  : Context for 'APU' is selected.
00:18:55 INFO  : 'stop' command is executed.
00:18:55 INFO  : 'ps7_init' command is executed.
00:18:55 INFO  : 'ps7_post_config' command is executed.
00:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:56 INFO  : Memory regions updated for context APU
00:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:56 INFO  : 'con' command is executed.
00:18:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:18:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:19:57 INFO  : Disconnected from the channel tcfchan#73.
00:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:19:58 INFO  : 'fpga -state' command is executed.
00:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:19:59 INFO  : 'jtag frequency' command is executed.
00:19:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:59 INFO  : Context for 'APU' is selected.
00:20:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:01 INFO  : Context for 'APU' is selected.
00:20:01 INFO  : 'stop' command is executed.
00:20:01 INFO  : 'ps7_init' command is executed.
00:20:01 INFO  : 'ps7_post_config' command is executed.
00:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:02 INFO  : Memory regions updated for context APU
00:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:02 INFO  : 'con' command is executed.
00:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:20:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:21:04 INFO  : Disconnected from the channel tcfchan#74.
00:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:21:05 INFO  : 'fpga -state' command is executed.
00:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:21:05 INFO  : 'jtag frequency' command is executed.
00:21:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:05 INFO  : Context for 'APU' is selected.
00:21:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:07 INFO  : Context for 'APU' is selected.
00:21:07 INFO  : 'stop' command is executed.
00:21:07 INFO  : 'ps7_init' command is executed.
00:21:07 INFO  : 'ps7_post_config' command is executed.
00:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:08 INFO  : Memory regions updated for context APU
00:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:08 INFO  : 'con' command is executed.
00:21:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:21:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:21:54 INFO  : Disconnected from the channel tcfchan#75.
00:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:21:55 INFO  : 'fpga -state' command is executed.
00:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:21:55 INFO  : 'jtag frequency' command is executed.
00:21:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:55 INFO  : Context for 'APU' is selected.
00:21:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:57 INFO  : Context for 'APU' is selected.
00:21:57 INFO  : 'stop' command is executed.
00:21:58 INFO  : 'ps7_init' command is executed.
00:21:58 INFO  : 'ps7_post_config' command is executed.
00:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:58 INFO  : Memory regions updated for context APU
00:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:58 INFO  : 'con' command is executed.
00:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:21:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:22:22 INFO  : Disconnected from the channel tcfchan#76.
00:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:22:24 INFO  : 'fpga -state' command is executed.
00:22:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:22:24 INFO  : 'jtag frequency' command is executed.
00:22:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:24 INFO  : Context for 'APU' is selected.
00:22:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:26 INFO  : Context for 'APU' is selected.
00:22:26 INFO  : 'stop' command is executed.
00:22:26 INFO  : 'ps7_init' command is executed.
00:22:26 INFO  : 'ps7_post_config' command is executed.
00:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:27 INFO  : Memory regions updated for context APU
00:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:27 INFO  : 'con' command is executed.
00:22:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:22:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:23:25 INFO  : Disconnected from the channel tcfchan#77.
00:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:23:27 INFO  : 'fpga -state' command is executed.
00:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:23:28 INFO  : 'jtag frequency' command is executed.
00:23:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:28 INFO  : Context for 'APU' is selected.
00:23:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:30 INFO  : Context for 'APU' is selected.
00:23:30 INFO  : 'stop' command is executed.
00:23:30 INFO  : 'ps7_init' command is executed.
00:23:30 INFO  : 'ps7_post_config' command is executed.
00:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:31 INFO  : Memory regions updated for context APU
00:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:31 INFO  : 'con' command is executed.
00:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:23:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:24:14 INFO  : Disconnected from the channel tcfchan#78.
00:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:24:16 INFO  : 'fpga -state' command is executed.
00:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:24:16 INFO  : 'jtag frequency' command is executed.
00:24:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:16 INFO  : Context for 'APU' is selected.
00:24:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:18 INFO  : Context for 'APU' is selected.
00:24:18 INFO  : 'stop' command is executed.
00:24:19 INFO  : 'ps7_init' command is executed.
00:24:19 INFO  : 'ps7_post_config' command is executed.
00:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:19 INFO  : Memory regions updated for context APU
00:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:19 INFO  : 'con' command is executed.
00:24:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:24:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:25:00 INFO  : Disconnected from the channel tcfchan#79.
00:25:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:25:01 INFO  : 'fpga -state' command is executed.
00:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:25:01 INFO  : 'jtag frequency' command is executed.
00:25:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:01 INFO  : Context for 'APU' is selected.
00:25:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:25:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:03 INFO  : Context for 'APU' is selected.
00:25:03 INFO  : 'stop' command is executed.
00:25:04 INFO  : 'ps7_init' command is executed.
00:25:04 INFO  : 'ps7_post_config' command is executed.
00:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:04 INFO  : Memory regions updated for context APU
00:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:04 INFO  : 'con' command is executed.
00:25:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:25:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:27:30 INFO  : Disconnected from the channel tcfchan#80.
00:27:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:27:31 INFO  : 'fpga -state' command is executed.
00:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:27:31 INFO  : 'jtag frequency' command is executed.
00:27:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:31 INFO  : Context for 'APU' is selected.
00:27:33 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:33 INFO  : Context for 'APU' is selected.
00:27:33 INFO  : 'stop' command is executed.
00:27:33 INFO  : 'ps7_init' command is executed.
00:27:33 INFO  : 'ps7_post_config' command is executed.
00:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:34 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:34 INFO  : Memory regions updated for context APU
00:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:34 INFO  : 'con' command is executed.
00:27:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:27:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:28:27 INFO  : Disconnected from the channel tcfchan#81.
00:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:28:28 INFO  : 'fpga -state' command is executed.
00:28:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:28:28 INFO  : 'jtag frequency' command is executed.
00:28:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:28 INFO  : Context for 'APU' is selected.
00:28:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:30 INFO  : Context for 'APU' is selected.
00:28:30 INFO  : 'stop' command is executed.
00:28:31 INFO  : 'ps7_init' command is executed.
00:28:31 INFO  : 'ps7_post_config' command is executed.
00:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:31 INFO  : Memory regions updated for context APU
00:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:31 INFO  : 'con' command is executed.
00:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:28:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:29:21 INFO  : Disconnected from the channel tcfchan#82.
00:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:29:22 INFO  : 'fpga -state' command is executed.
00:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:29:23 INFO  : 'jtag frequency' command is executed.
00:29:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:23 INFO  : Context for 'APU' is selected.
00:29:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:25 INFO  : Context for 'APU' is selected.
00:29:25 INFO  : 'stop' command is executed.
00:29:25 INFO  : 'ps7_init' command is executed.
00:29:25 INFO  : 'ps7_post_config' command is executed.
00:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:25 INFO  : Memory regions updated for context APU
00:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:26 INFO  : 'con' command is executed.
00:29:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:29:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:30:03 INFO  : Disconnected from the channel tcfchan#83.
00:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:30:05 INFO  : 'fpga -state' command is executed.
00:30:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:30:05 INFO  : 'jtag frequency' command is executed.
00:30:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:05 INFO  : Context for 'APU' is selected.
00:30:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:07 INFO  : Context for 'APU' is selected.
00:30:07 INFO  : 'stop' command is executed.
00:30:07 INFO  : 'ps7_init' command is executed.
00:30:07 INFO  : 'ps7_post_config' command is executed.
00:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:08 INFO  : Memory regions updated for context APU
00:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:08 INFO  : 'con' command is executed.
00:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:30:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:30:54 INFO  : Disconnected from the channel tcfchan#84.
00:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:30:55 INFO  : 'fpga -state' command is executed.
00:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:30:56 INFO  : 'jtag frequency' command is executed.
00:30:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:56 INFO  : Context for 'APU' is selected.
00:30:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:58 INFO  : Context for 'APU' is selected.
00:30:58 INFO  : 'stop' command is executed.
00:30:58 INFO  : 'ps7_init' command is executed.
00:30:58 INFO  : 'ps7_post_config' command is executed.
00:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:59 INFO  : Memory regions updated for context APU
00:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:59 INFO  : 'con' command is executed.
00:30:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:30:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:32:52 INFO  : Disconnected from the channel tcfchan#85.
00:32:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:32:53 INFO  : 'fpga -state' command is executed.
00:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:32:53 INFO  : 'jtag frequency' command is executed.
00:32:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:53 INFO  : Context for 'APU' is selected.
00:32:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:55 INFO  : Context for 'APU' is selected.
00:32:55 INFO  : 'stop' command is executed.
00:32:55 INFO  : 'ps7_init' command is executed.
00:32:56 INFO  : 'ps7_post_config' command is executed.
00:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:56 INFO  : Memory regions updated for context APU
00:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:56 INFO  : 'con' command is executed.
00:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:32:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:34:12 INFO  : Disconnected from the channel tcfchan#86.
00:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:34:13 INFO  : 'fpga -state' command is executed.
00:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:34:13 INFO  : 'jtag frequency' command is executed.
00:34:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:13 INFO  : Context for 'APU' is selected.
00:34:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:15 INFO  : Context for 'APU' is selected.
00:34:15 INFO  : 'stop' command is executed.
00:34:16 INFO  : 'ps7_init' command is executed.
00:34:16 INFO  : 'ps7_post_config' command is executed.
00:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:16 INFO  : Memory regions updated for context APU
00:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:16 INFO  : 'con' command is executed.
00:34:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:34:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:35:08 INFO  : Disconnected from the channel tcfchan#87.
00:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:35:09 INFO  : 'fpga -state' command is executed.
00:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:35:09 INFO  : 'jtag frequency' command is executed.
00:35:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:09 INFO  : Context for 'APU' is selected.
00:35:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:11 INFO  : Context for 'APU' is selected.
00:35:11 INFO  : 'stop' command is executed.
00:35:12 INFO  : 'ps7_init' command is executed.
00:35:12 INFO  : 'ps7_post_config' command is executed.
00:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:12 INFO  : Memory regions updated for context APU
00:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:12 INFO  : 'con' command is executed.
00:35:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:35:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:36:10 INFO  : Disconnected from the channel tcfchan#88.
00:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:36:11 INFO  : 'fpga -state' command is executed.
00:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:36:11 INFO  : 'jtag frequency' command is executed.
00:36:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:11 INFO  : Context for 'APU' is selected.
00:36:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:13 INFO  : Context for 'APU' is selected.
00:36:13 INFO  : 'stop' command is executed.
00:36:14 INFO  : 'ps7_init' command is executed.
00:36:14 INFO  : 'ps7_post_config' command is executed.
00:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:14 INFO  : Memory regions updated for context APU
00:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:14 INFO  : 'con' command is executed.
00:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:36:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:36:48 INFO  : Disconnected from the channel tcfchan#89.
00:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:36:49 INFO  : 'fpga -state' command is executed.
00:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:36:49 INFO  : 'jtag frequency' command is executed.
00:36:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:49 INFO  : Context for 'APU' is selected.
00:36:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:51 INFO  : Context for 'APU' is selected.
00:36:51 INFO  : 'stop' command is executed.
00:36:51 INFO  : 'ps7_init' command is executed.
00:36:51 INFO  : 'ps7_post_config' command is executed.
00:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:52 INFO  : Memory regions updated for context APU
00:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:52 INFO  : 'con' command is executed.
00:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:36:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:37:14 INFO  : Disconnected from the channel tcfchan#90.
00:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:37:15 INFO  : 'fpga -state' command is executed.
00:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:37:15 INFO  : 'jtag frequency' command is executed.
00:37:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:15 INFO  : Context for 'APU' is selected.
00:37:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:17 INFO  : Context for 'APU' is selected.
00:37:17 INFO  : 'stop' command is executed.
00:37:17 INFO  : 'ps7_init' command is executed.
00:37:17 INFO  : 'ps7_post_config' command is executed.
00:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:18 INFO  : Memory regions updated for context APU
00:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:18 INFO  : 'con' command is executed.
00:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:37:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:38:34 INFO  : Disconnected from the channel tcfchan#91.
00:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:38:35 INFO  : 'fpga -state' command is executed.
00:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:38:35 INFO  : 'jtag frequency' command is executed.
00:38:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:35 INFO  : Context for 'APU' is selected.
00:38:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:38:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:37 INFO  : Context for 'APU' is selected.
00:38:37 INFO  : 'stop' command is executed.
00:38:38 INFO  : 'ps7_init' command is executed.
00:38:38 INFO  : 'ps7_post_config' command is executed.
00:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:38 INFO  : Memory regions updated for context APU
00:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:38 INFO  : 'con' command is executed.
00:38:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:38:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:39:39 INFO  : Disconnected from the channel tcfchan#92.
00:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:39:40 INFO  : 'fpga -state' command is executed.
00:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:39:40 INFO  : 'jtag frequency' command is executed.
00:39:40 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:40 INFO  : Context for 'APU' is selected.
00:39:42 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:42 INFO  : Context for 'APU' is selected.
00:39:42 INFO  : 'stop' command is executed.
00:39:42 INFO  : 'ps7_init' command is executed.
00:39:42 INFO  : 'ps7_post_config' command is executed.
00:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:43 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:43 INFO  : Memory regions updated for context APU
00:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:43 INFO  : 'con' command is executed.
00:39:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:39:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:40:58 INFO  : Disconnected from the channel tcfchan#93.
00:40:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:40:59 INFO  : 'fpga -state' command is executed.
00:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:40:59 INFO  : 'jtag frequency' command is executed.
00:40:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:59 INFO  : Context for 'APU' is selected.
00:41:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:01 INFO  : Context for 'APU' is selected.
00:41:01 INFO  : 'stop' command is executed.
00:41:01 INFO  : 'ps7_init' command is executed.
00:41:01 INFO  : 'ps7_post_config' command is executed.
00:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:02 INFO  : Memory regions updated for context APU
00:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:02 INFO  : 'con' command is executed.
00:41:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:41:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:41:58 INFO  : Disconnected from the channel tcfchan#94.
00:41:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:41:59 INFO  : 'fpga -state' command is executed.
00:41:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:41:59 INFO  : 'jtag frequency' command is executed.
00:41:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:59 INFO  : Context for 'APU' is selected.
00:42:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:42:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:01 INFO  : Context for 'APU' is selected.
00:42:01 INFO  : 'stop' command is executed.
00:42:02 INFO  : 'ps7_init' command is executed.
00:42:02 INFO  : 'ps7_post_config' command is executed.
00:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:02 INFO  : Memory regions updated for context APU
00:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:02 INFO  : 'con' command is executed.
00:42:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:42:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:42:16 INFO  : Disconnected from the channel tcfchan#95.
00:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:42:17 INFO  : 'fpga -state' command is executed.
00:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:42:17 INFO  : 'jtag frequency' command is executed.
00:42:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:18 INFO  : Context for 'APU' is selected.
00:42:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:19 INFO  : Context for 'APU' is selected.
00:42:20 INFO  : 'stop' command is executed.
00:42:20 INFO  : 'ps7_init' command is executed.
00:42:20 INFO  : 'ps7_post_config' command is executed.
00:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:20 INFO  : Memory regions updated for context APU
00:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:21 INFO  : 'con' command is executed.
00:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:42:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:48:33 INFO  : Disconnected from the channel tcfchan#96.
00:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:48:34 INFO  : 'fpga -state' command is executed.
00:48:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:48:35 INFO  : 'jtag frequency' command is executed.
00:48:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:48:35 INFO  : Context for 'APU' is selected.
00:48:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:48:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:37 INFO  : Context for 'APU' is selected.
00:48:37 INFO  : 'stop' command is executed.
00:48:37 INFO  : 'ps7_init' command is executed.
00:48:37 INFO  : 'ps7_post_config' command is executed.
00:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:37 INFO  : Memory regions updated for context APU
00:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:37 INFO  : 'con' command is executed.
00:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:48:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:48:54 INFO  : Disconnected from the channel tcfchan#97.
00:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:48:56 INFO  : 'fpga -state' command is executed.
00:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:48:56 INFO  : 'jtag frequency' command is executed.
00:48:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:48:56 INFO  : Context for 'APU' is selected.
00:48:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:58 INFO  : Context for 'APU' is selected.
00:48:58 INFO  : 'stop' command is executed.
00:48:58 INFO  : 'ps7_init' command is executed.
00:48:58 INFO  : 'ps7_post_config' command is executed.
00:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:59 INFO  : Memory regions updated for context APU
00:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:59 INFO  : 'con' command is executed.
00:48:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:48:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:49:57 INFO  : Disconnected from the channel tcfchan#98.
00:49:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:49:58 INFO  : 'fpga -state' command is executed.
00:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:49:58 INFO  : 'jtag frequency' command is executed.
00:49:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:49:58 INFO  : Context for 'APU' is selected.
00:50:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:00 INFO  : Context for 'APU' is selected.
00:50:00 INFO  : 'stop' command is executed.
00:50:00 INFO  : 'ps7_init' command is executed.
00:50:00 INFO  : 'ps7_post_config' command is executed.
00:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:01 INFO  : Memory regions updated for context APU
00:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:01 INFO  : 'con' command is executed.
00:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:50:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:50:48 INFO  : Disconnected from the channel tcfchan#99.
00:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:50:49 INFO  : 'fpga -state' command is executed.
00:50:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:50:50 INFO  : 'jtag frequency' command is executed.
00:50:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:50:50 INFO  : Context for 'APU' is selected.
00:50:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:51 INFO  : Context for 'APU' is selected.
00:50:51 INFO  : 'stop' command is executed.
00:50:52 INFO  : 'ps7_init' command is executed.
00:50:52 INFO  : 'ps7_post_config' command is executed.
00:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:52 INFO  : Memory regions updated for context APU
00:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:52 INFO  : 'con' command is executed.
00:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:50:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:51:19 INFO  : Disconnected from the channel tcfchan#100.
00:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:51:20 INFO  : 'fpga -state' command is executed.
00:51:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:51:21 INFO  : 'jtag frequency' command is executed.
00:51:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:21 INFO  : Context for 'APU' is selected.
00:51:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:23 INFO  : Context for 'APU' is selected.
00:51:23 INFO  : 'stop' command is executed.
00:51:23 INFO  : 'ps7_init' command is executed.
00:51:23 INFO  : 'ps7_post_config' command is executed.
00:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:24 INFO  : Memory regions updated for context APU
00:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:24 INFO  : 'con' command is executed.
00:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:51:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:51:55 INFO  : Disconnected from the channel tcfchan#101.
00:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:51:56 INFO  : 'fpga -state' command is executed.
00:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:51:57 INFO  : 'jtag frequency' command is executed.
00:51:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:57 INFO  : Context for 'APU' is selected.
00:51:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:59 INFO  : Context for 'APU' is selected.
00:51:59 INFO  : 'stop' command is executed.
00:51:59 INFO  : 'ps7_init' command is executed.
00:51:59 INFO  : 'ps7_post_config' command is executed.
00:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:59 INFO  : Memory regions updated for context APU
00:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:00 INFO  : 'con' command is executed.
00:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:52:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:52:25 INFO  : Disconnected from the channel tcfchan#102.
00:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:52:26 INFO  : 'fpga -state' command is executed.
00:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:52:27 INFO  : 'jtag frequency' command is executed.
00:52:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:27 INFO  : Context for 'APU' is selected.
00:52:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:29 INFO  : Context for 'APU' is selected.
00:52:29 INFO  : 'stop' command is executed.
00:52:29 INFO  : 'ps7_init' command is executed.
00:52:29 INFO  : 'ps7_post_config' command is executed.
00:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:29 INFO  : Memory regions updated for context APU
00:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:29 INFO  : 'con' command is executed.
00:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:52:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:56:27 INFO  : Disconnected from the channel tcfchan#103.
00:56:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:56:28 INFO  : 'fpga -state' command is executed.
00:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:56:28 INFO  : 'jtag frequency' command is executed.
00:56:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:56:28 INFO  : Context for 'APU' is selected.
00:56:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:30 INFO  : Context for 'APU' is selected.
00:56:30 INFO  : 'stop' command is executed.
00:56:30 INFO  : 'ps7_init' command is executed.
00:56:30 INFO  : 'ps7_post_config' command is executed.
00:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:31 INFO  : Memory regions updated for context APU
00:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:31 INFO  : 'con' command is executed.
00:56:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:56:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:57:53 INFO  : Disconnected from the channel tcfchan#104.
00:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:57:54 INFO  : 'fpga -state' command is executed.
00:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:57:55 INFO  : 'jtag frequency' command is executed.
00:57:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:57:55 INFO  : Context for 'APU' is selected.
00:57:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:57 INFO  : Context for 'APU' is selected.
00:57:57 INFO  : 'stop' command is executed.
00:57:57 INFO  : 'ps7_init' command is executed.
00:57:57 INFO  : 'ps7_post_config' command is executed.
00:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:57 INFO  : Memory regions updated for context APU
00:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:57 INFO  : 'con' command is executed.
00:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:57:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:58:18 INFO  : Disconnected from the channel tcfchan#105.
00:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:58:19 INFO  : 'fpga -state' command is executed.
00:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:58:20 INFO  : 'jtag frequency' command is executed.
00:58:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:20 INFO  : Context for 'APU' is selected.
00:58:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:58:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:22 INFO  : Context for 'APU' is selected.
00:58:22 INFO  : 'stop' command is executed.
00:58:22 INFO  : 'ps7_init' command is executed.
00:58:22 INFO  : 'ps7_post_config' command is executed.
00:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:23 INFO  : Memory regions updated for context APU
00:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:23 INFO  : 'con' command is executed.
00:58:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:58:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:01:52 INFO  : Disconnected from the channel tcfchan#106.
01:01:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:01:53 INFO  : 'fpga -state' command is executed.
01:01:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:01:53 INFO  : 'jtag frequency' command is executed.
01:01:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:53 INFO  : Context for 'APU' is selected.
01:01:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:55 INFO  : Context for 'APU' is selected.
01:01:55 INFO  : 'stop' command is executed.
01:01:56 INFO  : 'ps7_init' command is executed.
01:01:56 INFO  : 'ps7_post_config' command is executed.
01:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:56 INFO  : Memory regions updated for context APU
01:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:56 INFO  : 'con' command is executed.
01:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:01:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:03:19 INFO  : Disconnected from the channel tcfchan#107.
01:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:03:20 INFO  : 'fpga -state' command is executed.
01:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:03:20 INFO  : 'jtag frequency' command is executed.
01:03:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:03:21 INFO  : Context for 'APU' is selected.
01:03:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:23 INFO  : Context for 'APU' is selected.
01:03:23 INFO  : 'stop' command is executed.
01:03:23 INFO  : 'ps7_init' command is executed.
01:03:23 INFO  : 'ps7_post_config' command is executed.
01:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:23 INFO  : Memory regions updated for context APU
01:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:24 INFO  : 'con' command is executed.
01:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:03:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:04:26 INFO  : Disconnected from the channel tcfchan#108.
01:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:04:27 INFO  : 'fpga -state' command is executed.
01:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:04:27 INFO  : 'jtag frequency' command is executed.
01:04:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:27 INFO  : Context for 'APU' is selected.
01:04:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:04:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:29 INFO  : Context for 'APU' is selected.
01:04:29 INFO  : 'stop' command is executed.
01:04:29 INFO  : 'ps7_init' command is executed.
01:04:29 INFO  : 'ps7_post_config' command is executed.
01:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:30 INFO  : Memory regions updated for context APU
01:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:30 INFO  : 'con' command is executed.
01:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:04:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:12:44 INFO  : Disconnected from the channel tcfchan#109.
01:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:12:45 INFO  : 'fpga -state' command is executed.
01:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:12:46 INFO  : 'jtag frequency' command is executed.
01:12:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:46 INFO  : Context for 'APU' is selected.
01:12:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:48 INFO  : Context for 'APU' is selected.
01:12:48 INFO  : 'stop' command is executed.
01:12:48 INFO  : 'ps7_init' command is executed.
01:12:48 INFO  : 'ps7_post_config' command is executed.
01:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:48 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:48 INFO  : Memory regions updated for context APU
01:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:48 INFO  : 'con' command is executed.
01:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:12:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:14:08 INFO  : Disconnected from the channel tcfchan#110.
01:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:14:09 INFO  : 'fpga -state' command is executed.
01:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:14:09 INFO  : 'jtag frequency' command is executed.
01:14:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:14:09 INFO  : Context for 'APU' is selected.
01:14:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:11 INFO  : Context for 'APU' is selected.
01:14:12 INFO  : 'stop' command is executed.
01:14:12 INFO  : 'ps7_init' command is executed.
01:14:12 INFO  : 'ps7_post_config' command is executed.
01:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:12 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:12 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:12 INFO  : Memory regions updated for context APU
01:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:12 INFO  : 'con' command is executed.
01:14:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:14:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:17:43 INFO  : Disconnected from the channel tcfchan#111.
01:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:17:44 INFO  : 'fpga -state' command is executed.
01:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:17:44 INFO  : 'jtag frequency' command is executed.
01:17:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:17:44 INFO  : Context for 'APU' is selected.
01:17:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:17:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:46 INFO  : Context for 'APU' is selected.
01:17:46 INFO  : 'stop' command is executed.
01:17:46 INFO  : 'ps7_init' command is executed.
01:17:46 INFO  : 'ps7_post_config' command is executed.
01:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:17:47 INFO  : Memory regions updated for context APU
01:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:47 INFO  : 'con' command is executed.
01:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:17:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:18:36 INFO  : Disconnected from the channel tcfchan#112.
01:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:18:37 INFO  : 'fpga -state' command is executed.
01:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:18:37 INFO  : 'jtag frequency' command is executed.
01:18:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:37 INFO  : Context for 'APU' is selected.
01:18:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:18:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:39 INFO  : Context for 'APU' is selected.
01:18:39 INFO  : 'stop' command is executed.
01:18:40 INFO  : 'ps7_init' command is executed.
01:18:40 INFO  : 'ps7_post_config' command is executed.
01:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:40 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:40 INFO  : Memory regions updated for context APU
01:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:40 INFO  : 'con' command is executed.
01:18:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:18:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:21:58 INFO  : Disconnected from the channel tcfchan#113.
09:42:09 INFO  : Registering command handlers for SDK TCF services
09:42:10 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
09:42:12 INFO  : XSCT server has started successfully.
09:42:12 INFO  : Successfully done setting XSCT server connection channel  
09:42:12 INFO  : Successfully done setting SDK workspace  
09:42:12 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
09:42:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:50:49 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:51:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:51:24 INFO  : 'fpga -state' command is executed.
09:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
09:51:24 INFO  : 'jtag frequency' command is executed.
09:51:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:24 INFO  : Context for 'APU' is selected.
09:51:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:51:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:24 INFO  : Context for 'APU' is selected.
09:51:24 INFO  : 'stop' command is executed.
09:51:25 INFO  : 'ps7_init' command is executed.
09:51:25 INFO  : 'ps7_post_config' command is executed.
09:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:25 INFO  : Memory regions updated for context APU
09:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:25 INFO  : 'con' command is executed.
09:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

09:51:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
09:52:41 INFO  : Disconnected from the channel tcfchan#1.
09:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:52:42 INFO  : 'fpga -state' command is executed.
09:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
09:52:42 INFO  : 'jtag frequency' command is executed.
09:52:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:52:42 INFO  : Context for 'APU' is selected.
09:52:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:44 INFO  : Context for 'APU' is selected.
09:52:44 INFO  : 'stop' command is executed.
09:52:45 INFO  : 'ps7_init' command is executed.
09:52:45 INFO  : 'ps7_post_config' command is executed.
09:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:45 INFO  : Memory regions updated for context APU
09:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:45 INFO  : 'con' command is executed.
09:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

09:52:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
09:53:18 INFO  : Disconnected from the channel tcfchan#2.
09:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:53:19 INFO  : 'fpga -state' command is executed.
09:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
09:53:19 INFO  : 'jtag frequency' command is executed.
09:53:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:53:19 INFO  : Context for 'APU' is selected.
09:53:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:53:21 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:21 INFO  : Context for 'APU' is selected.
09:53:21 INFO  : 'stop' command is executed.
09:53:22 INFO  : 'ps7_init' command is executed.
09:53:22 INFO  : 'ps7_post_config' command is executed.
09:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:22 INFO  : Memory regions updated for context APU
09:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:22 INFO  : 'con' command is executed.
09:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

09:53:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
09:56:22 INFO  : Disconnected from the channel tcfchan#3.
09:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:56:23 INFO  : 'fpga -state' command is executed.
09:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
09:56:23 INFO  : 'jtag frequency' command is executed.
09:56:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:23 INFO  : Context for 'APU' is selected.
09:56:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:25 INFO  : Context for 'APU' is selected.
09:56:25 INFO  : 'stop' command is executed.
09:56:26 INFO  : 'ps7_init' command is executed.
09:56:26 INFO  : 'ps7_post_config' command is executed.
09:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:26 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:26 INFO  : Memory regions updated for context APU
09:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:26 INFO  : 'con' command is executed.
09:56:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

09:56:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
09:57:03 INFO  : Disconnected from the channel tcfchan#4.
09:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:57:04 INFO  : 'fpga -state' command is executed.
09:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
09:57:05 INFO  : 'jtag frequency' command is executed.
09:57:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:05 INFO  : Context for 'APU' is selected.
09:57:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:07 INFO  : Context for 'APU' is selected.
09:57:07 INFO  : 'stop' command is executed.
09:57:07 INFO  : 'ps7_init' command is executed.
09:57:07 INFO  : 'ps7_post_config' command is executed.
09:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:08 INFO  : Memory regions updated for context APU
09:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:08 INFO  : 'con' command is executed.
09:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

09:57:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
09:58:26 INFO  : Disconnected from the channel tcfchan#5.
09:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:58:27 INFO  : 'fpga -state' command is executed.
09:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
09:58:28 INFO  : 'jtag frequency' command is executed.
09:58:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:58:28 INFO  : Context for 'APU' is selected.
09:58:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:58:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:29 INFO  : Context for 'APU' is selected.
09:58:29 INFO  : 'stop' command is executed.
09:58:30 INFO  : 'ps7_init' command is executed.
09:58:30 INFO  : 'ps7_post_config' command is executed.
09:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:30 INFO  : Memory regions updated for context APU
09:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:30 INFO  : 'con' command is executed.
09:58:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

09:58:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:03:43 INFO  : Disconnected from the channel tcfchan#6.
10:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:03:44 INFO  : 'fpga -state' command is executed.
10:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:03:45 INFO  : 'jtag frequency' command is executed.
10:03:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:45 INFO  : Context for 'APU' is selected.
10:03:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:03:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:46 INFO  : Context for 'APU' is selected.
10:03:46 INFO  : 'stop' command is executed.
10:03:47 INFO  : 'ps7_init' command is executed.
10:03:47 INFO  : 'ps7_post_config' command is executed.
10:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:47 INFO  : Memory regions updated for context APU
10:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:47 INFO  : 'con' command is executed.
10:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:03:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:05:12 INFO  : Disconnected from the channel tcfchan#7.
10:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:05:13 INFO  : 'fpga -state' command is executed.
10:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:05:13 INFO  : 'jtag frequency' command is executed.
10:05:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:05:13 INFO  : Context for 'APU' is selected.
10:05:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:05:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:15 INFO  : Context for 'APU' is selected.
10:05:16 INFO  : 'stop' command is executed.
10:05:16 INFO  : 'ps7_init' command is executed.
10:05:16 INFO  : 'ps7_post_config' command is executed.
10:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:16 INFO  : Memory regions updated for context APU
10:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:16 INFO  : 'con' command is executed.
10:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:05:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:14:56 INFO  : Disconnected from the channel tcfchan#8.
10:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:14:57 INFO  : 'fpga -state' command is executed.
10:14:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:14:57 INFO  : 'jtag frequency' command is executed.
10:14:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:14:57 INFO  : Context for 'APU' is selected.
10:14:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:14:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:59 INFO  : Context for 'APU' is selected.
10:14:59 INFO  : 'stop' command is executed.
10:15:00 INFO  : 'ps7_init' command is executed.
10:15:00 INFO  : 'ps7_post_config' command is executed.
10:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:00 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:00 INFO  : Memory regions updated for context APU
10:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:00 INFO  : 'con' command is executed.
10:15:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:15:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:20:01 INFO  : Disconnected from the channel tcfchan#9.
10:20:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:20:02 INFO  : 'fpga -state' command is executed.
10:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:20:02 INFO  : 'jtag frequency' command is executed.
10:20:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:02 INFO  : Context for 'APU' is selected.
10:20:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:04 INFO  : Context for 'APU' is selected.
10:20:04 INFO  : 'stop' command is executed.
10:20:04 INFO  : 'ps7_init' command is executed.
10:20:04 INFO  : 'ps7_post_config' command is executed.
10:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:04 INFO  : Memory regions updated for context APU
10:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:05 INFO  : 'con' command is executed.
10:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:20:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:20:52 INFO  : Disconnected from the channel tcfchan#10.
10:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:20:53 INFO  : 'fpga -state' command is executed.
10:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:20:53 INFO  : 'jtag frequency' command is executed.
10:20:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:53 INFO  : Context for 'APU' is selected.
10:20:55 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:20:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:55 INFO  : Context for 'APU' is selected.
10:20:55 INFO  : 'stop' command is executed.
10:20:56 INFO  : 'ps7_init' command is executed.
10:20:56 INFO  : 'ps7_post_config' command is executed.
10:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:56 INFO  : Memory regions updated for context APU
10:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:56 INFO  : 'con' command is executed.
10:20:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:20:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:22:03 INFO  : Disconnected from the channel tcfchan#11.
10:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:22:04 INFO  : 'fpga -state' command is executed.
10:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:22:04 INFO  : 'jtag frequency' command is executed.
10:22:04 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:22:04 INFO  : Context for 'APU' is selected.
10:22:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:06 INFO  : Context for 'APU' is selected.
10:22:06 INFO  : 'stop' command is executed.
10:22:06 INFO  : 'ps7_init' command is executed.
10:22:06 INFO  : 'ps7_post_config' command is executed.
10:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:07 INFO  : Memory regions updated for context APU
10:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:07 INFO  : 'con' command is executed.
10:22:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:22:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:24:26 INFO  : Disconnected from the channel tcfchan#12.
10:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:24:27 INFO  : 'fpga -state' command is executed.
10:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:24:27 INFO  : 'jtag frequency' command is executed.
10:24:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:24:27 INFO  : Context for 'APU' is selected.
10:24:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:24:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:29 INFO  : Context for 'APU' is selected.
10:24:29 INFO  : 'stop' command is executed.
10:24:29 INFO  : 'ps7_init' command is executed.
10:24:29 INFO  : 'ps7_post_config' command is executed.
10:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:24:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:30 INFO  : Memory regions updated for context APU
10:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:30 INFO  : 'con' command is executed.
10:24:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:24:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:25:57 INFO  : Disconnected from the channel tcfchan#13.
10:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:25:58 INFO  : 'fpga -state' command is executed.
10:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:25:58 INFO  : 'jtag frequency' command is executed.
10:25:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:25:58 INFO  : Context for 'APU' is selected.
10:26:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:00 INFO  : Context for 'APU' is selected.
10:26:00 INFO  : 'stop' command is executed.
10:26:01 INFO  : 'ps7_init' command is executed.
10:26:01 INFO  : 'ps7_post_config' command is executed.
10:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:01 INFO  : Memory regions updated for context APU
10:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:01 INFO  : 'con' command is executed.
10:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:26:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:26:41 INFO  : Disconnected from the channel tcfchan#14.
10:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:26:42 INFO  : 'fpga -state' command is executed.
10:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:26:42 INFO  : 'jtag frequency' command is executed.
10:26:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:26:42 INFO  : Context for 'APU' is selected.
10:26:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:44 INFO  : Context for 'APU' is selected.
10:26:44 INFO  : 'stop' command is executed.
10:26:45 INFO  : 'ps7_init' command is executed.
10:26:45 INFO  : 'ps7_post_config' command is executed.
10:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:45 INFO  : Memory regions updated for context APU
10:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:45 INFO  : 'con' command is executed.
10:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:26:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:30:23 INFO  : Disconnected from the channel tcfchan#15.
10:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:30:24 INFO  : 'fpga -state' command is executed.
10:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:30:25 INFO  : 'jtag frequency' command is executed.
10:30:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:25 INFO  : Context for 'APU' is selected.
10:30:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:30:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:26 INFO  : Context for 'APU' is selected.
10:30:27 INFO  : 'stop' command is executed.
10:30:27 INFO  : 'ps7_init' command is executed.
10:30:27 INFO  : 'ps7_post_config' command is executed.
10:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:27 INFO  : Memory regions updated for context APU
10:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:28 INFO  : 'con' command is executed.
10:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:30:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:34:51 INFO  : Disconnected from the channel tcfchan#16.
10:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:34:52 INFO  : 'fpga -state' command is executed.
10:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:34:52 INFO  : 'jtag frequency' command is executed.
10:34:52 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:52 INFO  : Context for 'APU' is selected.
10:34:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:34:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:54 INFO  : Context for 'APU' is selected.
10:34:54 INFO  : 'stop' command is executed.
10:34:55 INFO  : 'ps7_init' command is executed.
10:34:55 INFO  : 'ps7_post_config' command is executed.
10:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:55 INFO  : Memory regions updated for context APU
10:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:55 INFO  : 'con' command is executed.
10:34:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:34:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:38:16 INFO  : Disconnected from the channel tcfchan#17.
10:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:38:17 INFO  : 'fpga -state' command is executed.
10:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:38:17 INFO  : 'jtag frequency' command is executed.
10:38:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:18 INFO  : Context for 'APU' is selected.
10:38:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:20 INFO  : Context for 'APU' is selected.
10:38:20 INFO  : 'stop' command is executed.
10:38:20 INFO  : 'ps7_init' command is executed.
10:38:20 INFO  : 'ps7_post_config' command is executed.
10:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:20 INFO  : Memory regions updated for context APU
10:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:20 INFO  : 'con' command is executed.
10:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:38:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:41:17 INFO  : Disconnected from the channel tcfchan#18.
10:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:41:18 INFO  : 'fpga -state' command is executed.
10:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:41:18 INFO  : 'jtag frequency' command is executed.
10:41:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:18 INFO  : Context for 'APU' is selected.
10:41:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:20 INFO  : Context for 'APU' is selected.
10:41:20 INFO  : 'stop' command is executed.
10:41:21 INFO  : 'ps7_init' command is executed.
10:41:21 INFO  : 'ps7_post_config' command is executed.
10:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:21 INFO  : Memory regions updated for context APU
10:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:21 INFO  : 'con' command is executed.
10:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:41:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:42:40 INFO  : Disconnected from the channel tcfchan#19.
10:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:42:42 INFO  : 'fpga -state' command is executed.
10:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:42:42 INFO  : 'jtag frequency' command is executed.
10:42:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:42 INFO  : Context for 'APU' is selected.
10:42:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:44 INFO  : Context for 'APU' is selected.
10:42:44 INFO  : 'stop' command is executed.
10:42:44 INFO  : 'ps7_init' command is executed.
10:42:44 INFO  : 'ps7_post_config' command is executed.
10:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:44 INFO  : Memory regions updated for context APU
10:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:45 INFO  : 'con' command is executed.
10:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:42:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:43:58 INFO  : Disconnected from the channel tcfchan#20.
10:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:43:59 INFO  : 'fpga -state' command is executed.
10:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:43:59 INFO  : 'jtag frequency' command is executed.
10:43:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:43:59 INFO  : Context for 'APU' is selected.
10:44:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:44:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:01 INFO  : Context for 'APU' is selected.
10:44:01 INFO  : 'stop' command is executed.
10:44:01 INFO  : 'ps7_init' command is executed.
10:44:01 INFO  : 'ps7_post_config' command is executed.
10:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:02 INFO  : Memory regions updated for context APU
10:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:02 INFO  : 'con' command is executed.
10:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:44:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:44:50 INFO  : Disconnected from the channel tcfchan#21.
10:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:44:51 INFO  : 'fpga -state' command is executed.
10:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:44:51 INFO  : 'jtag frequency' command is executed.
10:44:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:51 INFO  : Context for 'APU' is selected.
10:44:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:44:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:53 INFO  : Context for 'APU' is selected.
10:44:53 INFO  : 'stop' command is executed.
10:44:53 INFO  : 'ps7_init' command is executed.
10:44:54 INFO  : 'ps7_post_config' command is executed.
10:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:54 INFO  : Memory regions updated for context APU
10:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:54 INFO  : 'con' command is executed.
10:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:44:54 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:45:54 INFO  : Disconnected from the channel tcfchan#22.
10:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:45:55 INFO  : 'fpga -state' command is executed.
10:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:45:55 INFO  : 'jtag frequency' command is executed.
10:45:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:45:55 INFO  : Context for 'APU' is selected.
10:45:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:45:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:57 INFO  : Context for 'APU' is selected.
10:45:57 INFO  : 'stop' command is executed.
10:45:58 INFO  : 'ps7_init' command is executed.
10:45:58 INFO  : 'ps7_post_config' command is executed.
10:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:58 INFO  : Memory regions updated for context APU
10:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:58 INFO  : 'con' command is executed.
10:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:45:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:47:27 INFO  : Disconnected from the channel tcfchan#23.
10:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:47:46 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:47:50 INFO  : 'fpga -state' command is executed.
10:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:47:50 INFO  : 'jtag frequency' command is executed.
10:47:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:50 INFO  : Context for 'APU' is selected.
10:47:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:47:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:51 INFO  : Context for 'APU' is selected.
10:47:51 INFO  : 'stop' command is executed.
10:47:51 INFO  : 'ps7_init' command is executed.
10:47:51 INFO  : 'ps7_post_config' command is executed.
10:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:52 INFO  : Memory regions updated for context APU
10:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:52 INFO  : 'con' command is executed.
10:47:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:47:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:52:59 INFO  : Disconnected from the channel tcfchan#24.
10:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:53:00 INFO  : 'fpga -state' command is executed.
10:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:53:01 INFO  : 'jtag frequency' command is executed.
10:53:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:01 INFO  : Context for 'APU' is selected.
10:53:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:53:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:02 INFO  : Context for 'APU' is selected.
10:53:03 INFO  : 'stop' command is executed.
10:53:03 INFO  : 'ps7_init' command is executed.
10:53:03 INFO  : 'ps7_post_config' command is executed.
10:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:03 INFO  : Memory regions updated for context APU
10:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:03 INFO  : 'con' command is executed.
10:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:53:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:53:41 INFO  : Disconnected from the channel tcfchan#25.
10:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:53:42 INFO  : 'fpga -state' command is executed.
10:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:53:42 INFO  : 'jtag frequency' command is executed.
10:53:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:42 INFO  : Context for 'APU' is selected.
10:53:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:53:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:44 INFO  : Context for 'APU' is selected.
10:53:44 INFO  : 'stop' command is executed.
10:53:45 INFO  : 'ps7_init' command is executed.
10:53:45 INFO  : 'ps7_post_config' command is executed.
10:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:45 INFO  : Memory regions updated for context APU
10:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:45 INFO  : 'con' command is executed.
10:53:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:53:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:54:33 INFO  : Disconnected from the channel tcfchan#26.
10:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:54:34 INFO  : 'fpga -state' command is executed.
10:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:54:34 INFO  : 'jtag frequency' command is executed.
10:54:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:34 INFO  : Context for 'APU' is selected.
10:54:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:54:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:36 INFO  : Context for 'APU' is selected.
10:54:36 INFO  : 'stop' command is executed.
10:54:36 INFO  : 'ps7_init' command is executed.
10:54:36 INFO  : 'ps7_post_config' command is executed.
10:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:37 INFO  : Memory regions updated for context APU
10:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:37 INFO  : 'con' command is executed.
10:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:54:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:55:37 INFO  : Disconnected from the channel tcfchan#27.
10:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:55:38 INFO  : 'fpga -state' command is executed.
10:55:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:55:39 INFO  : 'jtag frequency' command is executed.
10:55:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:39 INFO  : Context for 'APU' is selected.
10:55:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:41 INFO  : Context for 'APU' is selected.
10:55:41 INFO  : 'stop' command is executed.
10:55:41 INFO  : 'ps7_init' command is executed.
10:55:41 INFO  : 'ps7_post_config' command is executed.
10:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:42 INFO  : Memory regions updated for context APU
10:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:42 INFO  : 'con' command is executed.
10:55:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:55:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:57:42 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:43 INFO  : Disconnected from the channel tcfchan#28.
10:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:57:45 INFO  : 'fpga -state' command is executed.
10:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:57:45 INFO  : 'jtag frequency' command is executed.
10:57:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:45 INFO  : Context for 'APU' is selected.
10:57:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:57:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:48 INFO  : Context for 'APU' is selected.
10:57:48 INFO  : 'stop' command is executed.
10:57:48 INFO  : 'ps7_init' command is executed.
10:57:48 INFO  : 'ps7_post_config' command is executed.
10:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:49 INFO  : Memory regions updated for context APU
10:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:49 INFO  : 'con' command is executed.
10:57:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:57:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:58:44 INFO  : Disconnected from the channel tcfchan#29.
10:58:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:58:45 INFO  : 'fpga -state' command is executed.
10:58:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:58:45 INFO  : 'jtag frequency' command is executed.
10:58:45 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:45 INFO  : Context for 'APU' is selected.
10:58:47 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:47 INFO  : Context for 'APU' is selected.
10:58:47 INFO  : 'stop' command is executed.
10:58:47 INFO  : 'ps7_init' command is executed.
10:58:47 INFO  : 'ps7_post_config' command is executed.
10:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:48 INFO  : Memory regions updated for context APU
10:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:48 INFO  : 'con' command is executed.
10:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:58:48 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:59:42 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:59:46 INFO  : Disconnected from the channel tcfchan#30.
10:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:59:48 INFO  : 'fpga -state' command is executed.
10:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:59:48 INFO  : 'jtag frequency' command is executed.
10:59:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:59:48 INFO  : Context for 'APU' is selected.
10:59:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:50 INFO  : Context for 'APU' is selected.
10:59:50 INFO  : 'stop' command is executed.
10:59:51 INFO  : 'ps7_init' command is executed.
10:59:51 INFO  : 'ps7_post_config' command is executed.
10:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:51 INFO  : Memory regions updated for context APU
10:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:51 INFO  : 'con' command is executed.
10:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:59:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:00:36 INFO  : Disconnected from the channel tcfchan#31.
11:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:00:37 INFO  : 'fpga -state' command is executed.
11:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:00:37 INFO  : 'jtag frequency' command is executed.
11:00:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:37 INFO  : Context for 'APU' is selected.
11:00:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:00:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:39 INFO  : Context for 'APU' is selected.
11:00:39 INFO  : 'stop' command is executed.
11:00:39 INFO  : 'ps7_init' command is executed.
11:00:39 INFO  : 'ps7_post_config' command is executed.
11:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:40 INFO  : Memory regions updated for context APU
11:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:40 INFO  : 'con' command is executed.
11:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:00:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:01:20 INFO  : Disconnected from the channel tcfchan#32.
11:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:01:34 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:01:37 INFO  : 'fpga -state' command is executed.
11:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:01:37 INFO  : 'jtag frequency' command is executed.
11:01:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:37 INFO  : Context for 'APU' is selected.
11:01:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:37 INFO  : Context for 'APU' is selected.
11:01:37 INFO  : 'stop' command is executed.
11:01:37 INFO  : 'ps7_init' command is executed.
11:01:37 INFO  : 'ps7_post_config' command is executed.
11:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:38 INFO  : Memory regions updated for context APU
11:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:38 INFO  : 'con' command is executed.
11:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:01:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:03:00 INFO  : Disconnected from the channel tcfchan#33.
11:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:03:01 INFO  : 'fpga -state' command is executed.
11:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:03:01 INFO  : 'jtag frequency' command is executed.
11:03:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:01 INFO  : Context for 'APU' is selected.
11:03:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:03:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:03 INFO  : Context for 'APU' is selected.
11:03:03 INFO  : 'stop' command is executed.
11:03:03 INFO  : 'ps7_init' command is executed.
11:03:03 INFO  : 'ps7_post_config' command is executed.
11:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:03 INFO  : Memory regions updated for context APU
11:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:03 INFO  : 'con' command is executed.
11:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:03:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:04:22 INFO  : Disconnected from the channel tcfchan#34.
11:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:04:23 INFO  : 'fpga -state' command is executed.
11:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:04:23 INFO  : 'jtag frequency' command is executed.
11:04:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:23 INFO  : Context for 'APU' is selected.
11:04:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:04:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:25 INFO  : Context for 'APU' is selected.
11:04:25 INFO  : 'stop' command is executed.
11:04:25 INFO  : 'ps7_init' command is executed.
11:04:25 INFO  : 'ps7_post_config' command is executed.
11:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:25 INFO  : Memory regions updated for context APU
11:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:26 INFO  : 'con' command is executed.
11:04:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:04:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:19:52 INFO  : Disconnected from the channel tcfchan#35.
11:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:19:53 INFO  : 'fpga -state' command is executed.
11:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:19:54 INFO  : 'jtag frequency' command is executed.
11:19:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:54 INFO  : Context for 'APU' is selected.
11:19:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:56 INFO  : Context for 'APU' is selected.
11:19:56 INFO  : 'stop' command is executed.
11:19:56 INFO  : 'ps7_init' command is executed.
11:19:56 INFO  : 'ps7_post_config' command is executed.
11:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:56 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:56 INFO  : Memory regions updated for context APU
11:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:56 INFO  : 'con' command is executed.
11:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:19:56 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:23:47 INFO  : Disconnected from the channel tcfchan#36.
11:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:23:48 INFO  : 'fpga -state' command is executed.
11:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:23:48 INFO  : 'jtag frequency' command is executed.
11:23:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:48 INFO  : Context for 'APU' is selected.
11:23:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:23:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:50 INFO  : Context for 'APU' is selected.
11:23:50 INFO  : 'stop' command is executed.
11:23:51 INFO  : 'ps7_init' command is executed.
11:23:51 INFO  : 'ps7_post_config' command is executed.
11:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:51 INFO  : Memory regions updated for context APU
11:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:51 INFO  : 'con' command is executed.
11:23:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:23:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:25:37 INFO  : Disconnected from the channel tcfchan#37.
11:25:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:25:38 INFO  : 'fpga -state' command is executed.
11:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:25:38 INFO  : 'jtag frequency' command is executed.
11:25:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:38 INFO  : Context for 'APU' is selected.
11:25:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:40 INFO  : Context for 'APU' is selected.
11:25:40 INFO  : 'stop' command is executed.
11:25:41 INFO  : 'ps7_init' command is executed.
11:25:41 INFO  : 'ps7_post_config' command is executed.
11:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:41 INFO  : Memory regions updated for context APU
11:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:41 INFO  : 'con' command is executed.
11:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:25:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:28:00 INFO  : Disconnected from the channel tcfchan#38.
11:28:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:28:01 INFO  : 'fpga -state' command is executed.
11:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:28:01 INFO  : 'jtag frequency' command is executed.
11:28:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:01 INFO  : Context for 'APU' is selected.
11:28:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:03 INFO  : Context for 'APU' is selected.
11:28:03 INFO  : 'stop' command is executed.
11:28:04 INFO  : 'ps7_init' command is executed.
11:28:04 INFO  : 'ps7_post_config' command is executed.
11:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:04 INFO  : Memory regions updated for context APU
11:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:04 INFO  : 'con' command is executed.
11:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:28:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:30:42 INFO  : Disconnected from the channel tcfchan#39.
11:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:30:43 INFO  : 'fpga -state' command is executed.
11:30:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:30:43 INFO  : 'jtag frequency' command is executed.
11:30:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:43 INFO  : Context for 'APU' is selected.
11:30:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:45 INFO  : Context for 'APU' is selected.
11:30:46 INFO  : 'stop' command is executed.
11:30:46 INFO  : 'ps7_init' command is executed.
11:30:46 INFO  : 'ps7_post_config' command is executed.
11:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:46 INFO  : Memory regions updated for context APU
11:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:46 INFO  : 'con' command is executed.
11:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:30:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:31:17 INFO  : Disconnected from the channel tcfchan#40.
11:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:31:18 INFO  : 'fpga -state' command is executed.
11:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:31:18 INFO  : 'jtag frequency' command is executed.
11:31:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:18 INFO  : Context for 'APU' is selected.
11:31:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:20 INFO  : Context for 'APU' is selected.
11:31:20 INFO  : 'stop' command is executed.
11:31:21 INFO  : 'ps7_init' command is executed.
11:31:21 INFO  : 'ps7_post_config' command is executed.
11:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:21 INFO  : Memory regions updated for context APU
11:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:21 INFO  : 'con' command is executed.
11:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:31:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:31:45 INFO  : Disconnected from the channel tcfchan#41.
11:31:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:31:46 INFO  : 'fpga -state' command is executed.
11:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:31:46 INFO  : 'jtag frequency' command is executed.
11:31:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:46 INFO  : Context for 'APU' is selected.
11:31:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:48 INFO  : Context for 'APU' is selected.
11:31:48 INFO  : 'stop' command is executed.
11:31:49 INFO  : 'ps7_init' command is executed.
11:31:49 INFO  : 'ps7_post_config' command is executed.
11:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:49 INFO  : Memory regions updated for context APU
11:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:49 INFO  : 'con' command is executed.
11:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:31:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:32:20 INFO  : Disconnected from the channel tcfchan#42.
11:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:32:21 INFO  : 'fpga -state' command is executed.
11:32:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:32:22 INFO  : 'jtag frequency' command is executed.
11:32:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:22 INFO  : Context for 'APU' is selected.
11:32:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:32:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:24 INFO  : Context for 'APU' is selected.
11:32:24 INFO  : 'stop' command is executed.
11:32:24 INFO  : 'ps7_init' command is executed.
11:32:24 INFO  : 'ps7_post_config' command is executed.
11:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:24 INFO  : Memory regions updated for context APU
11:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:24 INFO  : 'con' command is executed.
11:32:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:32:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:33:10 INFO  : Disconnected from the channel tcfchan#43.
11:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:33:11 INFO  : 'fpga -state' command is executed.
11:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:33:11 INFO  : 'jtag frequency' command is executed.
11:33:11 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:11 INFO  : Context for 'APU' is selected.
11:33:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:13 INFO  : Context for 'APU' is selected.
11:33:13 INFO  : 'stop' command is executed.
11:33:14 INFO  : 'ps7_init' command is executed.
11:33:14 INFO  : 'ps7_post_config' command is executed.
11:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:14 INFO  : Memory regions updated for context APU
11:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:14 INFO  : 'con' command is executed.
11:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:33:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:34:04 INFO  : Disconnected from the channel tcfchan#44.
11:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:34:06 INFO  : 'fpga -state' command is executed.
11:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:34:06 INFO  : 'jtag frequency' command is executed.
11:34:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:06 INFO  : Context for 'APU' is selected.
11:34:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:08 INFO  : Context for 'APU' is selected.
11:34:08 INFO  : 'stop' command is executed.
11:34:08 INFO  : 'ps7_init' command is executed.
11:34:08 INFO  : 'ps7_post_config' command is executed.
11:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:09 INFO  : Memory regions updated for context APU
11:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:09 INFO  : 'con' command is executed.
11:34:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:34:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:42:57 INFO  : Disconnected from the channel tcfchan#45.
11:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:42:58 INFO  : 'fpga -state' command is executed.
11:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:42:59 INFO  : 'jtag frequency' command is executed.
11:42:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:59 INFO  : Context for 'APU' is selected.
11:43:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:01 INFO  : Context for 'APU' is selected.
11:43:01 INFO  : 'stop' command is executed.
11:43:01 INFO  : 'ps7_init' command is executed.
11:43:01 INFO  : 'ps7_post_config' command is executed.
11:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:01 INFO  : Memory regions updated for context APU
11:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:01 INFO  : 'con' command is executed.
11:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:43:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:43:26 INFO  : Disconnected from the channel tcfchan#46.
11:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:43:27 INFO  : 'fpga -state' command is executed.
11:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:43:27 INFO  : 'jtag frequency' command is executed.
11:43:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:27 INFO  : Context for 'APU' is selected.
11:43:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:43:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:30 INFO  : Context for 'APU' is selected.
11:43:30 INFO  : 'stop' command is executed.
11:43:30 INFO  : 'ps7_init' command is executed.
11:43:30 INFO  : 'ps7_post_config' command is executed.
11:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:31 INFO  : Memory regions updated for context APU
11:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:31 INFO  : 'con' command is executed.
11:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:43:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:48:11 INFO  : Disconnected from the channel tcfchan#47.
11:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:48:12 INFO  : 'fpga -state' command is executed.
11:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:48:12 INFO  : 'jtag frequency' command is executed.
11:48:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:12 INFO  : Context for 'APU' is selected.
11:48:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:15 INFO  : Context for 'APU' is selected.
11:48:15 INFO  : 'stop' command is executed.
11:48:15 INFO  : 'ps7_init' command is executed.
11:48:15 INFO  : 'ps7_post_config' command is executed.
11:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:15 INFO  : Memory regions updated for context APU
11:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:15 INFO  : 'con' command is executed.
11:48:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:48:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:49:01 INFO  : Disconnected from the channel tcfchan#48.
11:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:49:02 INFO  : 'fpga -state' command is executed.
11:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:49:02 INFO  : 'jtag frequency' command is executed.
11:49:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:02 INFO  : Context for 'APU' is selected.
11:49:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:49:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:04 INFO  : Context for 'APU' is selected.
11:49:05 INFO  : 'stop' command is executed.
11:49:05 INFO  : 'ps7_init' command is executed.
11:49:05 INFO  : 'ps7_post_config' command is executed.
11:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:05 INFO  : Memory regions updated for context APU
11:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:05 INFO  : 'con' command is executed.
11:49:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:49:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:49:48 INFO  : Disconnected from the channel tcfchan#49.
11:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:49:49 INFO  : 'fpga -state' command is executed.
11:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:49:49 INFO  : 'jtag frequency' command is executed.
11:49:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:49 INFO  : Context for 'APU' is selected.
11:49:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:49:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:51 INFO  : Context for 'APU' is selected.
11:49:51 INFO  : 'stop' command is executed.
11:49:51 INFO  : 'ps7_init' command is executed.
11:49:51 INFO  : 'ps7_post_config' command is executed.
11:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:52 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:52 INFO  : Memory regions updated for context APU
11:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:52 INFO  : 'con' command is executed.
11:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:49:52 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:50:34 INFO  : Disconnected from the channel tcfchan#50.
11:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:50:36 INFO  : 'fpga -state' command is executed.
11:50:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:50:36 INFO  : 'jtag frequency' command is executed.
11:50:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:36 INFO  : Context for 'APU' is selected.
11:50:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:38 INFO  : Context for 'APU' is selected.
11:50:38 INFO  : 'stop' command is executed.
11:50:38 INFO  : 'ps7_init' command is executed.
11:50:38 INFO  : 'ps7_post_config' command is executed.
11:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:39 INFO  : Memory regions updated for context APU
11:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:39 INFO  : 'con' command is executed.
11:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:50:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:53:27 INFO  : Disconnected from the channel tcfchan#51.
11:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:53:28 INFO  : 'fpga -state' command is executed.
11:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:53:28 INFO  : 'jtag frequency' command is executed.
11:53:28 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:28 INFO  : Context for 'APU' is selected.
11:53:30 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:53:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:30 INFO  : Context for 'APU' is selected.
11:53:30 INFO  : 'stop' command is executed.
11:53:31 INFO  : 'ps7_init' command is executed.
11:53:31 INFO  : 'ps7_post_config' command is executed.
11:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:31 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:31 INFO  : Memory regions updated for context APU
11:53:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:31 INFO  : 'con' command is executed.
11:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:53:31 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:54:36 INFO  : Disconnected from the channel tcfchan#52.
11:54:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:54:37 INFO  : 'fpga -state' command is executed.
11:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:54:37 INFO  : 'jtag frequency' command is executed.
11:54:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:38 INFO  : Context for 'APU' is selected.
11:54:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:40 INFO  : Context for 'APU' is selected.
11:54:40 INFO  : 'stop' command is executed.
11:54:40 INFO  : 'ps7_init' command is executed.
11:54:40 INFO  : 'ps7_post_config' command is executed.
11:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:40 INFO  : Memory regions updated for context APU
11:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:40 INFO  : 'con' command is executed.
11:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:54:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:56:16 INFO  : Disconnected from the channel tcfchan#53.
11:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:56:17 INFO  : 'fpga -state' command is executed.
11:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:56:17 INFO  : 'jtag frequency' command is executed.
11:56:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:17 INFO  : Context for 'APU' is selected.
11:56:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:56:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:19 INFO  : Context for 'APU' is selected.
11:56:19 INFO  : 'stop' command is executed.
11:56:20 INFO  : 'ps7_init' command is executed.
11:56:20 INFO  : 'ps7_post_config' command is executed.
11:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:20 INFO  : Memory regions updated for context APU
11:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:20 INFO  : 'con' command is executed.
11:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:56:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:57:25 INFO  : Disconnected from the channel tcfchan#54.
11:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:57:26 INFO  : 'fpga -state' command is executed.
11:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:57:26 INFO  : 'jtag frequency' command is executed.
11:57:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:26 INFO  : Context for 'APU' is selected.
11:57:28 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:57:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:28 INFO  : Context for 'APU' is selected.
11:57:28 INFO  : 'stop' command is executed.
11:57:28 INFO  : 'ps7_init' command is executed.
11:57:28 INFO  : 'ps7_post_config' command is executed.
11:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:29 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:29 INFO  : Memory regions updated for context APU
11:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:29 INFO  : 'con' command is executed.
11:57:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:57:29 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
11:59:12 INFO  : Disconnected from the channel tcfchan#55.
11:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
11:59:14 INFO  : 'fpga -state' command is executed.
11:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
11:59:14 INFO  : 'jtag frequency' command is executed.
11:59:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:14 INFO  : Context for 'APU' is selected.
11:59:16 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:16 INFO  : Context for 'APU' is selected.
11:59:16 INFO  : 'stop' command is executed.
11:59:16 INFO  : 'ps7_init' command is executed.
11:59:16 INFO  : 'ps7_post_config' command is executed.
11:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:16 INFO  : Memory regions updated for context APU
11:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:17 INFO  : 'con' command is executed.
11:59:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

11:59:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:03:31 INFO  : Disconnected from the channel tcfchan#56.
12:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:03:32 INFO  : 'fpga -state' command is executed.
12:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:03:33 INFO  : 'jtag frequency' command is executed.
12:03:33 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:33 INFO  : Context for 'APU' is selected.
12:03:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:03:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:35 INFO  : Context for 'APU' is selected.
12:03:35 INFO  : 'stop' command is executed.
12:03:35 INFO  : 'ps7_init' command is executed.
12:03:35 INFO  : 'ps7_post_config' command is executed.
12:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:36 INFO  : Memory regions updated for context APU
12:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:36 INFO  : 'con' command is executed.
12:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:03:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:03:54 INFO  : Disconnected from the channel tcfchan#57.
12:03:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:03:55 INFO  : 'fpga -state' command is executed.
12:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:03:56 INFO  : 'jtag frequency' command is executed.
12:03:56 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:56 INFO  : Context for 'APU' is selected.
12:03:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:03:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:58 INFO  : Context for 'APU' is selected.
12:03:58 INFO  : 'stop' command is executed.
12:03:58 INFO  : 'ps7_init' command is executed.
12:03:58 INFO  : 'ps7_post_config' command is executed.
12:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:59 INFO  : Memory regions updated for context APU
12:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:59 INFO  : 'con' command is executed.
12:03:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:03:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:04:16 INFO  : Disconnected from the channel tcfchan#58.
12:04:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:04:17 INFO  : 'fpga -state' command is executed.
12:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:04:17 INFO  : 'jtag frequency' command is executed.
12:04:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:17 INFO  : Context for 'APU' is selected.
12:04:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:04:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:19 INFO  : Context for 'APU' is selected.
12:04:19 INFO  : 'stop' command is executed.
12:04:20 INFO  : 'ps7_init' command is executed.
12:04:20 INFO  : 'ps7_post_config' command is executed.
12:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:20 INFO  : Memory regions updated for context APU
12:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:20 INFO  : 'con' command is executed.
12:04:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:04:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:04:57 INFO  : Disconnected from the channel tcfchan#59.
12:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:04:58 INFO  : 'fpga -state' command is executed.
12:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:04:58 INFO  : 'jtag frequency' command is executed.
12:04:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:58 INFO  : Context for 'APU' is selected.
12:05:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:00 INFO  : Context for 'APU' is selected.
12:05:01 INFO  : 'stop' command is executed.
12:05:01 INFO  : 'ps7_init' command is executed.
12:05:01 INFO  : 'ps7_post_config' command is executed.
12:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:01 INFO  : Memory regions updated for context APU
12:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:01 INFO  : 'con' command is executed.
12:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:05:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:06:01 INFO  : Disconnected from the channel tcfchan#60.
12:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:06:02 INFO  : 'fpga -state' command is executed.
12:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:06:02 INFO  : 'jtag frequency' command is executed.
12:06:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:02 INFO  : Context for 'APU' is selected.
12:06:04 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:06:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:04 INFO  : Context for 'APU' is selected.
12:06:04 INFO  : 'stop' command is executed.
12:06:05 INFO  : 'ps7_init' command is executed.
12:06:05 INFO  : 'ps7_post_config' command is executed.
12:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:05 INFO  : Memory regions updated for context APU
12:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:05 INFO  : 'con' command is executed.
12:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:06:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:07:03 INFO  : Disconnected from the channel tcfchan#61.
12:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:07:04 INFO  : 'fpga -state' command is executed.
12:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:07:05 INFO  : 'jtag frequency' command is executed.
12:07:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:05 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:06 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : 'stop' command is executed.
12:07:07 INFO  : 'ps7_init' command is executed.
12:07:07 INFO  : 'ps7_post_config' command is executed.
12:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:07 INFO  : Memory regions updated for context APU
12:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:07 INFO  : 'con' command is executed.
12:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:07:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:08:23 INFO  : Disconnected from the channel tcfchan#62.
12:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:08:24 INFO  : 'fpga -state' command is executed.
12:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:08:24 INFO  : 'jtag frequency' command is executed.
12:08:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:24 INFO  : Context for 'APU' is selected.
12:08:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:08:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:26 INFO  : Context for 'APU' is selected.
12:08:26 INFO  : 'stop' command is executed.
12:08:26 INFO  : 'ps7_init' command is executed.
12:08:26 INFO  : 'ps7_post_config' command is executed.
12:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:27 INFO  : Memory regions updated for context APU
12:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:27 INFO  : 'con' command is executed.
12:08:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:08:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:10:04 INFO  : Disconnected from the channel tcfchan#63.
12:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:10:05 INFO  : 'fpga -state' command is executed.
12:10:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:10:05 INFO  : 'jtag frequency' command is executed.
12:10:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:05 INFO  : Context for 'APU' is selected.
12:10:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:10:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:07 INFO  : Context for 'APU' is selected.
12:10:07 INFO  : 'stop' command is executed.
12:10:07 INFO  : 'ps7_init' command is executed.
12:10:07 INFO  : 'ps7_post_config' command is executed.
12:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:08 INFO  : Memory regions updated for context APU
12:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:08 INFO  : 'con' command is executed.
12:10:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:10:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:11:58 INFO  : Disconnected from the channel tcfchan#64.
12:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:11:59 INFO  : 'fpga -state' command is executed.
12:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:11:59 INFO  : 'jtag frequency' command is executed.
12:11:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:59 INFO  : Context for 'APU' is selected.
12:12:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:01 INFO  : Context for 'APU' is selected.
12:12:01 INFO  : 'stop' command is executed.
12:12:02 INFO  : 'ps7_init' command is executed.
12:12:02 INFO  : 'ps7_post_config' command is executed.
12:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:02 INFO  : Memory regions updated for context APU
12:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:02 INFO  : 'con' command is executed.
12:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:12:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:12:24 INFO  : Disconnected from the channel tcfchan#65.
12:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:12:25 INFO  : 'fpga -state' command is executed.
12:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:12:25 INFO  : 'jtag frequency' command is executed.
12:12:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:25 INFO  : Context for 'APU' is selected.
12:12:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:12:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:27 INFO  : Context for 'APU' is selected.
12:12:27 INFO  : 'stop' command is executed.
12:12:27 INFO  : 'ps7_init' command is executed.
12:12:27 INFO  : 'ps7_post_config' command is executed.
12:12:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:28 INFO  : Memory regions updated for context APU
12:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:28 INFO  : 'con' command is executed.
12:12:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:12:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:13:20 INFO  : Disconnected from the channel tcfchan#66.
12:13:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:13:21 INFO  : 'fpga -state' command is executed.
12:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:13:21 INFO  : 'jtag frequency' command is executed.
12:13:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:21 INFO  : Context for 'APU' is selected.
12:13:23 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:13:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:23 INFO  : Context for 'APU' is selected.
12:13:23 INFO  : 'stop' command is executed.
12:13:24 INFO  : 'ps7_init' command is executed.
12:13:24 INFO  : 'ps7_post_config' command is executed.
12:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:24 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:24 INFO  : Memory regions updated for context APU
12:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:24 INFO  : 'con' command is executed.
12:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:13:24 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:14:14 INFO  : Disconnected from the channel tcfchan#67.
12:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:14:15 INFO  : 'fpga -state' command is executed.
12:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:14:15 INFO  : 'jtag frequency' command is executed.
12:14:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:15 INFO  : Context for 'APU' is selected.
12:14:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:14:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:17 INFO  : Context for 'APU' is selected.
12:14:17 INFO  : 'stop' command is executed.
12:14:17 INFO  : 'ps7_init' command is executed.
12:14:17 INFO  : 'ps7_post_config' command is executed.
12:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:18 INFO  : Memory regions updated for context APU
12:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:18 INFO  : 'con' command is executed.
12:14:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:14:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:16:12 INFO  : Disconnected from the channel tcfchan#68.
12:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:16:13 INFO  : 'fpga -state' command is executed.
12:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:16:14 INFO  : 'jtag frequency' command is executed.
12:16:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:14 INFO  : Context for 'APU' is selected.
12:16:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:16:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:15 INFO  : Context for 'APU' is selected.
12:16:16 INFO  : 'stop' command is executed.
12:16:16 INFO  : 'ps7_init' command is executed.
12:16:16 INFO  : 'ps7_post_config' command is executed.
12:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:16 INFO  : Memory regions updated for context APU
12:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:17 INFO  : 'con' command is executed.
12:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:16:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:18:02 INFO  : Disconnected from the channel tcfchan#69.
12:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:18:03 INFO  : 'fpga -state' command is executed.
12:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:18:03 INFO  : 'jtag frequency' command is executed.
12:18:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:03 INFO  : Context for 'APU' is selected.
12:18:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:05 INFO  : Context for 'APU' is selected.
12:18:05 INFO  : 'stop' command is executed.
12:18:06 INFO  : 'ps7_init' command is executed.
12:18:06 INFO  : 'ps7_post_config' command is executed.
12:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:06 INFO  : Memory regions updated for context APU
12:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:06 INFO  : 'con' command is executed.
12:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:18:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:20:05 INFO  : Disconnected from the channel tcfchan#70.
12:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:20:06 INFO  : 'fpga -state' command is executed.
12:20:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:20:06 INFO  : 'jtag frequency' command is executed.
12:20:06 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:06 INFO  : Context for 'APU' is selected.
12:20:08 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:20:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:08 INFO  : Context for 'APU' is selected.
12:20:08 INFO  : 'stop' command is executed.
12:20:09 INFO  : 'ps7_init' command is executed.
12:20:09 INFO  : 'ps7_post_config' command is executed.
12:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:09 INFO  : Memory regions updated for context APU
12:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:09 INFO  : 'con' command is executed.
12:20:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:20:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:20:57 INFO  : Disconnected from the channel tcfchan#71.
12:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
12:20:58 INFO  : 'fpga -state' command is executed.
12:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
12:20:58 INFO  : 'jtag frequency' command is executed.
12:20:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:58 INFO  : Context for 'APU' is selected.
12:21:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:21:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:00 INFO  : Context for 'APU' is selected.
12:21:00 INFO  : 'stop' command is executed.
12:21:00 INFO  : 'ps7_init' command is executed.
12:21:00 INFO  : 'ps7_post_config' command is executed.
12:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:01 INFO  : Memory regions updated for context APU
12:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:01 INFO  : 'con' command is executed.
12:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

12:21:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
12:57:01 INFO  : Disconnected from the channel tcfchan#72.
21:10:12 INFO  : Registering command handlers for SDK TCF services
21:10:12 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
21:10:14 INFO  : XSCT server has started successfully.
21:10:15 INFO  : Successfully done setting XSCT server connection channel  
21:10:15 INFO  : Successfully done setting SDK workspace  
21:10:15 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
21:10:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:13:59 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:13:59 INFO  : 'fpga -state' command is executed.
21:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:14:00 INFO  : 'jtag frequency' command is executed.
21:14:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:00 INFO  : Context for 'APU' is selected.
21:14:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:00 INFO  : Context for 'APU' is selected.
21:14:00 INFO  : 'stop' command is executed.
21:14:00 INFO  : 'ps7_init' command is executed.
21:14:00 INFO  : 'ps7_post_config' command is executed.
21:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:01 INFO  : Memory regions updated for context APU
21:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:01 INFO  : 'con' command is executed.
21:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:14:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:30:35 INFO  : Disconnected from the channel tcfchan#1.
21:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:30:36 INFO  : 'fpga -state' command is executed.
21:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:30:36 INFO  : 'jtag frequency' command is executed.
21:30:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:36 INFO  : Context for 'APU' is selected.
21:30:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:38 INFO  : Context for 'APU' is selected.
21:30:38 INFO  : 'stop' command is executed.
21:30:38 INFO  : 'ps7_init' command is executed.
21:30:38 INFO  : 'ps7_post_config' command is executed.
21:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:39 INFO  : Memory regions updated for context APU
21:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:39 INFO  : 'con' command is executed.
21:30:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:30:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:34:28 INFO  : Disconnected from the channel tcfchan#2.
21:34:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:34:29 INFO  : 'fpga -state' command is executed.
21:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:34:29 INFO  : 'jtag frequency' command is executed.
21:34:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:29 INFO  : Context for 'APU' is selected.
21:34:31 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:31 INFO  : Context for 'APU' is selected.
21:34:31 INFO  : 'stop' command is executed.
21:34:31 INFO  : 'ps7_init' command is executed.
21:34:31 INFO  : 'ps7_post_config' command is executed.
21:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:32 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:32 INFO  : Memory regions updated for context APU
21:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:32 INFO  : 'con' command is executed.
21:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:34:32 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:38:43 INFO  : Disconnected from the channel tcfchan#3.
21:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:38:44 INFO  : 'fpga -state' command is executed.
21:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:38:44 INFO  : 'jtag frequency' command is executed.
21:38:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:44 INFO  : Context for 'APU' is selected.
21:38:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:46 INFO  : Context for 'APU' is selected.
21:38:46 INFO  : 'stop' command is executed.
21:38:47 INFO  : 'ps7_init' command is executed.
21:38:47 INFO  : 'ps7_post_config' command is executed.
21:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:47 INFO  : Memory regions updated for context APU
21:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:47 INFO  : 'con' command is executed.
21:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:38:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:51:07 INFO  : Disconnected from the channel tcfchan#4.
21:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:51:08 INFO  : 'fpga -state' command is executed.
21:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:51:09 INFO  : 'jtag frequency' command is executed.
21:51:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:09 INFO  : Context for 'APU' is selected.
21:51:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:10 INFO  : Context for 'APU' is selected.
21:51:10 INFO  : 'stop' command is executed.
21:51:11 INFO  : 'ps7_init' command is executed.
21:51:11 INFO  : 'ps7_post_config' command is executed.
21:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:11 INFO  : Memory regions updated for context APU
21:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:11 INFO  : 'con' command is executed.
21:51:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:51:11 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:53:24 INFO  : Disconnected from the channel tcfchan#5.
21:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:53:25 INFO  : 'fpga -state' command is executed.
21:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:53:25 INFO  : 'jtag frequency' command is executed.
21:53:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:25 INFO  : Context for 'APU' is selected.
21:53:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:27 INFO  : Context for 'APU' is selected.
21:53:27 INFO  : 'stop' command is executed.
21:53:28 INFO  : 'ps7_init' command is executed.
21:53:28 INFO  : 'ps7_post_config' command is executed.
21:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:28 INFO  : Memory regions updated for context APU
21:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:28 INFO  : 'con' command is executed.
21:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:53:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:51:24 INFO  : Disconnected from the channel tcfchan#6.
15:40:09 INFO  : Registering command handlers for SDK TCF services
15:40:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
15:40:17 INFO  : XSCT server has started successfully.
15:40:23 INFO  : Successfully done setting XSCT server connection channel  
15:40:23 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
15:40:23 INFO  : Successfully done setting SDK workspace  
15:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:52:21 INFO  : 'fpga -state' command is executed.
15:52:37 INFO  : Memory regions updated for context APU
15:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:53:04 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:53:09 INFO  : 'fpga -state' command is executed.
15:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:53:10 INFO  : 'jtag frequency' command is executed.
15:53:10 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:10 INFO  : Context for 'APU' is selected.
15:53:10 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:10 INFO  : Context for 'APU' is selected.
15:53:10 INFO  : 'stop' command is executed.
15:53:11 INFO  : 'ps7_init' command is executed.
15:53:11 INFO  : 'ps7_post_config' command is executed.
15:53:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:12 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:12 INFO  : Memory regions updated for context APU
15:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:12 INFO  : 'con' command is executed.
15:53:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:53:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:57:54 INFO  : Disconnected from the channel tcfchan#1.
15:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:57:55 INFO  : 'fpga -state' command is executed.
15:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:57:56 INFO  : 'jtag frequency' command is executed.
15:57:56 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:56 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:59 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : 'stop' command is executed.
15:57:59 INFO  : 'ps7_init' command is executed.
15:57:59 INFO  : 'ps7_post_config' command is executed.
15:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:00 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:00 INFO  : Memory regions updated for context APU
15:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:00 INFO  : 'con' command is executed.
15:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:58:00 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:58:50 INFO  : Disconnected from the channel tcfchan#2.
16:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:01:26 INFO  : 'fpga -state' command is executed.
16:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:01:27 INFO  : 'jtag frequency' command is executed.
16:01:27 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:27 INFO  : Context for 'APU' is selected.
16:01:30 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:31 INFO  : Context for 'APU' is selected.
16:01:31 INFO  : 'stop' command is executed.
16:01:31 INFO  : 'ps7_init' command is executed.
16:01:31 INFO  : 'ps7_post_config' command is executed.
16:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:32 INFO  : Memory regions updated for context APU
16:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:32 INFO  : 'con' command is executed.
16:01:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:01:32 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:02:09 INFO  : Disconnected from the channel tcfchan#3.
19:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:30:53 INFO  : FPGA configured successfully with bitstream "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:32:11 INFO  : 'fpga -state' command is executed.
19:32:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:32:12 INFO  : 'jtag frequency' command is executed.
19:32:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:12 INFO  : Context for 'APU' is selected.
19:32:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:32:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:12 INFO  : Context for 'APU' is selected.
19:32:12 INFO  : 'stop' command is executed.
19:32:13 INFO  : 'ps7_init' command is executed.
19:32:13 INFO  : 'ps7_post_config' command is executed.
19:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:14 INFO  : Memory regions updated for context APU
19:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:14 INFO  : 'con' command is executed.
19:32:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:32:14 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:33:18 INFO  : Disconnected from the channel tcfchan#4.
19:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:33:19 INFO  : 'fpga -state' command is executed.
19:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:33:21 INFO  : 'jtag frequency' command is executed.
19:33:21 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:21 INFO  : Context for 'APU' is selected.
19:33:30 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:33:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:30 INFO  : Context for 'APU' is selected.
19:33:30 INFO  : 'stop' command is executed.
19:33:31 INFO  : 'ps7_init' command is executed.
19:33:32 INFO  : 'ps7_post_config' command is executed.
19:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:32 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:33 INFO  : Memory regions updated for context APU
19:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:33 INFO  : 'con' command is executed.
19:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:33:33 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:29:06 INFO  : Disconnected from the channel tcfchan#5.
20:49:55 INFO  : Registering command handlers for SDK TCF services
20:49:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
20:49:59 INFO  : XSCT server has started successfully.
20:49:59 INFO  : Successfully done setting XSCT server connection channel  
20:50:07 INFO  : Processing command line option -hwspec C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:50:07 INFO  : Successfully done setting SDK workspace  
20:50:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:50:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1558698522028,  Project:1545272814890
20:50:08 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:50:08 INFO  : Copied contents of C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:50:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:50:17 INFO  : 
20:50:20 INFO  : 
20:50:23 INFO  : 
20:50:24 INFO  : Updating hardware inferred compiler options for Test.
20:50:25 INFO  : Updating hardware inferred compiler options for fsbl.
20:50:25 INFO  : Updating hardware inferred compiler options for hello.
20:50:25 INFO  : Clearing existing target manager status.
20:50:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:50:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:50:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:50:34 ERROR : couldn't open "C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit": no such file or directory
20:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:51:42 INFO  : 'fpga -state' command is executed.
20:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:51:43 INFO  : 'jtag frequency' command is executed.
20:51:43 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:43 INFO  : Context for 'APU' is selected.
20:51:43 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:43 INFO  : Context for 'APU' is selected.
20:51:43 INFO  : 'stop' command is executed.
20:51:43 INFO  : 'ps7_init' command is executed.
20:51:43 INFO  : 'ps7_post_config' command is executed.
20:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:44 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:44 INFO  : Memory regions updated for context APU
20:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:44 INFO  : 'con' command is executed.
20:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:51:44 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:59:49 INFO  : Disconnected from the channel tcfchan#1.
20:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:59:51 INFO  : 'fpga -state' command is executed.
20:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:59:51 INFO  : 'jtag frequency' command is executed.
20:59:51 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:51 INFO  : Context for 'APU' is selected.
20:59:54 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:59:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:54 INFO  : Context for 'APU' is selected.
20:59:54 INFO  : 'stop' command is executed.
20:59:54 INFO  : 'ps7_init' command is executed.
20:59:54 INFO  : 'ps7_post_config' command is executed.
20:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:54 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:55 INFO  : Memory regions updated for context APU
20:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:55 INFO  : 'con' command is executed.
20:59:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:59:55 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:01:58 INFO  : Disconnected from the channel tcfchan#2.
21:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:01:59 INFO  : 'fpga -state' command is executed.
21:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:02:00 INFO  : 'jtag frequency' command is executed.
21:02:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:00 INFO  : Context for 'APU' is selected.
21:02:00 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:00 INFO  : Context for 'APU' is selected.
21:02:00 INFO  : 'stop' command is executed.
21:02:00 INFO  : 'ps7_init' command is executed.
21:02:00 INFO  : 'ps7_post_config' command is executed.
21:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:01 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:01 INFO  : Memory regions updated for context APU
21:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:01 INFO  : 'con' command is executed.
21:02:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:02:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:03:24 INFO  : Disconnected from the channel tcfchan#3.
21:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:03:26 INFO  : 'fpga -state' command is executed.
21:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:03:26 INFO  : 'jtag frequency' command is executed.
21:03:26 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:26 INFO  : Context for 'APU' is selected.
21:03:26 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:26 INFO  : Context for 'APU' is selected.
21:03:26 INFO  : 'stop' command is executed.
21:03:27 INFO  : 'ps7_init' command is executed.
21:03:27 INFO  : 'ps7_post_config' command is executed.
21:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:27 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:27 INFO  : Memory regions updated for context APU
21:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:27 INFO  : 'con' command is executed.
21:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:03:27 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:03:44 INFO  : Disconnected from the channel tcfchan#4.
21:06:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:06:05 INFO  : 'fpga -state' command is executed.
21:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:06:05 INFO  : 'jtag frequency' command is executed.
21:06:05 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:05 INFO  : Context for 'APU' is selected.
21:06:05 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:05 INFO  : Context for 'APU' is selected.
21:06:05 INFO  : 'stop' command is executed.
21:06:06 INFO  : 'ps7_init' command is executed.
21:06:06 INFO  : 'ps7_post_config' command is executed.
21:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:06 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:06 INFO  : Memory regions updated for context APU
21:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:06 INFO  : 'con' command is executed.
21:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:06:06 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:07:29 INFO  : Disconnected from the channel tcfchan#5.
21:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:07:30 INFO  : 'fpga -state' command is executed.
21:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:07:30 INFO  : 'jtag frequency' command is executed.
21:07:30 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:30 INFO  : Context for 'APU' is selected.
21:07:30 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:30 INFO  : Context for 'APU' is selected.
21:07:30 INFO  : 'stop' command is executed.
21:07:31 INFO  : 'ps7_init' command is executed.
21:07:31 INFO  : 'ps7_post_config' command is executed.
21:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:31 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:31 INFO  : Memory regions updated for context APU
21:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:31 INFO  : 'con' command is executed.
21:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:07:31 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:13:25 INFO  : Disconnected from the channel tcfchan#6.
21:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:13:27 INFO  : 'fpga -state' command is executed.
21:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:13:28 INFO  : 'jtag frequency' command is executed.
21:13:28 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:28 INFO  : Context for 'APU' is selected.
21:13:28 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:28 INFO  : Context for 'APU' is selected.
21:13:28 INFO  : 'stop' command is executed.
21:13:28 INFO  : 'ps7_init' command is executed.
21:13:28 INFO  : 'ps7_post_config' command is executed.
21:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:28 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:29 INFO  : Memory regions updated for context APU
21:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:29 INFO  : 'con' command is executed.
21:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:13:29 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:14:12 INFO  : Disconnected from the channel tcfchan#7.
21:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:14:33 INFO  : 'fpga -state' command is executed.
21:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:14:33 INFO  : 'jtag frequency' command is executed.
21:14:34 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:34 INFO  : Context for 'APU' is selected.
21:14:34 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:34 INFO  : Context for 'APU' is selected.
21:14:34 INFO  : 'stop' command is executed.
21:14:34 INFO  : 'ps7_init' command is executed.
21:14:34 INFO  : 'ps7_post_config' command is executed.
21:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:34 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:34 INFO  : Memory regions updated for context APU
21:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:35 INFO  : 'con' command is executed.
21:14:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:14:35 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:15:16 INFO  : Disconnected from the channel tcfchan#8.
21:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:15:17 INFO  : 'fpga -state' command is executed.
21:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:15:18 INFO  : 'jtag frequency' command is executed.
21:15:18 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:18 INFO  : Context for 'APU' is selected.
21:15:18 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:18 INFO  : Context for 'APU' is selected.
21:15:18 INFO  : 'stop' command is executed.
21:15:18 INFO  : 'ps7_init' command is executed.
21:15:18 INFO  : 'ps7_post_config' command is executed.
21:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:19 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:19 INFO  : Memory regions updated for context APU
21:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:19 INFO  : 'con' command is executed.
21:15:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:15:19 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:15:53 INFO  : Disconnected from the channel tcfchan#9.
21:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:15:55 INFO  : 'fpga -state' command is executed.
21:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:15:55 INFO  : 'jtag frequency' command is executed.
21:15:55 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:55 INFO  : Context for 'APU' is selected.
21:15:55 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:55 INFO  : Context for 'APU' is selected.
21:15:55 INFO  : 'stop' command is executed.
21:15:56 INFO  : 'ps7_init' command is executed.
21:15:56 INFO  : 'ps7_post_config' command is executed.
21:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:56 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:56 INFO  : Memory regions updated for context APU
21:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:56 INFO  : 'con' command is executed.
21:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:15:56 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:24:56 INFO  : Disconnected from the channel tcfchan#10.
21:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:24:57 INFO  : 'fpga -state' command is executed.
21:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:24:57 INFO  : 'jtag frequency' command is executed.
21:24:57 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:57 INFO  : Context for 'APU' is selected.
21:24:57 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:57 INFO  : Context for 'APU' is selected.
21:24:57 INFO  : 'stop' command is executed.
21:24:58 INFO  : 'ps7_init' command is executed.
21:24:58 INFO  : 'ps7_post_config' command is executed.
21:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:58 INFO  : Memory regions updated for context APU
21:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:58 INFO  : 'con' command is executed.
21:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:24:58 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:29:46 INFO  : Disconnected from the channel tcfchan#11.
21:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:30:06 INFO  : 'fpga -state' command is executed.
21:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:30:06 INFO  : 'jtag frequency' command is executed.
21:30:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:06 INFO  : Context for 'APU' is selected.
21:30:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:30:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:06 INFO  : Context for 'APU' is selected.
21:30:06 INFO  : 'stop' command is executed.
21:30:07 INFO  : 'ps7_init' command is executed.
21:30:07 INFO  : 'ps7_post_config' command is executed.
21:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:07 INFO  : Memory regions updated for context APU
21:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:07 INFO  : 'con' command is executed.
21:30:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:30:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:50:36 INFO  : Disconnected from the channel tcfchan#12.
21:50:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:50:37 INFO  : 'fpga -state' command is executed.
21:50:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:50:38 INFO  : 'jtag frequency' command is executed.
21:50:38 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:38 INFO  : Context for 'APU' is selected.
21:50:38 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:38 INFO  : Context for 'APU' is selected.
21:50:38 INFO  : 'stop' command is executed.
21:50:38 INFO  : 'ps7_init' command is executed.
21:50:38 INFO  : 'ps7_post_config' command is executed.
21:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:39 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:39 INFO  : Memory regions updated for context APU
21:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:39 INFO  : 'con' command is executed.
21:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:50:39 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:52:21 INFO  : Disconnected from the channel tcfchan#13.
21:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:52:27 INFO  : 'fpga -state' command is executed.
21:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:52:27 INFO  : 'jtag frequency' command is executed.
21:52:27 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:27 INFO  : Context for 'APU' is selected.
21:52:27 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:27 INFO  : Context for 'APU' is selected.
21:52:27 INFO  : 'stop' command is executed.
21:52:28 INFO  : 'ps7_init' command is executed.
21:52:28 INFO  : 'ps7_post_config' command is executed.
21:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:28 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:28 INFO  : Memory regions updated for context APU
21:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:28 INFO  : 'con' command is executed.
21:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:52:28 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:04:50 INFO  : Disconnected from the channel tcfchan#14.
22:05:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:05:00 INFO  : 'fpga -state' command is executed.
22:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:05:00 INFO  : 'jtag frequency' command is executed.
22:05:00 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:00 INFO  : Context for 'APU' is selected.
22:05:00 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:00 INFO  : Context for 'APU' is selected.
22:05:00 INFO  : 'stop' command is executed.
22:05:01 INFO  : 'ps7_init' command is executed.
22:05:01 INFO  : 'ps7_post_config' command is executed.
22:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:01 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:01 INFO  : Memory regions updated for context APU
22:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:01 INFO  : 'con' command is executed.
22:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:05:01 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:05:33 INFO  : Disconnected from the channel tcfchan#15.
22:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:05:45 INFO  : 'fpga -state' command is executed.
22:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:05:45 INFO  : 'jtag frequency' command is executed.
22:05:45 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:45 INFO  : Context for 'APU' is selected.
22:05:45 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:45 INFO  : Context for 'APU' is selected.
22:05:45 INFO  : 'stop' command is executed.
22:05:45 INFO  : 'ps7_init' command is executed.
22:05:45 INFO  : 'ps7_post_config' command is executed.
22:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:46 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:46 INFO  : Memory regions updated for context APU
22:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:46 INFO  : 'con' command is executed.
22:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:05:46 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:06:13 INFO  : Disconnected from the channel tcfchan#16.
22:15:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:15:15 INFO  : 'fpga -state' command is executed.
22:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:15:15 INFO  : 'jtag frequency' command is executed.
22:15:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:15 INFO  : Context for 'APU' is selected.
22:15:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:15 INFO  : Context for 'APU' is selected.
22:15:15 INFO  : 'stop' command is executed.
22:15:16 INFO  : 'ps7_init' command is executed.
22:15:16 INFO  : 'ps7_post_config' command is executed.
22:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:16 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:16 INFO  : Memory regions updated for context APU
22:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:16 INFO  : 'con' command is executed.
22:15:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:15:16 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:23:54 INFO  : Disconnected from the channel tcfchan#17.
22:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:42:57 INFO  : 'fpga -state' command is executed.
22:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:42:58 INFO  : 'jtag frequency' command is executed.
22:42:58 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:58 INFO  : Context for 'APU' is selected.
22:42:58 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:58 INFO  : Context for 'APU' is selected.
22:42:58 INFO  : 'stop' command is executed.
22:42:58 INFO  : 'ps7_init' command is executed.
22:42:58 INFO  : 'ps7_post_config' command is executed.
22:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:58 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:59 INFO  : Memory regions updated for context APU
22:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:59 INFO  : 'con' command is executed.
22:42:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:42:59 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:58:13 INFO  : Disconnected from the channel tcfchan#18.
22:58:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:58:14 INFO  : 'fpga -state' command is executed.
22:58:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:58:15 INFO  : 'jtag frequency' command is executed.
22:58:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:15 INFO  : Context for 'APU' is selected.
22:58:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:15 INFO  : Context for 'APU' is selected.
22:58:15 INFO  : 'stop' command is executed.
22:58:15 INFO  : 'ps7_init' command is executed.
22:58:15 INFO  : 'ps7_post_config' command is executed.
22:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:15 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:16 INFO  : Memory regions updated for context APU
22:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:16 INFO  : 'con' command is executed.
22:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:58:16 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
22:59:04 INFO  : Disconnected from the channel tcfchan#19.
22:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:59:05 INFO  : 'fpga -state' command is executed.
22:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:06 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:59:06 INFO  : 'jtag frequency' command is executed.
22:59:06 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:06 INFO  : Context for 'APU' is selected.
22:59:06 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:06 INFO  : Context for 'APU' is selected.
22:59:06 INFO  : 'stop' command is executed.
22:59:06 INFO  : 'ps7_init' command is executed.
22:59:06 INFO  : 'ps7_post_config' command is executed.
22:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:07 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:07 INFO  : Memory regions updated for context APU
22:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:07 INFO  : 'con' command is executed.
22:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:59:07 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:14:34 INFO  : Disconnected from the channel tcfchan#20.
23:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:14:35 INFO  : 'fpga -state' command is executed.
23:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:14:35 INFO  : 'jtag frequency' command is executed.
23:14:35 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:35 INFO  : Context for 'APU' is selected.
23:14:35 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:36 INFO  : Context for 'APU' is selected.
23:14:36 INFO  : 'stop' command is executed.
23:14:36 INFO  : 'ps7_init' command is executed.
23:14:36 INFO  : 'ps7_post_config' command is executed.
23:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:36 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:36 INFO  : Memory regions updated for context APU
23:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:37 INFO  : 'con' command is executed.
23:14:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:14:37 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:26:02 INFO  : Disconnected from the channel tcfchan#21.
23:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:26:03 INFO  : 'fpga -state' command is executed.
23:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:26:04 INFO  : 'jtag frequency' command is executed.
23:26:04 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:04 INFO  : Context for 'APU' is selected.
23:26:04 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:04 INFO  : Context for 'APU' is selected.
23:26:04 INFO  : 'stop' command is executed.
23:26:04 INFO  : 'ps7_init' command is executed.
23:26:04 INFO  : 'ps7_post_config' command is executed.
23:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:05 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:05 INFO  : Memory regions updated for context APU
23:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:05 INFO  : 'con' command is executed.
23:26:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:26:05 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:26:49 INFO  : Disconnected from the channel tcfchan#22.
23:26:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:26:50 INFO  : 'fpga -state' command is executed.
23:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:26:50 INFO  : 'jtag frequency' command is executed.
23:26:51 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:51 INFO  : Context for 'APU' is selected.
23:26:51 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:51 INFO  : Context for 'APU' is selected.
23:26:51 INFO  : 'stop' command is executed.
23:26:51 INFO  : 'ps7_init' command is executed.
23:26:51 INFO  : 'ps7_post_config' command is executed.
23:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:51 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:51 INFO  : Memory regions updated for context APU
23:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:52 INFO  : 'con' command is executed.
23:26:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:26:52 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:06:13 INFO  : Disconnected from the channel tcfchan#23.
16:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:06:14 INFO  : 'fpga -state' command is executed.
16:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:06:15 INFO  : 'jtag frequency' command is executed.
16:06:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:15 INFO  : Context for 'APU' is selected.
16:06:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:15 INFO  : Context for 'APU' is selected.
16:06:15 INFO  : 'stop' command is executed.
16:06:16 INFO  : 'ps7_init' command is executed.
16:06:16 INFO  : 'ps7_post_config' command is executed.
16:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:17 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:17 INFO  : Memory regions updated for context APU
16:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:17 INFO  : 'con' command is executed.
16:06:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:06:17 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:09:22 INFO  : Disconnected from the channel tcfchan#24.
16:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:09:24 INFO  : 'fpga -state' command is executed.
16:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:09:24 INFO  : 'jtag frequency' command is executed.
16:09:24 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:24 INFO  : Context for 'APU' is selected.
16:09:25 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:25 INFO  : Context for 'APU' is selected.
16:09:25 INFO  : 'stop' command is executed.
16:09:25 INFO  : 'ps7_init' command is executed.
16:09:26 INFO  : 'ps7_post_config' command is executed.
16:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:26 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:26 INFO  : Memory regions updated for context APU
16:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:26 INFO  : 'con' command is executed.
16:09:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:09:26 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:35:10 INFO  : Disconnected from the channel tcfchan#25.
16:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:35:11 INFO  : 'fpga -state' command is executed.
16:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:35:12 INFO  : 'jtag frequency' command is executed.
16:35:12 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:12 INFO  : Context for 'APU' is selected.
16:35:12 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:35:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:12 INFO  : Context for 'APU' is selected.
16:35:12 INFO  : 'stop' command is executed.
16:35:13 INFO  : 'ps7_init' command is executed.
16:35:13 INFO  : 'ps7_post_config' command is executed.
16:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:14 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:14 INFO  : Memory regions updated for context APU
16:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:15 INFO  : 'con' command is executed.
16:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:35:15 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:41:01 INFO  : Disconnected from the channel tcfchan#26.
16:41:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:41:02 INFO  : 'fpga -state' command is executed.
16:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:41:03 INFO  : 'jtag frequency' command is executed.
16:41:03 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:03 INFO  : Context for 'APU' is selected.
16:41:03 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:03 INFO  : Context for 'APU' is selected.
16:41:03 INFO  : 'stop' command is executed.
16:41:04 INFO  : 'ps7_init' command is executed.
16:41:04 INFO  : 'ps7_post_config' command is executed.
16:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:05 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:05 INFO  : Memory regions updated for context APU
16:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:05 INFO  : 'con' command is executed.
16:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:41:05 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:44:14 INFO  : Disconnected from the channel tcfchan#27.
16:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:44:15 INFO  : 'fpga -state' command is executed.
16:44:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:44:16 INFO  : 'jtag frequency' command is executed.
16:44:16 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:16 INFO  : Context for 'APU' is selected.
16:44:16 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:16 INFO  : Context for 'APU' is selected.
16:44:16 INFO  : 'stop' command is executed.
16:44:17 INFO  : 'ps7_init' command is executed.
16:44:18 INFO  : 'ps7_post_config' command is executed.
16:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:18 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:18 INFO  : Memory regions updated for context APU
16:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:18 INFO  : 'con' command is executed.
16:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:44:18 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:46:13 INFO  : Disconnected from the channel tcfchan#28.
16:46:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:46:14 INFO  : 'fpga -state' command is executed.
16:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:46:15 INFO  : 'jtag frequency' command is executed.
16:46:15 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:15 INFO  : Context for 'APU' is selected.
16:46:15 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:46:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:15 INFO  : Context for 'APU' is selected.
16:46:15 INFO  : 'stop' command is executed.
16:46:16 INFO  : 'ps7_init' command is executed.
16:46:16 INFO  : 'ps7_post_config' command is executed.
16:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:17 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:17 INFO  : Memory regions updated for context APU
16:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:17 INFO  : 'con' command is executed.
16:46:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:46:17 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:32:07 INFO  : Disconnected from the channel tcfchan#29.
17:32:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:32:09 INFO  : 'fpga -state' command is executed.
17:32:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:32:10 INFO  : 'jtag frequency' command is executed.
17:32:10 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:10 INFO  : Context for 'APU' is selected.
17:32:10 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:10 INFO  : Context for 'APU' is selected.
17:32:10 INFO  : 'stop' command is executed.
17:32:11 INFO  : 'ps7_init' command is executed.
17:32:11 INFO  : 'ps7_post_config' command is executed.
17:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:11 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:12 INFO  : Memory regions updated for context APU
17:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:12 INFO  : 'con' command is executed.
17:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:32:12 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:33:29 INFO  : Disconnected from the channel tcfchan#30.
17:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:33:30 INFO  : 'fpga -state' command is executed.
17:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:33:31 INFO  : 'jtag frequency' command is executed.
17:33:31 INFO  : Sourcing of 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:31 INFO  : Context for 'APU' is selected.
17:33:31 INFO  : Hardware design information is loaded from 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:31 INFO  : Context for 'APU' is selected.
17:33:31 INFO  : 'stop' command is executed.
17:33:33 INFO  : 'ps7_init' command is executed.
17:33:33 INFO  : 'ps7_post_config' command is executed.
17:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:33 INFO  : The application 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:34 INFO  : Memory regions updated for context APU
17:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:34 INFO  : 'con' command is executed.
17:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:33:34 INFO  : Launch script is exported to file 'C:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:33:53 INFO  : Disconnected from the channel tcfchan#31.
