{
  "module_name": "cpuid.csv",
  "hash_id": "e9b91751468cd2ae4e6cf55f78019a5a2db9b21b243bbd3891c22d35804f37ee",
  "original_prompt": "Ingested from linux-6.6.14/tools/arch/x86/kcpuid/cpuid.csv",
  "human_readable_source": "# The basic row format is:\n# LEAF, SUBLEAF, register_name, bits, short_name, long_description\n\n# Leaf 00H\n         0,    0,  EAX,   31:0, max_basic_leafs, Max input value for supported subleafs\n\n# Leaf 01H\n         1,    0,  EAX,    3:0, stepping, Stepping ID\n         1,    0,  EAX,    7:4, model, Model\n         1,    0,  EAX,   11:8, family, Family ID\n         1,    0,  EAX,  13:12, processor, Processor Type\n         1,    0,  EAX,  19:16, model_ext, Extended Model ID\n         1,    0,  EAX,  27:20, family_ext, Extended Family ID\n\n         1,    0,  EBX,    7:0, brand, Brand Index\n         1,    0,  EBX,   15:8, clflush_size, CLFLUSH line size (value * 8) in bytes\n         1,    0,  EBX,  23:16, max_cpu_id, Maxim number of addressable logic cpu in this package\n         1,    0,  EBX,  31:24, apic_id, Initial APIC ID\n\n         1,    0,  ECX,      0, sse3, Streaming SIMD Extensions 3(SSE3)\n         1,    0,  ECX,      1, pclmulqdq, PCLMULQDQ instruction supported\n         1,    0,  ECX,      2, dtes64, DS area uses 64-bit layout\n         1,    0,  ECX,      3, mwait, MONITOR/MWAIT supported\n         1,    0,  ECX,      4, ds_cpl, CPL Qualified Debug Store which allows for branch message storage qualified by CPL\n         1,    0,  ECX,      5, vmx, Virtual Machine Extensions supported\n         1,    0,  ECX,      6, smx, Safer Mode Extension supported\n         1,    0,  ECX,      7, eist, Enhanced Intel SpeedStep Technology\n         1,    0,  ECX,      8, tm2, Thermal Monitor 2\n         1,    0,  ECX,      9, ssse3, Supplemental Streaming SIMD Extensions 3 (SSSE3)\n         1,    0,  ECX,     10, l1_ctx_id, L1 data cache could be set to either adaptive mode or shared mode (check IA32_MISC_ENABLE bit 24 definition)\n         1,    0,  ECX,     11, sdbg, IA32_DEBUG_INTERFACE MSR for silicon debug supported\n         1,    0,  ECX,     12, fma, FMA extensions using YMM state supported\n         1,    0,  ECX,     13, cmpxchg16b, 'CMPXCHG16B - Compare and Exchange Bytes' supported\n         1,    0,  ECX,     14, xtpr_update, xTPR Update Control supported\n         1,    0,  ECX,     15, pdcm, Perfmon and Debug Capability present\n         1,    0,  ECX,     17, pcid, Process-Context Identifiers feature present\n         1,    0,  ECX,     18, dca, Prefetching data from a memory mapped device supported\n         1,    0,  ECX,     19, sse4_1, SSE4.1 feature present\n         1,    0,  ECX,     20, sse4_2, SSE4.2 feature present\n         1,    0,  ECX,     21, x2apic, x2APIC supported\n         1,    0,  ECX,     22, movbe, MOVBE instruction supported\n         1,    0,  ECX,     23, popcnt, POPCNT instruction supported\n         1,    0,  ECX,     24, tsc_deadline_timer, LAPIC supports one-shot operation using a TSC deadline value\n         1,    0,  ECX,     25, aesni, AESNI instruction supported\n         1,    0,  ECX,     26, xsave, XSAVE/XRSTOR processor extended states (XSETBV/XGETBV/XCR0)\n         1,    0,  ECX,     27, osxsave, OS has set CR4.OSXSAVE bit to enable XSETBV/XGETBV/XCR0\n         1,    0,  ECX,     28, avx, AVX instruction supported\n         1,    0,  ECX,     29, f16c, 16-bit floating-point conversion instruction supported\n         1,    0,  ECX,     30, rdrand, RDRAND instruction supported\n\n         1,    0,  EDX,      0, fpu, x87 FPU on chip\n         1,    0,  EDX,      1, vme, Virtual-8086 Mode Enhancement\n         1,    0,  EDX,      2, de, Debugging Extensions\n         1,    0,  EDX,      3, pse, Page Size Extensions\n         1,    0,  EDX,      4, tsc, Time Stamp Counter\n         1,    0,  EDX,      5, msr, RDMSR and WRMSR Support\n         1,    0,  EDX,      6, pae, Physical Address Extensions\n         1,    0,  EDX,      7, mce, Machine Check Exception\n         1,    0,  EDX,      8, cx8, CMPXCHG8B instr\n         1,    0,  EDX,      9, apic, APIC on Chip\n         1,    0,  EDX,     11, sep, SYSENTER and SYSEXIT instrs\n         1,    0,  EDX,     12, mtrr, Memory Type Range Registers\n         1,    0,  EDX,     13, pge, Page Global Bit\n         1,    0,  EDX,     14, mca, Machine Check Architecture\n         1,    0,  EDX,     15, cmov, Conditional Move Instrs\n         1,    0,  EDX,     16, pat, Page Attribute Table\n         1,    0,  EDX,     17, pse36, 36-Bit Page Size Extension\n         1,    0,  EDX,     18, psn, Processor Serial Number\n         1,    0,  EDX,     19, clflush, CLFLUSH instr\n#         1,    0,  EDX,     20,\n         1,    0,  EDX,     21, ds, Debug Store\n         1,    0,  EDX,     22, acpi, Thermal Monitor and Software Controlled Clock Facilities\n         1,    0,  EDX,     23, mmx, Intel MMX Technology\n         1,    0,  EDX,     24, fxsr, XSAVE and FXRSTOR Instrs\n         1,    0,  EDX,     25, sse, SSE\n         1,    0,  EDX,     26, sse2, SSE2\n         1,    0,  EDX,     27, ss, Self Snoop\n         1,    0,  EDX,     28, hit, Max APIC IDs\n         1,    0,  EDX,     29, tm, Thermal Monitor\n#         1,    0,  EDX,     30,\n         1,    0,  EDX,     31, pbe, Pending Break Enable\n\n# Leaf 02H\n# cache and TLB descriptor info\n\n# Leaf 03H\n# Precessor Serial Number, introduced on Pentium III, not valid for\n# latest models\n\n# Leaf 04H\n# thread/core and cache topology\n         4,    0,  EAX,    4:0, cache_type, Cache type like instr/data or unified\n         4,    0,  EAX,    7:5, cache_level, Cache Level (starts at 1)\n         4,    0,  EAX,      8, cache_self_init, Cache Self Initialization\n         4,    0,  EAX,      9, fully_associate, Fully Associative cache\n#         4,    0,  EAX,  13:10, resvd, resvd\n         4,    0,  EAX,  25:14, max_logical_id, Max number of addressable IDs for logical processors sharing the cache\n         4,    0,  EAX,  31:26, max_phy_id, Max number of addressable IDs for processors in phy package\n\n         4,    0,  EBX,   11:0, cache_linesize, Size of a cache line in bytes\n         4,    0,  EBX,  21:12, cache_partition, Physical Line partitions\n         4,    0,  EBX,  31:22, cache_ways, Ways of associativity\n         4,    0,  ECX,   31:0, cache_sets, Number of Sets - 1\n         4,    0,  EDX,      0, c_wbinvd, 1 means WBINVD/INVD is not ganranteed to act upon lower level caches of non-originating threads sharing this cache\n         4,    0,  EDX,      1, c_incl, Whether cache is inclusive of lower cache level\n         4,    0,  EDX,      2, c_comp_index, Complex Cache Indexing\n\n# Leaf 05H\n# MONITOR/MWAIT\n\t 5,    0,  EAX,   15:0, min_mon_size, Smallest monitor line size in bytes\n\t 5,    0,  EBX,   15:0, max_mon_size, Largest monitor line size in bytes\n\t 5,    0,  ECX,      0, mwait_ext, Enum of Monitor-Mwait extensions supported\n\t 5,    0,  ECX,      1, mwait_irq_break, Largest monitor line size in bytes\n\t 5,    0,  EDX,    3:0, c0_sub_stats, Number of C0* sub C-states supported using MWAIT\n\t 5,    0,  EDX,    7:4, c1_sub_stats, Number of C1* sub C-states supported using MWAIT\n\t 5,    0,  EDX,   11:8, c2_sub_stats, Number of C2* sub C-states supported using MWAIT\n\t 5,    0,  EDX,  15:12, c3_sub_stats, Number of C3* sub C-states supported using MWAIT\n\t 5,    0,  EDX,  19:16, c4_sub_stats, Number of C4* sub C-states supported using MWAIT\n\t 5,    0,  EDX,  23:20, c5_sub_stats, Number of C5* sub C-states supported using MWAIT\n\t 5,    0,  EDX,  27:24, c6_sub_stats, Number of C6* sub C-states supported using MWAIT\n\t 5,    0,  EDX,  31:28, c7_sub_stats, Number of C7* sub C-states supported using MWAIT\n\n# Leaf 06H\n# Thermal & Power Management\n\n\t 6,    0,  EAX,      0, dig_temp, Digital temperature sensor supported\n\t 6,    0,  EAX,      1, turbo, Intel Turbo Boost\n\t 6,    0,  EAX,      2, arat, Always running APIC timer\n#\t 6,    0,  EAX,      3, resv, Reserved\n\t 6,    0,  EAX,      4, pln, Power limit notifications supported\n\t 6,    0,  EAX,      5, ecmd, Clock modulation duty cycle extension supported\n\t 6,    0,  EAX,      6, ptm, Package thermal management supported\n\t 6,    0,  EAX,      7, hwp, HWP base register\n\t 6,    0,  EAX,      8, hwp_notify, HWP notification\n\t 6,    0,  EAX,      9, hwp_act_window, HWP activity window\n\t 6,    0,  EAX,     10, hwp_energy, HWP energy performance preference\n\t 6,    0,  EAX,     11, hwp_pkg_req, HWP package level request\n#\t 6,    0,  EAX,     12, resv, Reserved\n\t 6,    0,  EAX,     13, hdc, HDC base registers supported\n\t 6,    0,  EAX,     14, turbo3, Turbo Boost Max 3.0\n\t 6,    0,  EAX,     15, hwp_cap, Highest Performance change supported\n\t 6,    0,  EAX,     16, hwp_peci, HWP PECI override is supported\n\t 6,    0,  EAX,     17, hwp_flex, Flexible HWP is supported\n\t 6,    0,  EAX,     18, hwp_fast, Fast access mode for the IA32_HWP_REQUEST MSR is supported\n#\t 6,    0,  EAX,     19, resv, Reserved\n\t 6,    0,  EAX,     20, hwp_ignr, Ignoring Idle Logical Processor HWP request is supported\n\n\t 6,    0,  EBX,    3:0, therm_irq_thresh, Number of Interrupt Thresholds in Digital Thermal Sensor\n\t 6,    0,  ECX,      0, aperfmperf, Presence of IA32_MPERF and IA32_APERF\n\t 6,    0,  ECX,      3, energ_bias, Performance-energy bias preference supported\n\n# Leaf 07H\n#\tECX == 0\n# AVX512 refers to https://en.wikipedia.org/wiki/AVX-512\n# XXX: Do we really need to enumerate each and every AVX512 sub features\n\n\t 7,    0,  EBX,      0, fsgsbase, RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE supported\n\t 7,    0,  EBX,      1, tsc_adjust, TSC_ADJUST MSR supported\n\t 7,    0,  EBX,      2, sgx, Software Guard Extensions\n\t 7,    0,  EBX,      3, bmi1, BMI1\n\t 7,    0,  EBX,      4, hle, Hardware Lock Elision\n\t 7,    0,  EBX,      5, avx2, AVX2\n#\t 7,    0,  EBX,      6, fdp_excp_only, x87 FPU Data Pointer updated only on x87 exceptions\n\t 7,    0,  EBX,      7, smep, Supervisor-Mode Execution Prevention\n\t 7,    0,  EBX,      8, bmi2, BMI2\n\t 7,    0,  EBX,      9, rep_movsb, Enhanced REP MOVSB/STOSB\n\t 7,    0,  EBX,     10, invpcid, INVPCID instruction\n\t 7,    0,  EBX,     11, rtm, Restricted Transactional Memory\n\t 7,    0,  EBX,     12, rdt_m, Intel RDT Monitoring capability\n\t 7,    0,  EBX,     13, depc_fpu_cs_ds, Deprecates FPU CS and FPU DS\n\t 7,    0,  EBX,     14, mpx, Memory Protection Extensions\n\t 7,    0,  EBX,     15, rdt_a, Intel RDT Allocation capability\n\t 7,    0,  EBX,     16, avx512f, AVX512 Foundation instr\n\t 7,    0,  EBX,     17, avx512dq, AVX512 Double and Quadword AVX512 instr\n\t 7,    0,  EBX,     18, rdseed, RDSEED instr\n\t 7,    0,  EBX,     19, adx, ADX instr\n\t 7,    0,  EBX,     20, smap, Supervisor Mode Access Prevention\n\t 7,    0,  EBX,     21, avx512ifma, AVX512 Integer Fused Multiply Add\n#\t 7,    0,  EBX,     22, resvd, resvd\n\t 7,    0,  EBX,     23, clflushopt, CLFLUSHOPT instr\n\t 7,    0,  EBX,     24, clwb, CLWB instr\n\t 7,    0,  EBX,     25, intel_pt, Intel Processor Trace instr\n\t 7,    0,  EBX,     26, avx512pf, Prefetch\n\t 7,    0,  EBX,     27, avx512er, AVX512 Exponent Reciproca instr\n\t 7,    0,  EBX,     28, avx512cd, AVX512 Conflict Detection instr\n\t 7,    0,  EBX,     29, sha, Intel Secure Hash Algorithm Extensions instr\n\t 7,    0,  EBX,     30, avx512bw, AVX512 Byte & Word instr\n\t 7,    0,  EBX,     31, avx512vl, AVX512 Vector Length Extentions (VL)\n\t 7,    0,  ECX,      0, prefetchwt1, X\n\t 7,    0,  ECX,      1, avx512vbmi, AVX512 Vector Byte Manipulation Instructions\n\t 7,    0,  ECX,      2, umip, User-mode Instruction Prevention\n\n\t 7,    0,  ECX,      3, pku, Protection Keys for User-mode pages\n\t 7,    0,  ECX,      4, ospke, CR4 PKE set to enable protection keys\n#\t 7,    0,  ECX,   16:5, resvd, resvd\n\t 7,    0,  ECX,  21:17, mawau, The value of MAWAU used by the BNDLDX and BNDSTX instructions in 64-bit mode\n\t 7,    0,  ECX,     22, rdpid, RDPID and IA32_TSC_AUX\n#\t 7,    0,  ECX,  29:23, resvd, resvd\n\t 7,    0,  ECX,     30, sgx_lc, SGX Launch Configuration\n#\t 7,    0,  ECX,     31, resvd, resvd\n\n# Leaf 08H\n#\n\n\n# Leaf 09H\n# Direct Cache Access (DCA) information\n\t 9,    0,  ECX,   31:0, dca_cap, The value of IA32_PLATFORM_DCA_CAP\n\n# Leaf 0AH\n# Architectural Performance Monitoring\n#\n# Do we really need to print out the PMU related stuff?\n# Does normal user really care about it?\n#\n       0xA,    0,  EAX,    7:0, pmu_ver, Performance Monitoring Unit version\n       0xA,    0,  EAX,   15:8, pmu_gp_cnt_num, Numer of general-purose PMU counters per logical CPU\n       0xA,    0,  EAX,  23:16, pmu_cnt_bits, Bit wideth of PMU counter\n       0xA,    0,  EAX,  31:24, pmu_ebx_bits, Length of EBX bit vector to enumerate PMU events\n\n       0xA,    0,  EBX,      0, pmu_no_core_cycle_evt, Core cycle event not available\n       0xA,    0,  EBX,      1, pmu_no_instr_ret_evt, Instruction retired event not available\n       0xA,    0,  EBX,      2, pmu_no_ref_cycle_evt, Reference cycles event not available\n       0xA,    0,  EBX,      3, pmu_no_llc_ref_evt, Last-level cache reference event not available\n       0xA,    0,  EBX,      4, pmu_no_llc_mis_evt, Last-level cache misses event not available\n       0xA,    0,  EBX,      5, pmu_no_br_instr_ret_evt, Branch instruction retired event not available\n       0xA,    0,  EBX,      6, pmu_no_br_mispredict_evt, Branch mispredict retired event not available\n\n       0xA,    0,  ECX,    4:0, pmu_fixed_cnt_num, Performance Monitoring Unit version\n       0xA,    0,  ECX,   12:5, pmu_fixed_cnt_bits, Numer of PMU counters per logical CPU\n\n# Leaf 0BH\n# Extended Topology Enumeration Leaf\n#\n\n       0xB,    0,  EAX,    4:0, id_shift, Number of bits to shift right on x2APIC ID to get a unique topology ID of the next level type\n       0xB,    0,  EBX,   15:0, cpu_nr, Number of logical processors at this level type\n       0xB,    0,  ECX,   15:8, lvl_type, 0-Invalid 1-SMT 2-Core\n       0xB,    0,  EDX,   31:0, x2apic_id, x2APIC ID the current logical processor\n\n\n# Leaf 0DH\n# Processor Extended State\n\n       0xD,    0,  EAX,      0, x87, X87 state\n       0xD,    0,  EAX,      1, sse, SSE state\n       0xD,    0,  EAX,      2, avx, AVX state\n       0xD,    0,  EAX,    4:3, mpx, MPX state\n       0xD,    0,  EAX,    7:5, avx512, AVX-512 state\n       0xD,    0,  EAX,      9, pkru, PKRU state\n\n       0xD,    0,  EBX,   31:0, max_sz_xcr0, Maximum size (bytes) required by enabled features in XCR0\n       0xD,    0,  ECX,   31:0, max_sz_xsave, Maximum size (bytes) of the XSAVE/XRSTOR save area\n\n       0xD,    1,  EAX,      0, xsaveopt, XSAVEOPT available\n       0xD,    1,  EAX,      1, xsavec, XSAVEC and compacted form supported\n       0xD,    1,  EAX,      2, xgetbv, XGETBV supported\n       0xD,    1,  EAX,      3, xsaves, XSAVES/XRSTORS and IA32_XSS supported\n\n       0xD,    1,  EBX,   31:0, max_sz_xcr0, Maximum size (bytes) required by enabled features in XCR0\n       0xD,    1,  ECX,      8, pt, PT state\n       0xD,    1,  ECX,      11, cet_usr, CET user state\n       0xD,    1,  ECX,      12, cet_supv, CET supervisor state\n       0xD,    1,  ECX,      13, hdc, HDC state\n       0xD,    1,  ECX,      16, hwp, HWP state\n\n# Leaf 0FH\n# Intel RDT Monitoring\n\n       0xF,    0,  EBX,   31:0, rmid_range, Maximum range (zero-based) of RMID within this physical processor of all types\n       0xF,    0,  EDX,      1, l3c_rdt_mon, L3 Cache RDT Monitoring supported\n\n       0xF,    1,  ECX,   31:0, rmid_range, Maximum range (zero-based) of RMID of this types\n       0xF,    1,  EDX,      0, l3c_ocp_mon, L3 Cache occupancy Monitoring supported\n       0xF,    1,  EDX,      1, l3c_tbw_mon, L3 Cache Total Bandwidth Monitoring supported\n       0xF,    1,  EDX,      2, l3c_lbw_mon, L3 Cache Local Bandwidth Monitoring supported\n\n# Leaf 10H\n# Intel RDT Allocation\n\n      0x10,    0,  EBX,      1, l3c_rdt_alloc, L3 Cache Allocation supported\n      0x10,    0,  EBX,      2, l2c_rdt_alloc, L2 Cache Allocation supported\n      0x10,    0,  EBX,      3, mem_bw_alloc, Memory Bandwidth Allocation supported\n\n\n# Leaf 12H\n# SGX Capability\n#\n# Some detailed SGX features not added yet\n\n      0x12,    0,  EAX,      0, sgx1, L3 Cache Allocation supported\n      0x12,    1,  EAX,      0, sgx2, L3 Cache Allocation supported\n\n\n# Leaf 14H\n# Intel Processor Tracer\n#\n\n# Leaf 15H\n# Time Stamp Counter and Nominal Core Crystal Clock Information\n\n      0x15,    0,  EAX,   31:0, tsc_denominator, The denominator of the TSC/\u201dcore crystal clock\u201d ratio\n      0x15,    0,  EBX,   31:0, tsc_numerator, The numerator of the TSC/\u201dcore crystal clock\u201d ratio\n      0x15,    0,  ECX,   31:0, nom_freq, Nominal frequency of the core crystal clock in Hz\n\n# Leaf 16H\n# Processor Frequency Information\n\n      0x16,    0,  EAX,   15:0, cpu_base_freq, Processor Base Frequency in MHz\n      0x16,    0,  EBX,   15:0, cpu_max_freq, Maximum Frequency in MHz\n      0x16,    0,  ECX,   15:0, bus_freq, Bus (Reference) Frequency in MHz\n\n# Leaf 17H\n# System-On-Chip Vendor Attribute\n\n      0x17,    0,  EAX,   31:0, max_socid, Maximum input value of supported sub-leaf\n      0x17,    0,  EBX,   15:0, soc_vid, SOC Vendor ID\n      0x17,    0,  EBX,     16, std_vid, SOC Vendor ID is assigned via an industry standard scheme\n      0x17,    0,  ECX,   31:0, soc_pid, SOC Project ID assigned by vendor\n      0x17,    0,  EDX,   31:0, soc_sid, SOC Stepping ID\n\n# Leaf 18H\n# Deterministic Address Translation Parameters\n\n\n# Leaf 19H\n# Key Locker Leaf\n\n\n# Leaf 1AH\n# Hybrid Information\n\n      0x1A,    0,  EAX,  31:24, core_type, 20H-Intel_Atom 40H-Intel_Core\n\n\n# Leaf 1FH\n# V2 Extended Topology - A preferred superset to leaf 0BH\n\n\n# According to SDM\n# 40000000H - 4FFFFFFFH is invalid range\n\n# Leaf 80000001H\n# Extended Processor Signature and Feature Bits\n\n0x80000001,    0,  EAX,  27:20, extfamily, Extended family\n0x80000001,    0,  EAX,  19:16, extmodel, Extended model\n0x80000001,    0,  EAX,   11:8, basefamily, Description of Family\n0x80000001,    0,  EAX,   11:8, basemodel, Model numbers vary with product\n0x80000001,    0,  EAX,    3:0, stepping, Processor stepping (revision) for a specific model\n\n0x80000001,    0,  EBX,  31:28, pkgtype, Specifies the package type\n\n0x80000001,    0,  ECX,      0, lahf_lm, LAHF/SAHF available in 64-bit mode\n0x80000001,    0,  ECX,      1, cmplegacy, Core multi-processing legacy mode\n0x80000001,    0,  ECX,      2, svm, Indicates support for: VMRUN, VMLOAD, VMSAVE, CLGI, VMMCALL, and INVLPGA\n0x80000001,    0,  ECX,      3, extapicspace, Extended APIC register space\n0x80000001,    0,  ECX,      4, altmovecr8, Indicates support for LOCK MOV CR0 means MOV CR8\n0x80000001,    0,  ECX,      5, lzcnt, LZCNT\n0x80000001,    0,  ECX,      6, sse4a, EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support\n0x80000001,    0,  ECX,      7, misalignsse, Misaligned SSE Mode\n0x80000001,    0,  ECX,      8, prefetchw, PREFETCHW\n0x80000001,    0,  ECX,      9, osvw, OS Visible Work-around support\n0x80000001,    0,  ECX,     10, ibs, Instruction Based Sampling\n0x80000001,    0,  ECX,     11, xop, Extended operation support\n0x80000001,    0,  ECX,     12, skinit, SKINIT and STGI support\n0x80000001,    0,  ECX,     13, wdt, Watchdog timer support\n0x80000001,    0,  ECX,     15, lwp, Lightweight profiling support\n0x80000001,    0,  ECX,     16, fma4, Four-operand FMA instruction support\n0x80000001,    0,  ECX,     17, tce, Translation cache extension\n0x80000001,    0,  ECX,     22, TopologyExtensions, Indicates support for Core::X86::Cpuid::CachePropEax0 and Core::X86::Cpuid::ExtApicId\n0x80000001,    0,  ECX,     23, perfctrextcore, Indicates support for Core::X86::Msr::PERF_CTL0 - 5 and Core::X86::Msr::PERF_CTR\n0x80000001,    0,  ECX,     24, perfctrextdf, Indicates support for Core::X86::Msr::DF_PERF_CTL and Core::X86::Msr::DF_PERF_CTR\n0x80000001,    0,  ECX,     26, databreakpointextension, Indicates data breakpoint support for Core::X86::Msr::DR0_ADDR_MASK, Core::X86::Msr::DR1_ADDR_MASK, Core::X86::Msr::DR2_ADDR_MASK and Core::X86::Msr::DR3_ADDR_MASK\n0x80000001,    0,  ECX,     27, perftsc, Performance time-stamp counter supported\n0x80000001,    0,  ECX,     28, perfctrextllc, Indicates support for L3 performance counter extensions\n0x80000001,    0,  ECX,     29, mwaitextended, MWAITX and MONITORX capability is supported\n0x80000001,    0,  ECX,     30, admskextn, Indicates support for address mask extension (to 32 bits and to all 4 DRs) for instruction breakpoints\n\n0x80000001,    0,  EDX,      0, fpu, x87 floating point unit on-chip\n0x80000001,    0,  EDX,      1, vme, Virtual-mode enhancements\n0x80000001,    0,  EDX,      2, de, Debugging extensions, IO breakpoints, CR4.DE\n0x80000001,    0,  EDX,      3, pse, Page-size extensions (4 MB pages)\n0x80000001,    0,  EDX,      4, tsc, Time stamp counter, RDTSC/RDTSCP instructions, CR4.TSD\n0x80000001,    0,  EDX,      5, msr, Model-specific registers (MSRs), with RDMSR and WRMSR instructions\n0x80000001,    0,  EDX,      6, pae, Physical-address extensions (PAE)\n0x80000001,    0,  EDX,      7, mce, Machine Check Exception, CR4.MCE\n0x80000001,    0,  EDX,      8, cmpxchg8b, CMPXCHG8B instruction\n0x80000001,    0,  EDX,      9, apic, advanced programmable interrupt controller (APIC) exists and is enabled\n0x80000001,    0,  EDX,     11, sysret, SYSCALL/SYSRET supported\n0x80000001,    0,  EDX,     12, mtrr, Memory-type range registers\n0x80000001,    0,  EDX,     13, pge, Page global extension, CR4.PGE\n0x80000001,    0,  EDX,     14, mca, Machine check architecture, MCG_CAP\n0x80000001,    0,  EDX,     15, cmov, Conditional move instructions, CMOV, FCOMI, FCMOV\n0x80000001,    0,  EDX,     16, pat, Page attribute table\n0x80000001,    0,  EDX,     17, pse36, Page-size extensions\n0x80000001,    0,  EDX,     20, exec_dis, Execute Disable Bit available\n0x80000001,    0,  EDX,     22, mmxext, AMD extensions to MMX instructions\n0x80000001,    0,  EDX,     23, mmx, MMX instructions\n0x80000001,    0,  EDX,     24, fxsr, FXSAVE and FXRSTOR instructions\n0x80000001,    0,  EDX,     25, ffxsr, FXSAVE and FXRSTOR instruction optimizations\n0x80000001,    0,  EDX,     26, 1gb_page, 1GB page supported\n0x80000001,    0,  EDX,     27, rdtscp, RDTSCP and IA32_TSC_AUX are available\n0x80000001,    0,  EDX,     29, lm, 64b Architecture supported\n0x80000001,    0,  EDX,     30, threednowext, AMD extensions to 3DNow! instructions\n0x80000001,    0,  EDX,     31, threednow, 3DNow! instructions\n\n# Leaf 80000002H/80000003H/80000004H\n# Processor Brand String\n\n# Leaf 80000005H\n# Reserved\n\n# Leaf 80000006H\n# Extended L2 Cache Features\n\n0x80000006,    0,  ECX,    7:0, clsize, Cache Line size in bytes\n0x80000006,    0,  ECX,  15:12, l2c_assoc, L2 Associativity\n0x80000006,    0,  ECX,  31:16, csize, Cache size in 1K units\n\n\n# Leaf 80000007H\n\n0x80000007,    0,  EDX,      8, nonstop_tsc, Invariant TSC available\n\n\n# Leaf 80000008H\n\n0x80000008,    0,  EAX,    7:0, phy_adr_bits, Physical Address Bits\n0x80000008,    0,  EAX,   15:8, lnr_adr_bits, Linear Address Bits\n0x80000007,    0,  EBX,      9, wbnoinvd, WBNOINVD\n\n# 0x8000001E\n# EAX: Extended APIC ID\n0x8000001E,\t0, EAX,   31:0, extended_apic_id, Extended APIC ID\n# EBX: Core Identifiers\n0x8000001E,\t0, EBX,    7:0, core_id, Identifies the logical core ID\n0x8000001E,\t0, EBX,   15:8, threads_per_core, The number of threads per core is threads_per_core + 1\n# ECX: Node Identifiers\n0x8000001E,\t0, ECX,    7:0, node_id, Node ID\n0x8000001E,\t0, ECX,   10:8, nodes_per_processor, Nodes per processor { 0: 1 node, else reserved }\n\n# 8000001F: AMD Secure Encryption\n0x8000001F,\t0, EAX,\t     0, sme,\tSecure Memory Encryption\n0x8000001F,\t0, EAX,      1, sev,\tSecure Encrypted Virtualization\n0x8000001F,\t0, EAX,      2, vmpgflush, VM Page Flush MSR\n0x8000001F,\t0, EAX,      3, seves, SEV Encrypted State\n0x8000001F,\t0, EBX,    5:0, c-bit, Page table bit number used to enable memory encryption\n0x8000001F,\t0, EBX,   11:6, mem_encrypt_physaddr_width, Reduction of physical address space in bits with SME enabled\n0x8000001F,\t0, ECX,   31:0, num_encrypted_guests, Maximum ASID value that may be used for an SEV-enabled guest\n0x8000001F,\t0, EDX,   31:0, minimum_sev_asid, Minimum ASID value that must be used for an SEV-enabled, SEV-ES-disabled guest\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}