// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vcore__Syms.h"
#include "Vcore_ifu.h"

VL_ATTR_COLD void Vcore_ifu___configure_coverage(Vcore_ifu* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vcore__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vcore_ifu___configure_coverage\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 5, 13, "", "v_toggle/ifu", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 6, 13, "", "v_toggle/ifu", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 8, 22, "", "v_toggle/ifu", "inspect_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 9, 22, "", "v_toggle/ifu", "pc_rtvec[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 12, 24, "", "v_toggle/ifu", "ifu_o_ir[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 13, 27, "", "v_toggle/ifu", "ifu_o_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 14, 22, "", "v_toggle/ifu", "ifu_o_rs1idx[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 14, 22, "", "v_toggle/ifu", "ifu_o_rs1idx[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 14, 22, "", "v_toggle/ifu", "ifu_o_rs1idx[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 14, 22, "", "v_toggle/ifu", "ifu_o_rs1idx[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 14, 22, "", "v_toggle/ifu", "ifu_o_rs1idx[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 15, 22, "", "v_toggle/ifu", "ifu_o_rs2idx[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 15, 22, "", "v_toggle/ifu", "ifu_o_rs2idx[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 15, 22, "", "v_toggle/ifu", "ifu_o_rs2idx[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 15, 22, "", "v_toggle/ifu", "ifu_o_rs2idx[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 15, 22, "", "v_toggle/ifu", "ifu_o_rs2idx[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 16, 33, "", "v_toggle/ifu", "ifu_o_prdt_taken", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 17, 13, "", "v_toggle/ifu", "ifu_o_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 18, 13, "", "v_toggle/ifu", "ifu_o_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 21, 13, "", "v_toggle/ifu", "ifu_req_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 22, 13, "", "v_toggle/ifu", "ifu_req_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 23, 27, "", "v_toggle/ifu", "ifu_req_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 25, 13, "", "v_toggle/ifu", "ifu_rsp_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 26, 13, "", "v_toggle/ifu", "ifu_rsp_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 27, 24, "", "v_toggle/ifu", "ifu_rsp_instr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 28, 13, "", "v_toggle/ifu", "ifu_o_pc_vld", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 30, 30, "", "v_toggle/ifu", "rf2ifu_x1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "/home/pro/ysyx/ysyx-workbench/npc/vsrc/ifu.v", 31, 30, "", "v_toggle/ifu", "rf2ifu_rs1[31]", "");
}
