
HackKosice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bf4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08004cb0  08004cb0  00014cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d60  08004d60  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004d60  08004d60  00014d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d68  08004d68  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d68  08004d68  00014d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d6c  08004d6c  00014d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004d70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  2000000c  08004d7c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  08004d7c  000201e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001631b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000297a  00000000  00000000  0003634f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b0  00000000  00000000  00038cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011a8  00000000  00000000  00039f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d291  00000000  00000000  0003b128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016865  00000000  00000000  000583b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0213  00000000  00000000  0006ec1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012ee31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004460  00000000  00000000  0012ee84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004c98 	.word	0x08004c98

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08004c98 	.word	0x08004c98

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b087      	sub	sp, #28
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000622:	f000 fe5b 	bl	80012dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000626:	f000 f899 	bl	800075c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062a:	f000 fa17 	bl	8000a5c <MX_GPIO_Init>
  MX_I2C1_Init();
 800062e:	f000 f8dd 	bl	80007ec <MX_I2C1_Init>
  MX_TIM2_Init();
 8000632:	f000 f91b 	bl	800086c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000636:	f000 f96d 	bl	8000914 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800063a:	f000 f9c1 	bl	80009c0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

//  MX_I2C1_Init();
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 800063e:	2064      	movs	r0, #100	; 0x64
 8000640:	f000 fed2 	bl	80013e8 <HAL_Delay>
  LED12A1_Init();
 8000644:	f000 fc0c 	bl	8000e60 <LED12A1_Init>
  int err0 = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	60bb      	str	r3, [r7, #8]
  int err1 = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	607b      	str	r3, [r7, #4]
  int lol = &LED1202Obj;
 8000650:	4b3e      	ldr	r3, [pc, #248]	; (800074c <main+0x130>)
 8000652:	603b      	str	r3, [r7, #0]

  NumOfDev = LED12A1_ScanAvailDevice( &LED1202Obj ,DevAddrArray);
 8000654:	4a3e      	ldr	r2, [pc, #248]	; (8000750 <main+0x134>)
 8000656:	4b3d      	ldr	r3, [pc, #244]	; (800074c <main+0x130>)
 8000658:	0011      	movs	r1, r2
 800065a:	0018      	movs	r0, r3
 800065c:	f000 fd7e 	bl	800115c <LED12A1_ScanAvailDevice>
 8000660:	0003      	movs	r3, r0
 8000662:	b2da      	uxtb	r2, r3
 8000664:	4b3b      	ldr	r3, [pc, #236]	; (8000754 <main+0x138>)
 8000666:	701a      	strb	r2, [r3, #0]
    for (uint8_t dev = 0;dev<NumOfDev;dev++)
 8000668:	2317      	movs	r3, #23
 800066a:	18fb      	adds	r3, r7, r3
 800066c:	2200      	movs	r2, #0
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	e014      	b.n	800069c <main+0x80>
    {
      LED12A1_DeviceEnable(&LED1202Obj , (TypedefEnumDevAddr)(LED_DEVICE1 + dev));
 8000672:	2417      	movs	r4, #23
 8000674:	193b      	adds	r3, r7, r4
 8000676:	781a      	ldrb	r2, [r3, #0]
 8000678:	4b34      	ldr	r3, [pc, #208]	; (800074c <main+0x130>)
 800067a:	0011      	movs	r1, r2
 800067c:	0018      	movs	r0, r3
 800067e:	f000 fce3 	bl	8001048 <LED12A1_DeviceEnable>
      LED12A1_ChannelDisable( &LED1202Obj , LED_CHANNEL_ALL , (TypedefEnumDevAddr)( LED_DEVICE1 + dev));
 8000682:	193b      	adds	r3, r7, r4
 8000684:	781a      	ldrb	r2, [r3, #0]
 8000686:	4934      	ldr	r1, [pc, #208]	; (8000758 <main+0x13c>)
 8000688:	4b30      	ldr	r3, [pc, #192]	; (800074c <main+0x130>)
 800068a:	0018      	movs	r0, r3
 800068c:	f000 fdff 	bl	800128e <LED12A1_ChannelDisable>
    for (uint8_t dev = 0;dev<NumOfDev;dev++)
 8000690:	0021      	movs	r1, r4
 8000692:	187b      	adds	r3, r7, r1
 8000694:	781a      	ldrb	r2, [r3, #0]
 8000696:	187b      	adds	r3, r7, r1
 8000698:	3201      	adds	r2, #1
 800069a:	701a      	strb	r2, [r3, #0]
 800069c:	4b2d      	ldr	r3, [pc, #180]	; (8000754 <main+0x138>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2217      	movs	r2, #23
 80006a2:	18ba      	adds	r2, r7, r2
 80006a4:	7812      	ldrb	r2, [r2, #0]
 80006a6:	429a      	cmp	r2, r3
 80006a8:	d3e3      	bcc.n	8000672 <main+0x56>
    }
  /* USER CODE END 2 */
    int dev = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	613b      	str	r3, [r7, #16]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	    for (dev = 0;dev<NumOfDev;dev++)
 80006ae:	2300      	movs	r3, #0
 80006b0:	613b      	str	r3, [r7, #16]
 80006b2:	e009      	b.n	80006c8 <main+0xac>
	    {
	      LED12A1_ChannelDisable( &LED1202Obj , LED_CHANNEL_ALL , (TypedefEnumDevAddr)( LED_DEVICE1 + dev));
 80006b4:	693b      	ldr	r3, [r7, #16]
 80006b6:	b2da      	uxtb	r2, r3
 80006b8:	4927      	ldr	r1, [pc, #156]	; (8000758 <main+0x13c>)
 80006ba:	4b24      	ldr	r3, [pc, #144]	; (800074c <main+0x130>)
 80006bc:	0018      	movs	r0, r3
 80006be:	f000 fde6 	bl	800128e <LED12A1_ChannelDisable>
	    for (dev = 0;dev<NumOfDev;dev++)
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	3301      	adds	r3, #1
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	4b22      	ldr	r3, [pc, #136]	; (8000754 <main+0x138>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	001a      	movs	r2, r3
 80006ce:	693b      	ldr	r3, [r7, #16]
 80006d0:	4293      	cmp	r3, r2
 80006d2:	dbef      	blt.n	80006b4 <main+0x98>
	    }
	    HAL_Delay(300);
 80006d4:	2396      	movs	r3, #150	; 0x96
 80006d6:	005b      	lsls	r3, r3, #1
 80006d8:	0018      	movs	r0, r3
 80006da:	f000 fe85 	bl	80013e8 <HAL_Delay>
	    for (dev = 0;dev<NumOfDev;dev++)
 80006de:	2300      	movs	r3, #0
 80006e0:	613b      	str	r3, [r7, #16]
 80006e2:	e027      	b.n	8000734 <main+0x118>
	    {
	      for (uint8_t channel = 0;channel<=11;channel++)
 80006e4:	230f      	movs	r3, #15
 80006e6:	18fb      	adds	r3, r7, r3
 80006e8:	2200      	movs	r2, #0
 80006ea:	701a      	strb	r2, [r3, #0]
 80006ec:	e01a      	b.n	8000724 <main+0x108>
	      {
	        LED12A1_ChannelEnable( &LED1202Obj , (TypeDefChannel)(LED_CHANNEL_0<<channel),  (TypedefEnumDevAddr)(LED_DEVICE1+dev));
 80006ee:	240f      	movs	r4, #15
 80006f0:	193b      	adds	r3, r7, r4
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2201      	movs	r2, #1
 80006f6:	409a      	lsls	r2, r3
 80006f8:	0013      	movs	r3, r2
 80006fa:	b299      	uxth	r1, r3
 80006fc:	693b      	ldr	r3, [r7, #16]
 80006fe:	b2da      	uxtb	r2, r3
 8000700:	4b12      	ldr	r3, [pc, #72]	; (800074c <main+0x130>)
 8000702:	0018      	movs	r0, r3
 8000704:	f000 fd9c 	bl	8001240 <LED12A1_ChannelEnable>
	        LED12A1_AnalogDimming( &LED1202Obj , MAX_CH_CURRENT, channel,  (TypedefEnumDevAddr)(LED_DEVICE1+dev));
 8000708:	693b      	ldr	r3, [r7, #16]
 800070a:	b2d9      	uxtb	r1, r3
 800070c:	193b      	adds	r3, r7, r4
 800070e:	781a      	ldrb	r2, [r3, #0]
 8000710:	480e      	ldr	r0, [pc, #56]	; (800074c <main+0x130>)
 8000712:	000b      	movs	r3, r1
 8000714:	2114      	movs	r1, #20
 8000716:	f000 fd66 	bl	80011e6 <LED12A1_AnalogDimming>
	      for (uint8_t channel = 0;channel<=11;channel++)
 800071a:	193b      	adds	r3, r7, r4
 800071c:	781a      	ldrb	r2, [r3, #0]
 800071e:	193b      	adds	r3, r7, r4
 8000720:	3201      	adds	r2, #1
 8000722:	701a      	strb	r2, [r3, #0]
 8000724:	230f      	movs	r3, #15
 8000726:	18fb      	adds	r3, r7, r3
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b0b      	cmp	r3, #11
 800072c:	d9df      	bls.n	80006ee <main+0xd2>
	    for (dev = 0;dev<NumOfDev;dev++)
 800072e:	693b      	ldr	r3, [r7, #16]
 8000730:	3301      	adds	r3, #1
 8000732:	613b      	str	r3, [r7, #16]
 8000734:	4b07      	ldr	r3, [pc, #28]	; (8000754 <main+0x138>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	001a      	movs	r2, r3
 800073a:	693b      	ldr	r3, [r7, #16]
 800073c:	4293      	cmp	r3, r2
 800073e:	dbd1      	blt.n	80006e4 <main+0xc8>
	      }
	    }
	    HAL_Delay(300);
 8000740:	2396      	movs	r3, #150	; 0x96
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	0018      	movs	r0, r3
 8000746:	f000 fe4f 	bl	80013e8 <HAL_Delay>
	    for (dev = 0;dev<NumOfDev;dev++)
 800074a:	e7b0      	b.n	80006ae <main+0x92>
 800074c:	200001b4 	.word	0x200001b4
 8000750:	200001a8 	.word	0x200001a8
 8000754:	200001b2 	.word	0x200001b2
 8000758:	00000fff 	.word	0x00000fff

0800075c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800075c:	b590      	push	{r4, r7, lr}
 800075e:	b095      	sub	sp, #84	; 0x54
 8000760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000762:	2414      	movs	r4, #20
 8000764:	193b      	adds	r3, r7, r4
 8000766:	0018      	movs	r0, r3
 8000768:	233c      	movs	r3, #60	; 0x3c
 800076a:	001a      	movs	r2, r3
 800076c:	2100      	movs	r1, #0
 800076e:	f004 fa8b 	bl	8004c88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	0018      	movs	r0, r3
 8000776:	2310      	movs	r3, #16
 8000778:	001a      	movs	r2, r3
 800077a:	2100      	movs	r1, #0
 800077c:	f004 fa84 	bl	8004c88 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	0018      	movs	r0, r3
 8000786:	f002 f805 	bl	8002794 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800078a:	193b      	adds	r3, r7, r4
 800078c:	2202      	movs	r2, #2
 800078e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000790:	193b      	adds	r3, r7, r4
 8000792:	2280      	movs	r2, #128	; 0x80
 8000794:	0052      	lsls	r2, r2, #1
 8000796:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000798:	193b      	adds	r3, r7, r4
 800079a:	2200      	movs	r2, #0
 800079c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	2240      	movs	r2, #64	; 0x40
 80007a2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	2200      	movs	r2, #0
 80007a8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	0018      	movs	r0, r3
 80007ae:	f002 f83d 	bl	800282c <HAL_RCC_OscConfig>
 80007b2:	1e03      	subs	r3, r0, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80007b6:	f000 f9c7 	bl	8000b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	2207      	movs	r2, #7
 80007be:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007c0:	1d3b      	adds	r3, r7, #4
 80007c2:	2200      	movs	r2, #0
 80007c4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	2200      	movs	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	2100      	movs	r1, #0
 80007d6:	0018      	movs	r0, r3
 80007d8:	f002 fb88 	bl	8002eec <HAL_RCC_ClockConfig>
 80007dc:	1e03      	subs	r3, r0, #0
 80007de:	d001      	beq.n	80007e4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80007e0:	f000 f9b2 	bl	8000b48 <Error_Handler>
  }
}
 80007e4:	46c0      	nop			; (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b015      	add	sp, #84	; 0x54
 80007ea:	bd90      	pop	{r4, r7, pc}

080007ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007f0:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <MX_I2C1_Init+0x74>)
 80007f2:	4a1c      	ldr	r2, [pc, #112]	; (8000864 <MX_I2C1_Init+0x78>)
 80007f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80007f6:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <MX_I2C1_Init+0x74>)
 80007f8:	4a1b      	ldr	r2, [pc, #108]	; (8000868 <MX_I2C1_Init+0x7c>)
 80007fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_I2C1_Init+0x74>)
 80007fe:	2200      	movs	r2, #0
 8000800:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000802:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_I2C1_Init+0x74>)
 8000804:	2201      	movs	r2, #1
 8000806:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000808:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_I2C1_Init+0x74>)
 800080a:	2200      	movs	r2, #0
 800080c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <MX_I2C1_Init+0x74>)
 8000810:	2200      	movs	r2, #0
 8000812:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_I2C1_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800081a:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_I2C1_Init+0x74>)
 800081c:	2200      	movs	r2, #0
 800081e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_I2C1_Init+0x74>)
 8000822:	2200      	movs	r2, #0
 8000824:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <MX_I2C1_Init+0x74>)
 8000828:	0018      	movs	r0, r3
 800082a:	f001 f917 	bl	8001a5c <HAL_I2C_Init>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d001      	beq.n	8000836 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000832:	f000 f989 	bl	8000b48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000836:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <MX_I2C1_Init+0x74>)
 8000838:	2100      	movs	r1, #0
 800083a:	0018      	movs	r0, r3
 800083c:	f001 ff12 	bl	8002664 <HAL_I2CEx_ConfigAnalogFilter>
 8000840:	1e03      	subs	r3, r0, #0
 8000842:	d001      	beq.n	8000848 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000844:	f000 f980 	bl	8000b48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000848:	4b05      	ldr	r3, [pc, #20]	; (8000860 <MX_I2C1_Init+0x74>)
 800084a:	2100      	movs	r1, #0
 800084c:	0018      	movs	r0, r3
 800084e:	f001 ff55 	bl	80026fc <HAL_I2CEx_ConfigDigitalFilter>
 8000852:	1e03      	subs	r3, r0, #0
 8000854:	d001      	beq.n	800085a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000856:	f000 f977 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20000028 	.word	0x20000028
 8000864:	40005400 	.word	0x40005400
 8000868:	00303d5b 	.word	0x00303d5b

0800086c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b088      	sub	sp, #32
 8000870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000872:	2310      	movs	r3, #16
 8000874:	18fb      	adds	r3, r7, r3
 8000876:	0018      	movs	r0, r3
 8000878:	2310      	movs	r3, #16
 800087a:	001a      	movs	r2, r3
 800087c:	2100      	movs	r1, #0
 800087e:	f004 fa03 	bl	8004c88 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	0018      	movs	r0, r3
 8000886:	230c      	movs	r3, #12
 8000888:	001a      	movs	r2, r3
 800088a:	2100      	movs	r1, #0
 800088c:	f004 f9fc 	bl	8004c88 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000890:	4b1f      	ldr	r3, [pc, #124]	; (8000910 <MX_TIM2_Init+0xa4>)
 8000892:	2280      	movs	r2, #128	; 0x80
 8000894:	05d2      	lsls	r2, r2, #23
 8000896:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000898:	4b1d      	ldr	r3, [pc, #116]	; (8000910 <MX_TIM2_Init+0xa4>)
 800089a:	2200      	movs	r2, #0
 800089c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800089e:	4b1c      	ldr	r3, [pc, #112]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008a4:	4b1a      	ldr	r3, [pc, #104]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	4252      	negs	r2, r2
 80008aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ac:	4b18      	ldr	r3, [pc, #96]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008b2:	4b17      	ldr	r3, [pc, #92]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008b8:	4b15      	ldr	r3, [pc, #84]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008ba:	0018      	movs	r0, r3
 80008bc:	f002 fefc 	bl	80036b8 <HAL_TIM_Base_Init>
 80008c0:	1e03      	subs	r3, r0, #0
 80008c2:	d001      	beq.n	80008c8 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80008c4:	f000 f940 	bl	8000b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008c8:	2110      	movs	r1, #16
 80008ca:	187b      	adds	r3, r7, r1
 80008cc:	2280      	movs	r2, #128	; 0x80
 80008ce:	0152      	lsls	r2, r2, #5
 80008d0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008d2:	187a      	adds	r2, r7, r1
 80008d4:	4b0e      	ldr	r3, [pc, #56]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008d6:	0011      	movs	r1, r2
 80008d8:	0018      	movs	r0, r3
 80008da:	f002 ff45 	bl	8003768 <HAL_TIM_ConfigClockSource>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80008e2:	f000 f931 	bl	8000b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	2200      	movs	r2, #0
 80008f0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008f2:	1d3a      	adds	r2, r7, #4
 80008f4:	4b06      	ldr	r3, [pc, #24]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008f6:	0011      	movs	r1, r2
 80008f8:	0018      	movs	r0, r3
 80008fa:	f003 f931 	bl	8003b60 <HAL_TIMEx_MasterConfigSynchronization>
 80008fe:	1e03      	subs	r3, r0, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000902:	f000 f921 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	46bd      	mov	sp, r7
 800090a:	b008      	add	sp, #32
 800090c:	bd80      	pop	{r7, pc}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	2000007c 	.word	0x2000007c

08000914 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b088      	sub	sp, #32
 8000918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800091a:	2310      	movs	r3, #16
 800091c:	18fb      	adds	r3, r7, r3
 800091e:	0018      	movs	r0, r3
 8000920:	2310      	movs	r3, #16
 8000922:	001a      	movs	r2, r3
 8000924:	2100      	movs	r1, #0
 8000926:	f004 f9af 	bl	8004c88 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	0018      	movs	r0, r3
 800092e:	230c      	movs	r3, #12
 8000930:	001a      	movs	r2, r3
 8000932:	2100      	movs	r1, #0
 8000934:	f004 f9a8 	bl	8004c88 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000938:	4b1e      	ldr	r3, [pc, #120]	; (80009b4 <MX_TIM3_Init+0xa0>)
 800093a:	4a1f      	ldr	r2, [pc, #124]	; (80009b8 <MX_TIM3_Init+0xa4>)
 800093c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800093e:	4b1d      	ldr	r3, [pc, #116]	; (80009b4 <MX_TIM3_Init+0xa0>)
 8000940:	2200      	movs	r2, #0
 8000942:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000944:	4b1b      	ldr	r3, [pc, #108]	; (80009b4 <MX_TIM3_Init+0xa0>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800094a:	4b1a      	ldr	r3, [pc, #104]	; (80009b4 <MX_TIM3_Init+0xa0>)
 800094c:	4a1b      	ldr	r2, [pc, #108]	; (80009bc <MX_TIM3_Init+0xa8>)
 800094e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000950:	4b18      	ldr	r3, [pc, #96]	; (80009b4 <MX_TIM3_Init+0xa0>)
 8000952:	2200      	movs	r2, #0
 8000954:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000956:	4b17      	ldr	r3, [pc, #92]	; (80009b4 <MX_TIM3_Init+0xa0>)
 8000958:	2200      	movs	r2, #0
 800095a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800095c:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <MX_TIM3_Init+0xa0>)
 800095e:	0018      	movs	r0, r3
 8000960:	f002 feaa 	bl	80036b8 <HAL_TIM_Base_Init>
 8000964:	1e03      	subs	r3, r0, #0
 8000966:	d001      	beq.n	800096c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000968:	f000 f8ee 	bl	8000b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800096c:	2110      	movs	r1, #16
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2280      	movs	r2, #128	; 0x80
 8000972:	0152      	lsls	r2, r2, #5
 8000974:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000976:	187a      	adds	r2, r7, r1
 8000978:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <MX_TIM3_Init+0xa0>)
 800097a:	0011      	movs	r1, r2
 800097c:	0018      	movs	r0, r3
 800097e:	f002 fef3 	bl	8003768 <HAL_TIM_ConfigClockSource>
 8000982:	1e03      	subs	r3, r0, #0
 8000984:	d001      	beq.n	800098a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000986:	f000 f8df 	bl	8000b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000990:	1d3b      	adds	r3, r7, #4
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000996:	1d3a      	adds	r2, r7, #4
 8000998:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <MX_TIM3_Init+0xa0>)
 800099a:	0011      	movs	r1, r2
 800099c:	0018      	movs	r0, r3
 800099e:	f003 f8df 	bl	8003b60 <HAL_TIMEx_MasterConfigSynchronization>
 80009a2:	1e03      	subs	r3, r0, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80009a6:	f000 f8cf 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	46bd      	mov	sp, r7
 80009ae:	b008      	add	sp, #32
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	46c0      	nop			; (mov r8, r8)
 80009b4:	200000c8 	.word	0x200000c8
 80009b8:	40000400 	.word	0x40000400
 80009bc:	0000ffff 	.word	0x0000ffff

080009c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009c4:	4b23      	ldr	r3, [pc, #140]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009c6:	4a24      	ldr	r2, [pc, #144]	; (8000a58 <MX_USART2_UART_Init+0x98>)
 80009c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009ca:	4b22      	ldr	r3, [pc, #136]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009cc:	22e1      	movs	r2, #225	; 0xe1
 80009ce:	0252      	lsls	r2, r2, #9
 80009d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009d2:	4b20      	ldr	r3, [pc, #128]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d8:	4b1e      	ldr	r3, [pc, #120]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009de:	4b1d      	ldr	r3, [pc, #116]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009e4:	4b1b      	ldr	r3, [pc, #108]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009e6:	220c      	movs	r2, #12
 80009e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ea:	4b1a      	ldr	r3, [pc, #104]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f0:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009f6:	4b17      	ldr	r3, [pc, #92]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009fc:	4b15      	ldr	r3, [pc, #84]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a02:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a08:	4b12      	ldr	r3, [pc, #72]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f003 f91e 	bl	8003c4c <HAL_UART_Init>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d001      	beq.n	8000a18 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a14:	f000 f898 	bl	8000b48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a18:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f003 fec5 	bl	80047ac <HAL_UARTEx_SetTxFifoThreshold>
 8000a22:	1e03      	subs	r3, r0, #0
 8000a24:	d001      	beq.n	8000a2a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a26:	f000 f88f 	bl	8000b48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a2a:	4b0a      	ldr	r3, [pc, #40]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f003 fefc 	bl	800482c <HAL_UARTEx_SetRxFifoThreshold>
 8000a34:	1e03      	subs	r3, r0, #0
 8000a36:	d001      	beq.n	8000a3c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a38:	f000 f886 	bl	8000b48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a3c:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <MX_USART2_UART_Init+0x94>)
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f003 fe7a 	bl	8004738 <HAL_UARTEx_DisableFifoMode>
 8000a44:	1e03      	subs	r3, r0, #0
 8000a46:	d001      	beq.n	8000a4c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a48:	f000 f87e 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a4c:	46c0      	nop			; (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	20000114 	.word	0x20000114
 8000a58:	40004400 	.word	0x40004400

08000a5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a5c:	b590      	push	{r4, r7, lr}
 8000a5e:	b089      	sub	sp, #36	; 0x24
 8000a60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a62:	240c      	movs	r4, #12
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	0018      	movs	r0, r3
 8000a68:	2314      	movs	r3, #20
 8000a6a:	001a      	movs	r2, r3
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	f004 f90b 	bl	8004c88 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a72:	4b32      	ldr	r3, [pc, #200]	; (8000b3c <MX_GPIO_Init+0xe0>)
 8000a74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a76:	4b31      	ldr	r3, [pc, #196]	; (8000b3c <MX_GPIO_Init+0xe0>)
 8000a78:	2104      	movs	r1, #4
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	635a      	str	r2, [r3, #52]	; 0x34
 8000a7e:	4b2f      	ldr	r3, [pc, #188]	; (8000b3c <MX_GPIO_Init+0xe0>)
 8000a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a82:	2204      	movs	r2, #4
 8000a84:	4013      	ands	r3, r2
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	4b2c      	ldr	r3, [pc, #176]	; (8000b3c <MX_GPIO_Init+0xe0>)
 8000a8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a8e:	4b2b      	ldr	r3, [pc, #172]	; (8000b3c <MX_GPIO_Init+0xe0>)
 8000a90:	2101      	movs	r1, #1
 8000a92:	430a      	orrs	r2, r1
 8000a94:	635a      	str	r2, [r3, #52]	; 0x34
 8000a96:	4b29      	ldr	r3, [pc, #164]	; (8000b3c <MX_GPIO_Init+0xe0>)
 8000a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa2:	4b26      	ldr	r3, [pc, #152]	; (8000b3c <MX_GPIO_Init+0xe0>)
 8000aa4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000aa6:	4b25      	ldr	r3, [pc, #148]	; (8000b3c <MX_GPIO_Init+0xe0>)
 8000aa8:	2102      	movs	r1, #2
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	635a      	str	r2, [r3, #52]	; 0x34
 8000aae:	4b23      	ldr	r3, [pc, #140]	; (8000b3c <MX_GPIO_Init+0xe0>)
 8000ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ab2:	2202      	movs	r2, #2
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	603b      	str	r3, [r7, #0]
 8000ab8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aba:	23a0      	movs	r3, #160	; 0xa0
 8000abc:	05db      	lsls	r3, r3, #23
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2120      	movs	r1, #32
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f000 ffac 	bl	8001a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	2280      	movs	r2, #128	; 0x80
 8000acc:	0192      	lsls	r2, r2, #6
 8000ace:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	2288      	movs	r2, #136	; 0x88
 8000ad4:	0352      	lsls	r2, r2, #13
 8000ad6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	193b      	adds	r3, r7, r4
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ade:	193b      	adds	r3, r7, r4
 8000ae0:	4a17      	ldr	r2, [pc, #92]	; (8000b40 <MX_GPIO_Init+0xe4>)
 8000ae2:	0019      	movs	r1, r3
 8000ae4:	0010      	movs	r0, r2
 8000ae6:	f000 fd57 	bl	8001598 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000aea:	193b      	adds	r3, r7, r4
 8000aec:	2220      	movs	r2, #32
 8000aee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af0:	193b      	adds	r3, r7, r4
 8000af2:	2201      	movs	r2, #1
 8000af4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	193b      	adds	r3, r7, r4
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	193b      	adds	r3, r7, r4
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b02:	193a      	adds	r2, r7, r4
 8000b04:	23a0      	movs	r3, #160	; 0xa0
 8000b06:	05db      	lsls	r3, r3, #23
 8000b08:	0011      	movs	r1, r2
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f000 fd44 	bl	8001598 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1202_IRQ_Pin */
  GPIO_InitStruct.Pin = LED1202_IRQ_Pin;
 8000b10:	0021      	movs	r1, r4
 8000b12:	187b      	adds	r3, r7, r1
 8000b14:	2240      	movs	r2, #64	; 0x40
 8000b16:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	2288      	movs	r2, #136	; 0x88
 8000b1c:	0352      	lsls	r2, r2, #13
 8000b1e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	187b      	adds	r3, r7, r1
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LED1202_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000b26:	187b      	adds	r3, r7, r1
 8000b28:	4a06      	ldr	r2, [pc, #24]	; (8000b44 <MX_GPIO_Init+0xe8>)
 8000b2a:	0019      	movs	r1, r3
 8000b2c:	0010      	movs	r0, r2
 8000b2e:	f000 fd33 	bl	8001598 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	46bd      	mov	sp, r7
 8000b36:	b009      	add	sp, #36	; 0x24
 8000b38:	bd90      	pop	{r4, r7, pc}
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	50000800 	.word	0x50000800
 8000b44:	50000400 	.word	0x50000400

08000b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b4c:	b672      	cpsid	i
}
 8000b4e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <Error_Handler+0x8>
	...

08000b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5a:	4b0f      	ldr	r3, [pc, #60]	; (8000b98 <HAL_MspInit+0x44>)
 8000b5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <HAL_MspInit+0x44>)
 8000b60:	2101      	movs	r1, #1
 8000b62:	430a      	orrs	r2, r1
 8000b64:	641a      	str	r2, [r3, #64]	; 0x40
 8000b66:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <HAL_MspInit+0x44>)
 8000b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b72:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <HAL_MspInit+0x44>)
 8000b74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <HAL_MspInit+0x44>)
 8000b78:	2180      	movs	r1, #128	; 0x80
 8000b7a:	0549      	lsls	r1, r1, #21
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b80:	4b05      	ldr	r3, [pc, #20]	; (8000b98 <HAL_MspInit+0x44>)
 8000b82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b84:	2380      	movs	r3, #128	; 0x80
 8000b86:	055b      	lsls	r3, r3, #21
 8000b88:	4013      	ands	r3, r2
 8000b8a:	603b      	str	r3, [r7, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b002      	add	sp, #8
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	40021000 	.word	0x40021000

08000b9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b9c:	b590      	push	{r4, r7, lr}
 8000b9e:	b09d      	sub	sp, #116	; 0x74
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	235c      	movs	r3, #92	; 0x5c
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	0018      	movs	r0, r3
 8000baa:	2314      	movs	r3, #20
 8000bac:	001a      	movs	r2, r3
 8000bae:	2100      	movs	r1, #0
 8000bb0:	f004 f86a 	bl	8004c88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bb4:	2410      	movs	r4, #16
 8000bb6:	193b      	adds	r3, r7, r4
 8000bb8:	0018      	movs	r0, r3
 8000bba:	234c      	movs	r3, #76	; 0x4c
 8000bbc:	001a      	movs	r2, r3
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	f004 f862 	bl	8004c88 <memset>
  if(hi2c->Instance==I2C1)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a22      	ldr	r2, [pc, #136]	; (8000c54 <HAL_I2C_MspInit+0xb8>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d13e      	bne.n	8000c4c <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bce:	193b      	adds	r3, r7, r4
 8000bd0:	2220      	movs	r2, #32
 8000bd2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bda:	193b      	adds	r3, r7, r4
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f002 fb2f 	bl	8003240 <HAL_RCCEx_PeriphCLKConfig>
 8000be2:	1e03      	subs	r3, r0, #0
 8000be4:	d001      	beq.n	8000bea <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000be6:	f7ff ffaf 	bl	8000b48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bea:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <HAL_I2C_MspInit+0xbc>)
 8000bec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bee:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <HAL_I2C_MspInit+0xbc>)
 8000bf0:	2102      	movs	r1, #2
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	635a      	str	r2, [r3, #52]	; 0x34
 8000bf6:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <HAL_I2C_MspInit+0xbc>)
 8000bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bfa:	2202      	movs	r2, #2
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c02:	215c      	movs	r1, #92	; 0x5c
 8000c04:	187b      	adds	r3, r7, r1
 8000c06:	22c0      	movs	r2, #192	; 0xc0
 8000c08:	0092      	lsls	r2, r2, #2
 8000c0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	2212      	movs	r2, #18
 8000c10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	2200      	movs	r2, #0
 8000c16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c18:	187b      	adds	r3, r7, r1
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2206      	movs	r2, #6
 8000c22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	4a0d      	ldr	r2, [pc, #52]	; (8000c5c <HAL_I2C_MspInit+0xc0>)
 8000c28:	0019      	movs	r1, r3
 8000c2a:	0010      	movs	r0, r2
 8000c2c:	f000 fcb4 	bl	8001598 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <HAL_I2C_MspInit+0xbc>)
 8000c32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <HAL_I2C_MspInit+0xbc>)
 8000c36:	2180      	movs	r1, #128	; 0x80
 8000c38:	0389      	lsls	r1, r1, #14
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c3e:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <HAL_I2C_MspInit+0xbc>)
 8000c40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c42:	2380      	movs	r3, #128	; 0x80
 8000c44:	039b      	lsls	r3, r3, #14
 8000c46:	4013      	ands	r3, r2
 8000c48:	60bb      	str	r3, [r7, #8]
 8000c4a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c4c:	46c0      	nop			; (mov r8, r8)
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	b01d      	add	sp, #116	; 0x74
 8000c52:	bd90      	pop	{r4, r7, pc}
 8000c54:	40005400 	.word	0x40005400
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	50000400 	.word	0x50000400

08000c60 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a0d      	ldr	r2, [pc, #52]	; (8000ca4 <HAL_I2C_MspDeInit+0x44>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d113      	bne.n	8000c9a <HAL_I2C_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000c72:	4b0d      	ldr	r3, [pc, #52]	; (8000ca8 <HAL_I2C_MspDeInit+0x48>)
 8000c74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c76:	4b0c      	ldr	r3, [pc, #48]	; (8000ca8 <HAL_I2C_MspDeInit+0x48>)
 8000c78:	490c      	ldr	r1, [pc, #48]	; (8000cac <HAL_I2C_MspDeInit+0x4c>)
 8000c7a:	400a      	ands	r2, r1
 8000c7c:	63da      	str	r2, [r3, #60]	; 0x3c

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8000c7e:	2380      	movs	r3, #128	; 0x80
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	4a0b      	ldr	r2, [pc, #44]	; (8000cb0 <HAL_I2C_MspDeInit+0x50>)
 8000c84:	0019      	movs	r1, r3
 8000c86:	0010      	movs	r0, r2
 8000c88:	f000 fdf2 	bl	8001870 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8000c8c:	2380      	movs	r3, #128	; 0x80
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	4a07      	ldr	r2, [pc, #28]	; (8000cb0 <HAL_I2C_MspDeInit+0x50>)
 8000c92:	0019      	movs	r1, r3
 8000c94:	0010      	movs	r0, r2
 8000c96:	f000 fdeb 	bl	8001870 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b002      	add	sp, #8
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	40005400 	.word	0x40005400
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	ffdfffff 	.word	0xffdfffff
 8000cb0:	50000400 	.word	0x50000400

08000cb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	2380      	movs	r3, #128	; 0x80
 8000cc2:	05db      	lsls	r3, r3, #23
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d10c      	bne.n	8000ce2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cc8:	4b10      	ldr	r3, [pc, #64]	; (8000d0c <HAL_TIM_Base_MspInit+0x58>)
 8000cca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <HAL_TIM_Base_MspInit+0x58>)
 8000cce:	2101      	movs	r1, #1
 8000cd0:	430a      	orrs	r2, r1
 8000cd2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cd4:	4b0d      	ldr	r3, [pc, #52]	; (8000d0c <HAL_TIM_Base_MspInit+0x58>)
 8000cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cd8:	2201      	movs	r2, #1
 8000cda:	4013      	ands	r3, r2
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ce0:	e010      	b.n	8000d04 <HAL_TIM_Base_MspInit+0x50>
  else if(htim_base->Instance==TIM3)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <HAL_TIM_Base_MspInit+0x5c>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d10b      	bne.n	8000d04 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000cec:	4b07      	ldr	r3, [pc, #28]	; (8000d0c <HAL_TIM_Base_MspInit+0x58>)
 8000cee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <HAL_TIM_Base_MspInit+0x58>)
 8000cf2:	2102      	movs	r1, #2
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cf8:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <HAL_TIM_Base_MspInit+0x58>)
 8000cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cfc:	2202      	movs	r2, #2
 8000cfe:	4013      	ands	r3, r2
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	68bb      	ldr	r3, [r7, #8]
}
 8000d04:	46c0      	nop			; (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b004      	add	sp, #16
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	40000400 	.word	0x40000400

08000d14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d14:	b590      	push	{r4, r7, lr}
 8000d16:	b09d      	sub	sp, #116	; 0x74
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1c:	235c      	movs	r3, #92	; 0x5c
 8000d1e:	18fb      	adds	r3, r7, r3
 8000d20:	0018      	movs	r0, r3
 8000d22:	2314      	movs	r3, #20
 8000d24:	001a      	movs	r2, r3
 8000d26:	2100      	movs	r1, #0
 8000d28:	f003 ffae 	bl	8004c88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d2c:	2410      	movs	r4, #16
 8000d2e:	193b      	adds	r3, r7, r4
 8000d30:	0018      	movs	r0, r3
 8000d32:	234c      	movs	r3, #76	; 0x4c
 8000d34:	001a      	movs	r2, r3
 8000d36:	2100      	movs	r1, #0
 8000d38:	f003 ffa6 	bl	8004c88 <memset>
  if(huart->Instance==USART2)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a22      	ldr	r2, [pc, #136]	; (8000dcc <HAL_UART_MspInit+0xb8>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d13e      	bne.n	8000dc4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d46:	193b      	adds	r3, r7, r4
 8000d48:	2202      	movs	r2, #2
 8000d4a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d4c:	193b      	adds	r3, r7, r4
 8000d4e:	2200      	movs	r2, #0
 8000d50:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d52:	193b      	adds	r3, r7, r4
 8000d54:	0018      	movs	r0, r3
 8000d56:	f002 fa73 	bl	8003240 <HAL_RCCEx_PeriphCLKConfig>
 8000d5a:	1e03      	subs	r3, r0, #0
 8000d5c:	d001      	beq.n	8000d62 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d5e:	f7ff fef3 	bl	8000b48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d62:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <HAL_UART_MspInit+0xbc>)
 8000d64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d66:	4b1a      	ldr	r3, [pc, #104]	; (8000dd0 <HAL_UART_MspInit+0xbc>)
 8000d68:	2180      	movs	r1, #128	; 0x80
 8000d6a:	0289      	lsls	r1, r1, #10
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d70:	4b17      	ldr	r3, [pc, #92]	; (8000dd0 <HAL_UART_MspInit+0xbc>)
 8000d72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d74:	2380      	movs	r3, #128	; 0x80
 8000d76:	029b      	lsls	r3, r3, #10
 8000d78:	4013      	ands	r3, r2
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7e:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <HAL_UART_MspInit+0xbc>)
 8000d80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d82:	4b13      	ldr	r3, [pc, #76]	; (8000dd0 <HAL_UART_MspInit+0xbc>)
 8000d84:	2101      	movs	r1, #1
 8000d86:	430a      	orrs	r2, r1
 8000d88:	635a      	str	r2, [r3, #52]	; 0x34
 8000d8a:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <HAL_UART_MspInit+0xbc>)
 8000d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d8e:	2201      	movs	r2, #1
 8000d90:	4013      	ands	r3, r2
 8000d92:	60bb      	str	r3, [r7, #8]
 8000d94:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d96:	215c      	movs	r1, #92	; 0x5c
 8000d98:	187b      	adds	r3, r7, r1
 8000d9a:	220c      	movs	r2, #12
 8000d9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	187b      	adds	r3, r7, r1
 8000da0:	2202      	movs	r2, #2
 8000da2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000daa:	187b      	adds	r3, r7, r1
 8000dac:	2203      	movs	r2, #3
 8000dae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	2201      	movs	r2, #1
 8000db4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db6:	187a      	adds	r2, r7, r1
 8000db8:	23a0      	movs	r3, #160	; 0xa0
 8000dba:	05db      	lsls	r3, r3, #23
 8000dbc:	0011      	movs	r1, r2
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f000 fbea 	bl	8001598 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000dc4:	46c0      	nop			; (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b01d      	add	sp, #116	; 0x74
 8000dca:	bd90      	pop	{r4, r7, pc}
 8000dcc:	40004400 	.word	0x40004400
 8000dd0:	40021000 	.word	0x40021000

08000dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <NMI_Handler+0x4>

08000dda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dde:	e7fe      	b.n	8000dde <HardFault_Handler+0x4>

08000de0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000de4:	46c0      	nop			; (mov r8, r8)
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000df8:	f000 fada 	bl	80013b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dfc:	46c0      	nop			; (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e02:	b580      	push	{r7, lr}
 8000e04:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e0c:	480d      	ldr	r0, [pc, #52]	; (8000e44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e0e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e10:	f7ff fff7 	bl	8000e02 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e14:	480c      	ldr	r0, [pc, #48]	; (8000e48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e16:	490d      	ldr	r1, [pc, #52]	; (8000e4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e18:	4a0d      	ldr	r2, [pc, #52]	; (8000e50 <LoopForever+0xe>)
  movs r3, #0
 8000e1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e1c:	e002      	b.n	8000e24 <LoopCopyDataInit>

08000e1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e22:	3304      	adds	r3, #4

08000e24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e28:	d3f9      	bcc.n	8000e1e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	; (8000e54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e2c:	4c0a      	ldr	r4, [pc, #40]	; (8000e58 <LoopForever+0x16>)
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e30:	e001      	b.n	8000e36 <LoopFillZerobss>

08000e32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e34:	3204      	adds	r2, #4

08000e36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e38:	d3fb      	bcc.n	8000e32 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e3a:	f003 ff01 	bl	8004c40 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e3e:	f7ff fbed 	bl	800061c <main>

08000e42 <LoopForever>:

LoopForever:
  b LoopForever
 8000e42:	e7fe      	b.n	8000e42 <LoopForever>
  ldr   r0, =_estack
 8000e44:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000e48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e4c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e50:	08004d70 	.word	0x08004d70
  ldr r2, =_sbss
 8000e54:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e58:	200001e8 	.word	0x200001e8

08000e5c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e5c:	e7fe      	b.n	8000e5c <ADC1_COMP_IRQHandler>
	...

08000e60 <LED12A1_Init>:
/**
* @brief  LED12A1 Board Initialization 
* @retval 0 in case of success, an error code otherwise
*/
int32_t LED12A1_Init( void )
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b088      	sub	sp, #32
 8000e64:	af00      	add	r7, sp, #0
  volatile int32_t ret =  (int32_t)LED1202_OK;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61fb      	str	r3, [r7, #28]
  LED1202_IO_TypeDef ledIO;
  
  /*register SPI bus function to the component */
  ledIO.BusType = LED1202_I2C_BUS;
 8000e6a:	003b      	movs	r3, r7
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
  ledIO.Address = LED1202_I2C_ADDR;
 8000e70:	003b      	movs	r3, r7
 8000e72:	225c      	movs	r2, #92	; 0x5c
 8000e74:	711a      	strb	r2, [r3, #4]
  ledIO.Init = LED12A1_I2C_Init;
 8000e76:	003b      	movs	r3, r7
 8000e78:	4a0d      	ldr	r2, [pc, #52]	; (8000eb0 <LED12A1_Init+0x50>)
 8000e7a:	609a      	str	r2, [r3, #8]
  ledIO.DeInit = LED12A1_I2C_DeInit;
 8000e7c:	003b      	movs	r3, r7
 8000e7e:	4a0d      	ldr	r2, [pc, #52]	; (8000eb4 <LED12A1_Init+0x54>)
 8000e80:	60da      	str	r2, [r3, #12]
  ledIO.Write = LED12A1_I2C_Write;
 8000e82:	003b      	movs	r3, r7
 8000e84:	4a0c      	ldr	r2, [pc, #48]	; (8000eb8 <LED12A1_Init+0x58>)
 8000e86:	611a      	str	r2, [r3, #16]
  ledIO.Read = LED12A1_I2C_Read;
 8000e88:	003b      	movs	r3, r7
 8000e8a:	4a0c      	ldr	r2, [pc, #48]	; (8000ebc <LED12A1_Init+0x5c>)
 8000e8c:	615a      	str	r2, [r3, #20]
  ledIO.Delay = LED12A1_Delay;
 8000e8e:	003b      	movs	r3, r7
 8000e90:	4a0b      	ldr	r2, [pc, #44]	; (8000ec0 <LED12A1_Init+0x60>)
 8000e92:	619a      	str	r2, [r3, #24]
  
  ret = LED1202_RegisterBusIO (&LED1202Obj, &ledIO);
 8000e94:	003a      	movs	r2, r7
 8000e96:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <LED12A1_Init+0x64>)
 8000e98:	0011      	movs	r1, r2
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f003 fd66 	bl	800496c <LED1202_RegisterBusIO>
 8000ea0:	0003      	movs	r3, r0
 8000ea2:	61fb      	str	r3, [r7, #28]
  
  return (ret);
 8000ea4:	69fb      	ldr	r3, [r7, #28]
}
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b008      	add	sp, #32
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	08000ec9 	.word	0x08000ec9
 8000eb4:	08000ed9 	.word	0x08000ed9
 8000eb8:	08000efd 	.word	0x08000efd
 8000ebc:	08000f61 	.word	0x08000f61
 8000ec0:	080013e9 	.word	0x080013e9
 8000ec4:	200001b4 	.word	0x200001b4

08000ec8 <BSP_I2C_Init>:
/**
* @brief  LED12A1 I2C Initialization 
* @retval 0 in case of success, an error code otherwise
*/
int32_t  BSP_I2C_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  MX_I2C1_Init();
 8000ecc:	f7ff fc8e 	bl	80007ec <MX_I2C1_Init>
  return (0);
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <BSP_I2C_DeInit>:
/**
* @brief  LED12A1 I2C DeInitialization 
* @retval 0 in case of success, an error code otherwise
*/
int32_t BSP_I2C_DeInit(void)
{
 8000ed8:	b590      	push	{r4, r7, lr}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef ret;
  ret  = HAL_I2C_DeInit(&hi2c1);
 8000ede:	1dfc      	adds	r4, r7, #7
 8000ee0:	4b05      	ldr	r3, [pc, #20]	; (8000ef8 <BSP_I2C_DeInit+0x20>)
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f000 fe50 	bl	8001b88 <HAL_I2C_DeInit>
 8000ee8:	0003      	movs	r3, r0
 8000eea:	7023      	strb	r3, [r4, #0]
  return((int32_t)ret);
 8000eec:	1dfb      	adds	r3, r7, #7
 8000eee:	781b      	ldrb	r3, [r3, #0]
}
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b003      	add	sp, #12
 8000ef6:	bd90      	pop	{r4, r7, pc}
 8000ef8:	20000028 	.word	0x20000028

08000efc <BSP_I2C_Write>:
* @param  Reg: The target register address to write
* @param  Value: The target register value to be written
* @retval BSP status
*/
int32_t BSP_I2C_Write(uint16_t DevAddr, uint16_t Reg, const uint8_t* pData, uint16_t Len)
{
 8000efc:	b5b0      	push	{r4, r5, r7, lr}
 8000efe:	b08a      	sub	sp, #40	; 0x28
 8000f00:	af04      	add	r7, sp, #16
 8000f02:	0004      	movs	r4, r0
 8000f04:	0008      	movs	r0, r1
 8000f06:	60ba      	str	r2, [r7, #8]
 8000f08:	0019      	movs	r1, r3
 8000f0a:	250e      	movs	r5, #14
 8000f0c:	197b      	adds	r3, r7, r5
 8000f0e:	1c22      	adds	r2, r4, #0
 8000f10:	801a      	strh	r2, [r3, #0]
 8000f12:	240c      	movs	r4, #12
 8000f14:	193b      	adds	r3, r7, r4
 8000f16:	1c02      	adds	r2, r0, #0
 8000f18:	801a      	strh	r2, [r3, #0]
 8000f1a:	1dbb      	adds	r3, r7, #6
 8000f1c:	1c0a      	adds	r2, r1, #0
 8000f1e:	801a      	strh	r2, [r3, #0]
  int32_t ret = (int32_t)BSP_ERROR_BUS_FAILURE;
 8000f20:	2308      	movs	r3, #8
 8000f22:	425b      	negs	r3, r3
 8000f24:	617b      	str	r3, [r7, #20]
  
  if (HAL_I2C_Mem_Write(&hi2c1, (uint8_t)DevAddr,
 8000f26:	197b      	adds	r3, r7, r5
 8000f28:	881b      	ldrh	r3, [r3, #0]
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	b299      	uxth	r1, r3
 8000f2e:	193b      	adds	r3, r7, r4
 8000f30:	881a      	ldrh	r2, [r3, #0]
 8000f32:	480a      	ldr	r0, [pc, #40]	; (8000f5c <BSP_I2C_Write+0x60>)
 8000f34:	23fa      	movs	r3, #250	; 0xfa
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	9302      	str	r3, [sp, #8]
 8000f3a:	1dbb      	adds	r3, r7, #6
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2301      	movs	r3, #1
 8000f46:	f000 fe4f 	bl	8001be8 <HAL_I2C_Mem_Write>
 8000f4a:	1e03      	subs	r3, r0, #0
 8000f4c:	d101      	bne.n	8000f52 <BSP_I2C_Write+0x56>
                        (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,
                        (uint8_t *)pData, Len, TIMEOUT_DURATION) == HAL_OK)
  {
    ret = BSP_ERROR_NONE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
  }
  
  return ret;
 8000f52:	697b      	ldr	r3, [r7, #20]
}
 8000f54:	0018      	movs	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	b006      	add	sp, #24
 8000f5a:	bdb0      	pop	{r4, r5, r7, pc}
 8000f5c:	20000028 	.word	0x20000028

08000f60 <BSP_I2C_Read>:
* @param  DevAddr: Device address on BUS
* @param  Reg: The target register address to read
* @retval BSP status
*/
int32_t BSP_I2C_Read(uint16_t DevAddr, uint16_t Reg, const uint8_t* pData, uint16_t Len)
{
 8000f60:	b5b0      	push	{r4, r5, r7, lr}
 8000f62:	b08a      	sub	sp, #40	; 0x28
 8000f64:	af04      	add	r7, sp, #16
 8000f66:	0004      	movs	r4, r0
 8000f68:	0008      	movs	r0, r1
 8000f6a:	60ba      	str	r2, [r7, #8]
 8000f6c:	0019      	movs	r1, r3
 8000f6e:	250e      	movs	r5, #14
 8000f70:	197b      	adds	r3, r7, r5
 8000f72:	1c22      	adds	r2, r4, #0
 8000f74:	801a      	strh	r2, [r3, #0]
 8000f76:	240c      	movs	r4, #12
 8000f78:	193b      	adds	r3, r7, r4
 8000f7a:	1c02      	adds	r2, r0, #0
 8000f7c:	801a      	strh	r2, [r3, #0]
 8000f7e:	1dbb      	adds	r3, r7, #6
 8000f80:	1c0a      	adds	r2, r1, #0
 8000f82:	801a      	strh	r2, [r3, #0]
  int32_t ret = BSP_ERROR_BUS_FAILURE;
 8000f84:	2308      	movs	r3, #8
 8000f86:	425b      	negs	r3, r3
 8000f88:	617b      	str	r3, [r7, #20]
  
  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, (uint16_t)Reg,
 8000f8a:	193b      	adds	r3, r7, r4
 8000f8c:	881a      	ldrh	r2, [r3, #0]
 8000f8e:	197b      	adds	r3, r7, r5
 8000f90:	8819      	ldrh	r1, [r3, #0]
 8000f92:	480a      	ldr	r0, [pc, #40]	; (8000fbc <BSP_I2C_Read+0x5c>)
 8000f94:	23fa      	movs	r3, #250	; 0xfa
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	9302      	str	r3, [sp, #8]
 8000f9a:	1dbb      	adds	r3, r7, #6
 8000f9c:	881b      	ldrh	r3, [r3, #0]
 8000f9e:	9301      	str	r3, [sp, #4]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	f000 ff4d 	bl	8001e44 <HAL_I2C_Mem_Read>
 8000faa:	1e03      	subs	r3, r0, #0
 8000fac:	d101      	bne.n	8000fb2 <BSP_I2C_Read+0x52>
                       I2C_MEMADD_SIZE_8BIT, (uint8_t *)pData,
                       Len, TIMEOUT_DURATION) == HAL_OK)
  {
    ret = BSP_ERROR_NONE;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
  }
  
  return ret;
 8000fb2:	697b      	ldr	r3, [r7, #20]
}
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	b006      	add	sp, #24
 8000fba:	bdb0      	pop	{r4, r5, r7, pc}
 8000fbc:	20000028 	.word	0x20000028

08000fc0 <ReadRegWrap>:
* @param  pData the stored data pointer
* @param  Length the length
* @retval 0 in case of success, an error code otherwise
*/
int32_t ReadRegWrap(void *Handle, uint8_t Reg, const uint8_t *pData, uint16_t Length)
{
 8000fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fc2:	b087      	sub	sp, #28
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	0008      	movs	r0, r1
 8000fca:	607a      	str	r2, [r7, #4]
 8000fcc:	0019      	movs	r1, r3
 8000fce:	250b      	movs	r5, #11
 8000fd0:	197b      	adds	r3, r7, r5
 8000fd2:	1c02      	adds	r2, r0, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
 8000fd6:	2608      	movs	r6, #8
 8000fd8:	19bb      	adds	r3, r7, r6
 8000fda:	1c0a      	adds	r2, r1, #0
 8000fdc:	801a      	strh	r2, [r3, #0]
  LED1202_Object_TypeDef *led1202Obj = (LED1202_Object_TypeDef *)Handle;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	617b      	str	r3, [r7, #20]
  
  return led1202Obj->IO.Read(led1202Obj->IO.Address, Reg, pData, Length);
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	695c      	ldr	r4, [r3, #20]
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	791b      	ldrb	r3, [r3, #4]
 8000fea:	b298      	uxth	r0, r3
 8000fec:	197b      	adds	r3, r7, r5
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	b299      	uxth	r1, r3
 8000ff2:	19bb      	adds	r3, r7, r6
 8000ff4:	881b      	ldrh	r3, [r3, #0]
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	47a0      	blx	r4
 8000ffa:	0003      	movs	r3, r0
}
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	b007      	add	sp, #28
 8001002:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001004 <WriteRegWrap>:
* @param  pData the stored data pointer
* @param  Length the length
* @retval 0 in case of success, an error code otherwise
*/
int32_t WriteRegWrap(void *Handle, uint8_t Reg, const uint8_t *pData, uint16_t Length)
{
 8001004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001006:	b087      	sub	sp, #28
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	0008      	movs	r0, r1
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	0019      	movs	r1, r3
 8001012:	250b      	movs	r5, #11
 8001014:	197b      	adds	r3, r7, r5
 8001016:	1c02      	adds	r2, r0, #0
 8001018:	701a      	strb	r2, [r3, #0]
 800101a:	2608      	movs	r6, #8
 800101c:	19bb      	adds	r3, r7, r6
 800101e:	1c0a      	adds	r2, r1, #0
 8001020:	801a      	strh	r2, [r3, #0]
  LED1202_Object_TypeDef *led1202Obj  = (LED1202_Object_TypeDef *)Handle;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	617b      	str	r3, [r7, #20]
  
  return led1202Obj->IO.Write(led1202Obj->IO.Address, Reg, pData, Length);
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	691c      	ldr	r4, [r3, #16]
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	791b      	ldrb	r3, [r3, #4]
 800102e:	b298      	uxth	r0, r3
 8001030:	197b      	adds	r3, r7, r5
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	b299      	uxth	r1, r3
 8001036:	19bb      	adds	r3, r7, r6
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	47a0      	blx	r4
 800103e:	0003      	movs	r3, r0
}
 8001040:	0018      	movs	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	b007      	add	sp, #28
 8001046:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001048 <LED12A1_DeviceEnable>:
* @param  pObj pointer to Object
* @param  DevSelect Device selected (LED_DEVICE1, LED_DEVICE2 ,LED_DEVICE3 or LED_DEVICE_ALL)
* @retval 0 in case of success, an error code otherwise
*/
int32_t LED12A1_DeviceEnable( LED1202_Object_TypeDef* pObj , TypedefEnumDevAddr DevSelect)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	000a      	movs	r2, r1
 8001052:	1cfb      	adds	r3, r7, #3
 8001054:	701a      	strb	r2, [r3, #0]
  volatile int32_t ret = (int32_t) LED1202_OK;
 8001056:	2300      	movs	r3, #0
 8001058:	613b      	str	r3, [r7, #16]
  uint8_t tmp = 0x01;
 800105a:	230f      	movs	r3, #15
 800105c:	18fb      	adds	r3, r7, r3
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
  uint8_t devAddr;
  
  switch(DevSelect)
 8001062:	1cfb      	adds	r3, r7, #3
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b04      	cmp	r3, #4
 8001068:	d81d      	bhi.n	80010a6 <LED12A1_DeviceEnable+0x5e>
 800106a:	009a      	lsls	r2, r3, #2
 800106c:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <LED12A1_DeviceEnable+0x98>)
 800106e:	18d3      	adds	r3, r2, r3
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	469f      	mov	pc, r3
  {
  case LED_DEVICE1:
    devAddr = LED1202_DEV1_7BIT_ADDR;
 8001074:	2317      	movs	r3, #23
 8001076:	18fb      	adds	r3, r7, r3
 8001078:	2258      	movs	r2, #88	; 0x58
 800107a:	701a      	strb	r2, [r3, #0]
    
    break;
 800107c:	e018      	b.n	80010b0 <LED12A1_DeviceEnable+0x68>
    
  case LED_DEVICE2:
    devAddr = LED1202_DEV2_7BIT_ADDR;
 800107e:	2317      	movs	r3, #23
 8001080:	18fb      	adds	r3, r7, r3
 8001082:	2259      	movs	r2, #89	; 0x59
 8001084:	701a      	strb	r2, [r3, #0]
    break;
 8001086:	e013      	b.n	80010b0 <LED12A1_DeviceEnable+0x68>
    
  case LED_DEVICE3:
    devAddr = LED1202_DEV3_7BIT_ADDR;
 8001088:	2317      	movs	r3, #23
 800108a:	18fb      	adds	r3, r7, r3
 800108c:	225a      	movs	r2, #90	; 0x5a
 800108e:	701a      	strb	r2, [r3, #0]
    break;
 8001090:	e00e      	b.n	80010b0 <LED12A1_DeviceEnable+0x68>
    
  case LED_DEVICE4:
    devAddr = LED1202_DEV4_7BIT_ADDR;
 8001092:	2317      	movs	r3, #23
 8001094:	18fb      	adds	r3, r7, r3
 8001096:	225b      	movs	r2, #91	; 0x5b
 8001098:	701a      	strb	r2, [r3, #0]
    break;  
 800109a:	e009      	b.n	80010b0 <LED12A1_DeviceEnable+0x68>
    
  case LED_DEVICE_ALL:
    devAddr = LED1202_GLOBAL_7BIT_ADDR; /*GLOBAL ADDRESS*/
 800109c:	2317      	movs	r3, #23
 800109e:	18fb      	adds	r3, r7, r3
 80010a0:	225c      	movs	r2, #92	; 0x5c
 80010a2:	701a      	strb	r2, [r3, #0]
    break;
 80010a4:	e004      	b.n	80010b0 <LED12A1_DeviceEnable+0x68>
    
  default:
    devAddr = LED1202_GLOBAL_7BIT_ADDR;
 80010a6:	2317      	movs	r3, #23
 80010a8:	18fb      	adds	r3, r7, r3
 80010aa:	225c      	movs	r2, #92	; 0x5c
 80010ac:	701a      	strb	r2, [r3, #0]
    break;
 80010ae:	46c0      	nop			; (mov r8, r8)
    
  }
  
  pObj->IO.Address = (uint8_t)(devAddr<<1);
 80010b0:	2317      	movs	r3, #23
 80010b2:	18fb      	adds	r3, r7, r3
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	18db      	adds	r3, r3, r3
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	711a      	strb	r2, [r3, #4]
  
  ret = LED1202_WriteReg(&(pObj->Ctx), LED1202_DEVICE_ENABLE, &tmp, 1);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	331c      	adds	r3, #28
 80010c2:	0018      	movs	r0, r3
 80010c4:	230f      	movs	r3, #15
 80010c6:	18fa      	adds	r2, r7, r3
 80010c8:	2301      	movs	r3, #1
 80010ca:	2101      	movs	r1, #1
 80010cc:	f003 fd96 	bl	8004bfc <LED1202_WriteReg>
 80010d0:	0003      	movs	r3, r0
 80010d2:	613b      	str	r3, [r7, #16]
  return(ret);
 80010d4:	693b      	ldr	r3, [r7, #16]
}
 80010d6:	0018      	movs	r0, r3
 80010d8:	46bd      	mov	sp, r7
 80010da:	b006      	add	sp, #24
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	46c0      	nop			; (mov r8, r8)
 80010e0:	08004d10 	.word	0x08004d10

080010e4 <LED12A1_SetDeviceAddr>:
* @param  pObj pointer to Object
* @param  DevSelect Device selected (LED_DEVICE1, LED_DEVICE2 ,LED_DEVICE3 or LED_DEVICE_ALL)
* @retval 0 in case of success, an error code otherwise
*/
int32_t LED12A1_SetDeviceAddr( LED1202_Object_TypeDef* pObj , TypedefEnumDevAddr DevSelect)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	000a      	movs	r2, r1
 80010ee:	1cfb      	adds	r3, r7, #3
 80010f0:	701a      	strb	r2, [r3, #0]
  volatile int32_t ret = (int32_t) LED1202_OK;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
  uint8_t devAddr;
  
  switch(DevSelect)
 80010f6:	1cfb      	adds	r3, r7, #3
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d81d      	bhi.n	800113a <LED12A1_SetDeviceAddr+0x56>
 80010fe:	009a      	lsls	r2, r3, #2
 8001100:	4b15      	ldr	r3, [pc, #84]	; (8001158 <LED12A1_SetDeviceAddr+0x74>)
 8001102:	18d3      	adds	r3, r2, r3
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	469f      	mov	pc, r3
  {
  case LED_DEVICE1:
    devAddr = LED1202_DEV1_7BIT_ADDR;
 8001108:	230f      	movs	r3, #15
 800110a:	18fb      	adds	r3, r7, r3
 800110c:	2258      	movs	r2, #88	; 0x58
 800110e:	701a      	strb	r2, [r3, #0]
    
    break;
 8001110:	e018      	b.n	8001144 <LED12A1_SetDeviceAddr+0x60>
    
  case LED_DEVICE2:
    devAddr = LED1202_DEV2_7BIT_ADDR;
 8001112:	230f      	movs	r3, #15
 8001114:	18fb      	adds	r3, r7, r3
 8001116:	2259      	movs	r2, #89	; 0x59
 8001118:	701a      	strb	r2, [r3, #0]
    break;
 800111a:	e013      	b.n	8001144 <LED12A1_SetDeviceAddr+0x60>
    
  case LED_DEVICE3:
    devAddr = LED1202_DEV3_7BIT_ADDR;
 800111c:	230f      	movs	r3, #15
 800111e:	18fb      	adds	r3, r7, r3
 8001120:	225a      	movs	r2, #90	; 0x5a
 8001122:	701a      	strb	r2, [r3, #0]
    break;
 8001124:	e00e      	b.n	8001144 <LED12A1_SetDeviceAddr+0x60>
    
  case LED_DEVICE4:
    devAddr = LED1202_DEV4_7BIT_ADDR;
 8001126:	230f      	movs	r3, #15
 8001128:	18fb      	adds	r3, r7, r3
 800112a:	225b      	movs	r2, #91	; 0x5b
 800112c:	701a      	strb	r2, [r3, #0]
    break;
 800112e:	e009      	b.n	8001144 <LED12A1_SetDeviceAddr+0x60>
    
  case LED_DEVICE_ALL:
    devAddr = LED1202_GLOBAL_7BIT_ADDR; /*GLOBAL ADDRESS*/
 8001130:	230f      	movs	r3, #15
 8001132:	18fb      	adds	r3, r7, r3
 8001134:	225c      	movs	r2, #92	; 0x5c
 8001136:	701a      	strb	r2, [r3, #0]
    break;
 8001138:	e004      	b.n	8001144 <LED12A1_SetDeviceAddr+0x60>
    
  default:
    devAddr = LED1202_GLOBAL_7BIT_ADDR;
 800113a:	230f      	movs	r3, #15
 800113c:	18fb      	adds	r3, r7, r3
 800113e:	225c      	movs	r2, #92	; 0x5c
 8001140:	701a      	strb	r2, [r3, #0]
    break;
 8001142:	46c0      	nop			; (mov r8, r8)
    
  }
  
  pObj->IO.Address = devAddr;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	220f      	movs	r2, #15
 8001148:	18ba      	adds	r2, r7, r2
 800114a:	7812      	ldrb	r2, [r2, #0]
 800114c:	711a      	strb	r2, [r3, #4]
  
  return(ret);
 800114e:	68bb      	ldr	r3, [r7, #8]
}
 8001150:	0018      	movs	r0, r3
 8001152:	46bd      	mov	sp, r7
 8001154:	b004      	add	sp, #16
 8001156:	bd80      	pop	{r7, pc}
 8001158:	08004d24 	.word	0x08004d24

0800115c <LED12A1_ScanAvailDevice>:
* @param  pObj pointer to Object
* @param  pBuff Pointer to buffer to store the Available devices 7 bit addresses
* @retval Number of LED1202 devices available on board
*/
int32_t LED12A1_ScanAvailDevice( LED1202_Object_TypeDef* pObj ,uint8_t *pBuff)
{
 800115c:	b590      	push	{r4, r7, lr}
 800115e:	b089      	sub	sp, #36	; 0x24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  uint8_t i2cStartAddr = 0x58;
 8001166:	2113      	movs	r1, #19
 8001168:	187b      	adds	r3, r7, r1
 800116a:	2258      	movs	r2, #88	; 0x58
 800116c:	701a      	strb	r2, [r3, #0]
  uint8_t i2cEndAddr = 0x60;
 800116e:	2312      	movs	r3, #18
 8001170:	18fb      	adds	r3, r7, r3
 8001172:	2260      	movs	r2, #96	; 0x60
 8001174:	701a      	strb	r2, [r3, #0]
  uint8_t addr;
  uint8_t *buffPtr = pBuff;
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	61bb      	str	r3, [r7, #24]
  uint8_t devId;
  int32_t status;
  int32_t numDev = 0;
 800117a:	2300      	movs	r3, #0
 800117c:	617b      	str	r3, [r7, #20]
  
  for (addr = i2cStartAddr; addr<=i2cEndAddr; addr++)
 800117e:	231f      	movs	r3, #31
 8001180:	18fb      	adds	r3, r7, r3
 8001182:	187a      	adds	r2, r7, r1
 8001184:	7812      	ldrb	r2, [r2, #0]
 8001186:	701a      	strb	r2, [r3, #0]
 8001188:	e020      	b.n	80011cc <LED12A1_ScanAvailDevice+0x70>
  {
    devId = 0;
 800118a:	210b      	movs	r1, #11
 800118c:	187b      	adds	r3, r7, r1
 800118e:	2200      	movs	r2, #0
 8001190:	701a      	strb	r2, [r3, #0]
    status =  LED1202_ReadID(pObj, &devId, addr);
 8001192:	241f      	movs	r4, #31
 8001194:	193b      	adds	r3, r7, r4
 8001196:	781a      	ldrb	r2, [r3, #0]
 8001198:	1879      	adds	r1, r7, r1
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	0018      	movs	r0, r3
 800119e:	f003 fc2f 	bl	8004a00 <LED1202_ReadID>
 80011a2:	0003      	movs	r3, r0
 80011a4:	60fb      	str	r3, [r7, #12]
    
    if(status == ((int32_t)LED1202_OK))
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d109      	bne.n	80011c0 <LED12A1_ScanAvailDevice+0x64>
    {
      numDev++;
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	3301      	adds	r3, #1
 80011b0:	617b      	str	r3, [r7, #20]
      *buffPtr = addr;
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	193a      	adds	r2, r7, r4
 80011b6:	7812      	ldrb	r2, [r2, #0]
 80011b8:	701a      	strb	r2, [r3, #0]
      buffPtr++;
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	3301      	adds	r3, #1
 80011be:	61bb      	str	r3, [r7, #24]
  for (addr = i2cStartAddr; addr<=i2cEndAddr; addr++)
 80011c0:	211f      	movs	r1, #31
 80011c2:	187b      	adds	r3, r7, r1
 80011c4:	781a      	ldrb	r2, [r3, #0]
 80011c6:	187b      	adds	r3, r7, r1
 80011c8:	3201      	adds	r2, #1
 80011ca:	701a      	strb	r2, [r3, #0]
 80011cc:	231f      	movs	r3, #31
 80011ce:	18fa      	adds	r2, r7, r3
 80011d0:	2312      	movs	r3, #18
 80011d2:	18fb      	adds	r3, r7, r3
 80011d4:	7812      	ldrb	r2, [r2, #0]
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d9d6      	bls.n	800118a <LED12A1_ScanAvailDevice+0x2e>
    }
  }
  
  return(numDev);
 80011dc:	697b      	ldr	r3, [r7, #20]
}
 80011de:	0018      	movs	r0, r3
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b009      	add	sp, #36	; 0x24
 80011e4:	bd90      	pop	{r4, r7, pc}

080011e6 <LED12A1_AnalogDimming>:
* @param  Channel The channel to be written (0 to 11)
* @param  DevSelect Device selected (LED_DEVICE1, LED_DEVICE2 ,LED_DEVICE3 or LED_DEVICE_ALL)
* @retval Number of LED1202 devices available on board
*/
int32_t LED12A1_AnalogDimming( LED1202_Object_TypeDef* pObj , uint8_t Current, uint8_t Channel, TypedefEnumDevAddr DevSelect)
{
 80011e6:	b590      	push	{r4, r7, lr}
 80011e8:	b085      	sub	sp, #20
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
 80011ee:	000c      	movs	r4, r1
 80011f0:	0010      	movs	r0, r2
 80011f2:	0019      	movs	r1, r3
 80011f4:	1cfb      	adds	r3, r7, #3
 80011f6:	1c22      	adds	r2, r4, #0
 80011f8:	701a      	strb	r2, [r3, #0]
 80011fa:	1cbb      	adds	r3, r7, #2
 80011fc:	1c02      	adds	r2, r0, #0
 80011fe:	701a      	strb	r2, [r3, #0]
 8001200:	1c7b      	adds	r3, r7, #1
 8001202:	1c0a      	adds	r2, r1, #0
 8001204:	701a      	strb	r2, [r3, #0]
  volatile int32_t ret = (int32_t) LED1202_OK;
 8001206:	2300      	movs	r3, #0
 8001208:	60fb      	str	r3, [r7, #12]
  ret = LED12A1_SetDeviceAddr(pObj ,DevSelect);
 800120a:	1c7b      	adds	r3, r7, #1
 800120c:	781a      	ldrb	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	0011      	movs	r1, r2
 8001212:	0018      	movs	r0, r3
 8001214:	f7ff ff66 	bl	80010e4 <LED12A1_SetDeviceAddr>
 8001218:	0003      	movs	r3, r0
 800121a:	60fb      	str	r3, [r7, #12]
  ret = LED1202_WriteLEDCurrentReg(pObj ,Current, Channel, pObj->IO.Address); 
 800121c:	1cbb      	adds	r3, r7, #2
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	b29a      	uxth	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	791c      	ldrb	r4, [r3, #4]
 8001226:	1cfb      	adds	r3, r7, #3
 8001228:	7819      	ldrb	r1, [r3, #0]
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	0023      	movs	r3, r4
 800122e:	f003 fc84 	bl	8004b3a <LED1202_WriteLEDCurrentReg>
 8001232:	0003      	movs	r3, r0
 8001234:	60fb      	str	r3, [r7, #12]
  return(ret);
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	0018      	movs	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	b005      	add	sp, #20
 800123e:	bd90      	pop	{r4, r7, pc}

08001240 <LED12A1_ChannelEnable>:
* @param  Channel any combination of LED_CHANNEL_0,LED_CHANNEL_1,LED_CHANNEL_2..LED_CHANNEL_11 can be passed
* @param  DevSelect Selected Device(  LED_DEVICE1 ,LED_DEVICE2,LED_DEVICE3 or LED_DEVICE_ALL)
* @retval 0 in case of success, an error code otherwise
*/
int32_t LED12A1_ChannelEnable( LED1202_Object_TypeDef* pObj , TypeDefChannel Channel, TypedefEnumDevAddr DevSelect)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	0008      	movs	r0, r1
 800124a:	0011      	movs	r1, r2
 800124c:	1cbb      	adds	r3, r7, #2
 800124e:	1c02      	adds	r2, r0, #0
 8001250:	801a      	strh	r2, [r3, #0]
 8001252:	1c7b      	adds	r3, r7, #1
 8001254:	1c0a      	adds	r2, r1, #0
 8001256:	701a      	strb	r2, [r3, #0]
  volatile int32_t ret = (int32_t) LED1202_OK;
 8001258:	2300      	movs	r3, #0
 800125a:	60fb      	str	r3, [r7, #12]
  ret = LED12A1_SetDeviceAddr(pObj ,DevSelect);
 800125c:	1c7b      	adds	r3, r7, #1
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	0011      	movs	r1, r2
 8001264:	0018      	movs	r0, r3
 8001266:	f7ff ff3d 	bl	80010e4 <LED12A1_SetDeviceAddr>
 800126a:	0003      	movs	r3, r0
 800126c:	60fb      	str	r3, [r7, #12]
  ret = LED1202_SetChannelState(pObj ,(uint16_t) Channel ,CH_STATE_ENABLE, pObj->IO.Address);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	791a      	ldrb	r2, [r3, #4]
 8001272:	1cbb      	adds	r3, r7, #2
 8001274:	8819      	ldrh	r1, [r3, #0]
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	0013      	movs	r3, r2
 800127a:	2200      	movs	r2, #0
 800127c:	f003 fbe8 	bl	8004a50 <LED1202_SetChannelState>
 8001280:	0003      	movs	r3, r0
 8001282:	60fb      	str	r3, [r7, #12]
  
  return(ret);
 8001284:	68fb      	ldr	r3, [r7, #12]
}
 8001286:	0018      	movs	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	b004      	add	sp, #16
 800128c:	bd80      	pop	{r7, pc}

0800128e <LED12A1_ChannelDisable>:
* @param  Channel any combination of LED_CHANNEL_0,LED_CHANNEL_1,LED_CHANNEL_2..LED_CHANNEL_11 can be passed
* @param  DevSelect Selected Device(  LED_DEVICE1 ,LED_DEVICE2,LED_DEVICE3 or LED_DEVICE_ALL)
* @retval 0 in case of success, an error code otherwise
*/
int32_t LED12A1_ChannelDisable( LED1202_Object_TypeDef* pObj , TypeDefChannel Channel,TypedefEnumDevAddr DevSelect)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b084      	sub	sp, #16
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	0008      	movs	r0, r1
 8001298:	0011      	movs	r1, r2
 800129a:	1cbb      	adds	r3, r7, #2
 800129c:	1c02      	adds	r2, r0, #0
 800129e:	801a      	strh	r2, [r3, #0]
 80012a0:	1c7b      	adds	r3, r7, #1
 80012a2:	1c0a      	adds	r2, r1, #0
 80012a4:	701a      	strb	r2, [r3, #0]
  volatile int32_t ret =  (int32_t)LED1202_OK;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
  ret = LED12A1_SetDeviceAddr(pObj ,DevSelect);
 80012aa:	1c7b      	adds	r3, r7, #1
 80012ac:	781a      	ldrb	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	0011      	movs	r1, r2
 80012b2:	0018      	movs	r0, r3
 80012b4:	f7ff ff16 	bl	80010e4 <LED12A1_SetDeviceAddr>
 80012b8:	0003      	movs	r3, r0
 80012ba:	60fb      	str	r3, [r7, #12]
  ret = LED1202_SetChannelState(pObj , (uint16_t) Channel ,CH_STATE_DISABLE, pObj->IO.Address);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	791a      	ldrb	r2, [r3, #4]
 80012c0:	1cbb      	adds	r3, r7, #2
 80012c2:	8819      	ldrh	r1, [r3, #0]
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	0013      	movs	r3, r2
 80012c8:	2201      	movs	r2, #1
 80012ca:	f003 fbc1 	bl	8004a50 <LED1202_SetChannelState>
 80012ce:	0003      	movs	r3, r0
 80012d0:	60fb      	str	r3, [r7, #12]
  
  return(ret);
 80012d2:	68fb      	ldr	r3, [r7, #12]
}
 80012d4:	0018      	movs	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	b004      	add	sp, #16
 80012da:	bd80      	pop	{r7, pc}

080012dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012e2:	1dfb      	adds	r3, r7, #7
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e8:	4b0b      	ldr	r3, [pc, #44]	; (8001318 <HAL_Init+0x3c>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	4b0a      	ldr	r3, [pc, #40]	; (8001318 <HAL_Init+0x3c>)
 80012ee:	2180      	movs	r1, #128	; 0x80
 80012f0:	0049      	lsls	r1, r1, #1
 80012f2:	430a      	orrs	r2, r1
 80012f4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012f6:	2003      	movs	r0, #3
 80012f8:	f000 f810 	bl	800131c <HAL_InitTick>
 80012fc:	1e03      	subs	r3, r0, #0
 80012fe:	d003      	beq.n	8001308 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001300:	1dfb      	adds	r3, r7, #7
 8001302:	2201      	movs	r2, #1
 8001304:	701a      	strb	r2, [r3, #0]
 8001306:	e001      	b.n	800130c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001308:	f7ff fc24 	bl	8000b54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800130c:	1dfb      	adds	r3, r7, #7
 800130e:	781b      	ldrb	r3, [r3, #0]
}
 8001310:	0018      	movs	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	b002      	add	sp, #8
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40022000 	.word	0x40022000

0800131c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800131c:	b590      	push	{r4, r7, lr}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001324:	230f      	movs	r3, #15
 8001326:	18fb      	adds	r3, r7, r3
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800132c:	4b1d      	ldr	r3, [pc, #116]	; (80013a4 <HAL_InitTick+0x88>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d02b      	beq.n	800138c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001334:	4b1c      	ldr	r3, [pc, #112]	; (80013a8 <HAL_InitTick+0x8c>)
 8001336:	681c      	ldr	r4, [r3, #0]
 8001338:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <HAL_InitTick+0x88>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	0019      	movs	r1, r3
 800133e:	23fa      	movs	r3, #250	; 0xfa
 8001340:	0098      	lsls	r0, r3, #2
 8001342:	f7fe fedf 	bl	8000104 <__udivsi3>
 8001346:	0003      	movs	r3, r0
 8001348:	0019      	movs	r1, r3
 800134a:	0020      	movs	r0, r4
 800134c:	f7fe feda 	bl	8000104 <__udivsi3>
 8001350:	0003      	movs	r3, r0
 8001352:	0018      	movs	r0, r3
 8001354:	f000 f913 	bl	800157e <HAL_SYSTICK_Config>
 8001358:	1e03      	subs	r3, r0, #0
 800135a:	d112      	bne.n	8001382 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b03      	cmp	r3, #3
 8001360:	d80a      	bhi.n	8001378 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001362:	6879      	ldr	r1, [r7, #4]
 8001364:	2301      	movs	r3, #1
 8001366:	425b      	negs	r3, r3
 8001368:	2200      	movs	r2, #0
 800136a:	0018      	movs	r0, r3
 800136c:	f000 f8f2 	bl	8001554 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001370:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <HAL_InitTick+0x90>)
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	e00d      	b.n	8001394 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001378:	230f      	movs	r3, #15
 800137a:	18fb      	adds	r3, r7, r3
 800137c:	2201      	movs	r2, #1
 800137e:	701a      	strb	r2, [r3, #0]
 8001380:	e008      	b.n	8001394 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001382:	230f      	movs	r3, #15
 8001384:	18fb      	adds	r3, r7, r3
 8001386:	2201      	movs	r2, #1
 8001388:	701a      	strb	r2, [r3, #0]
 800138a:	e003      	b.n	8001394 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800138c:	230f      	movs	r3, #15
 800138e:	18fb      	adds	r3, r7, r3
 8001390:	2201      	movs	r2, #1
 8001392:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001394:	230f      	movs	r3, #15
 8001396:	18fb      	adds	r3, r7, r3
 8001398:	781b      	ldrb	r3, [r3, #0]
}
 800139a:	0018      	movs	r0, r3
 800139c:	46bd      	mov	sp, r7
 800139e:	b005      	add	sp, #20
 80013a0:	bd90      	pop	{r4, r7, pc}
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	20000008 	.word	0x20000008
 80013a8:	20000000 	.word	0x20000000
 80013ac:	20000004 	.word	0x20000004

080013b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <HAL_IncTick+0x1c>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	001a      	movs	r2, r3
 80013ba:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <HAL_IncTick+0x20>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	18d2      	adds	r2, r2, r3
 80013c0:	4b03      	ldr	r3, [pc, #12]	; (80013d0 <HAL_IncTick+0x20>)
 80013c2:	601a      	str	r2, [r3, #0]
}
 80013c4:	46c0      	nop			; (mov r8, r8)
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	46c0      	nop			; (mov r8, r8)
 80013cc:	20000008 	.word	0x20000008
 80013d0:	200001e0 	.word	0x200001e0

080013d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  return uwTick;
 80013d8:	4b02      	ldr	r3, [pc, #8]	; (80013e4 <HAL_GetTick+0x10>)
 80013da:	681b      	ldr	r3, [r3, #0]
}
 80013dc:	0018      	movs	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	46c0      	nop			; (mov r8, r8)
 80013e4:	200001e0 	.word	0x200001e0

080013e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f0:	f7ff fff0 	bl	80013d4 <HAL_GetTick>
 80013f4:	0003      	movs	r3, r0
 80013f6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	3301      	adds	r3, #1
 8001400:	d005      	beq.n	800140e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <HAL_Delay+0x44>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	001a      	movs	r2, r3
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	189b      	adds	r3, r3, r2
 800140c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	f7ff ffe0 	bl	80013d4 <HAL_GetTick>
 8001414:	0002      	movs	r2, r0
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	429a      	cmp	r2, r3
 800141e:	d8f7      	bhi.n	8001410 <HAL_Delay+0x28>
  {
  }
}
 8001420:	46c0      	nop			; (mov r8, r8)
 8001422:	46c0      	nop			; (mov r8, r8)
 8001424:	46bd      	mov	sp, r7
 8001426:	b004      	add	sp, #16
 8001428:	bd80      	pop	{r7, pc}
 800142a:	46c0      	nop			; (mov r8, r8)
 800142c:	20000008 	.word	0x20000008

08001430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	0002      	movs	r2, r0
 8001438:	6039      	str	r1, [r7, #0]
 800143a:	1dfb      	adds	r3, r7, #7
 800143c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800143e:	1dfb      	adds	r3, r7, #7
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b7f      	cmp	r3, #127	; 0x7f
 8001444:	d828      	bhi.n	8001498 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001446:	4a2f      	ldr	r2, [pc, #188]	; (8001504 <__NVIC_SetPriority+0xd4>)
 8001448:	1dfb      	adds	r3, r7, #7
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b25b      	sxtb	r3, r3
 800144e:	089b      	lsrs	r3, r3, #2
 8001450:	33c0      	adds	r3, #192	; 0xc0
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	589b      	ldr	r3, [r3, r2]
 8001456:	1dfa      	adds	r2, r7, #7
 8001458:	7812      	ldrb	r2, [r2, #0]
 800145a:	0011      	movs	r1, r2
 800145c:	2203      	movs	r2, #3
 800145e:	400a      	ands	r2, r1
 8001460:	00d2      	lsls	r2, r2, #3
 8001462:	21ff      	movs	r1, #255	; 0xff
 8001464:	4091      	lsls	r1, r2
 8001466:	000a      	movs	r2, r1
 8001468:	43d2      	mvns	r2, r2
 800146a:	401a      	ands	r2, r3
 800146c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	019b      	lsls	r3, r3, #6
 8001472:	22ff      	movs	r2, #255	; 0xff
 8001474:	401a      	ands	r2, r3
 8001476:	1dfb      	adds	r3, r7, #7
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	0018      	movs	r0, r3
 800147c:	2303      	movs	r3, #3
 800147e:	4003      	ands	r3, r0
 8001480:	00db      	lsls	r3, r3, #3
 8001482:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001484:	481f      	ldr	r0, [pc, #124]	; (8001504 <__NVIC_SetPriority+0xd4>)
 8001486:	1dfb      	adds	r3, r7, #7
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	b25b      	sxtb	r3, r3
 800148c:	089b      	lsrs	r3, r3, #2
 800148e:	430a      	orrs	r2, r1
 8001490:	33c0      	adds	r3, #192	; 0xc0
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001496:	e031      	b.n	80014fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001498:	4a1b      	ldr	r2, [pc, #108]	; (8001508 <__NVIC_SetPriority+0xd8>)
 800149a:	1dfb      	adds	r3, r7, #7
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	0019      	movs	r1, r3
 80014a0:	230f      	movs	r3, #15
 80014a2:	400b      	ands	r3, r1
 80014a4:	3b08      	subs	r3, #8
 80014a6:	089b      	lsrs	r3, r3, #2
 80014a8:	3306      	adds	r3, #6
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	18d3      	adds	r3, r2, r3
 80014ae:	3304      	adds	r3, #4
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	1dfa      	adds	r2, r7, #7
 80014b4:	7812      	ldrb	r2, [r2, #0]
 80014b6:	0011      	movs	r1, r2
 80014b8:	2203      	movs	r2, #3
 80014ba:	400a      	ands	r2, r1
 80014bc:	00d2      	lsls	r2, r2, #3
 80014be:	21ff      	movs	r1, #255	; 0xff
 80014c0:	4091      	lsls	r1, r2
 80014c2:	000a      	movs	r2, r1
 80014c4:	43d2      	mvns	r2, r2
 80014c6:	401a      	ands	r2, r3
 80014c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	019b      	lsls	r3, r3, #6
 80014ce:	22ff      	movs	r2, #255	; 0xff
 80014d0:	401a      	ands	r2, r3
 80014d2:	1dfb      	adds	r3, r7, #7
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	0018      	movs	r0, r3
 80014d8:	2303      	movs	r3, #3
 80014da:	4003      	ands	r3, r0
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014e0:	4809      	ldr	r0, [pc, #36]	; (8001508 <__NVIC_SetPriority+0xd8>)
 80014e2:	1dfb      	adds	r3, r7, #7
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	001c      	movs	r4, r3
 80014e8:	230f      	movs	r3, #15
 80014ea:	4023      	ands	r3, r4
 80014ec:	3b08      	subs	r3, #8
 80014ee:	089b      	lsrs	r3, r3, #2
 80014f0:	430a      	orrs	r2, r1
 80014f2:	3306      	adds	r3, #6
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	18c3      	adds	r3, r0, r3
 80014f8:	3304      	adds	r3, #4
 80014fa:	601a      	str	r2, [r3, #0]
}
 80014fc:	46c0      	nop			; (mov r8, r8)
 80014fe:	46bd      	mov	sp, r7
 8001500:	b003      	add	sp, #12
 8001502:	bd90      	pop	{r4, r7, pc}
 8001504:	e000e100 	.word	0xe000e100
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	1e5a      	subs	r2, r3, #1
 8001518:	2380      	movs	r3, #128	; 0x80
 800151a:	045b      	lsls	r3, r3, #17
 800151c:	429a      	cmp	r2, r3
 800151e:	d301      	bcc.n	8001524 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001520:	2301      	movs	r3, #1
 8001522:	e010      	b.n	8001546 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <SysTick_Config+0x44>)
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	3a01      	subs	r2, #1
 800152a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800152c:	2301      	movs	r3, #1
 800152e:	425b      	negs	r3, r3
 8001530:	2103      	movs	r1, #3
 8001532:	0018      	movs	r0, r3
 8001534:	f7ff ff7c 	bl	8001430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001538:	4b05      	ldr	r3, [pc, #20]	; (8001550 <SysTick_Config+0x44>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153e:	4b04      	ldr	r3, [pc, #16]	; (8001550 <SysTick_Config+0x44>)
 8001540:	2207      	movs	r2, #7
 8001542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001544:	2300      	movs	r3, #0
}
 8001546:	0018      	movs	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	b002      	add	sp, #8
 800154c:	bd80      	pop	{r7, pc}
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	e000e010 	.word	0xe000e010

08001554 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	60b9      	str	r1, [r7, #8]
 800155c:	607a      	str	r2, [r7, #4]
 800155e:	210f      	movs	r1, #15
 8001560:	187b      	adds	r3, r7, r1
 8001562:	1c02      	adds	r2, r0, #0
 8001564:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	187b      	adds	r3, r7, r1
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	b25b      	sxtb	r3, r3
 800156e:	0011      	movs	r1, r2
 8001570:	0018      	movs	r0, r3
 8001572:	f7ff ff5d 	bl	8001430 <__NVIC_SetPriority>
}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	46bd      	mov	sp, r7
 800157a:	b004      	add	sp, #16
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b082      	sub	sp, #8
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	0018      	movs	r0, r3
 800158a:	f7ff ffbf 	bl	800150c <SysTick_Config>
 800158e:	0003      	movs	r3, r0
}
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b002      	add	sp, #8
 8001596:	bd80      	pop	{r7, pc}

08001598 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015a2:	2300      	movs	r3, #0
 80015a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015a6:	e14d      	b.n	8001844 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2101      	movs	r1, #1
 80015ae:	697a      	ldr	r2, [r7, #20]
 80015b0:	4091      	lsls	r1, r2
 80015b2:	000a      	movs	r2, r1
 80015b4:	4013      	ands	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d100      	bne.n	80015c0 <HAL_GPIO_Init+0x28>
 80015be:	e13e      	b.n	800183e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	2203      	movs	r2, #3
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d005      	beq.n	80015d8 <HAL_GPIO_Init+0x40>
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2203      	movs	r2, #3
 80015d2:	4013      	ands	r3, r2
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d130      	bne.n	800163a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	2203      	movs	r2, #3
 80015e4:	409a      	lsls	r2, r3
 80015e6:	0013      	movs	r3, r2
 80015e8:	43da      	mvns	r2, r3
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	4013      	ands	r3, r2
 80015ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	68da      	ldr	r2, [r3, #12]
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	409a      	lsls	r2, r3
 80015fa:	0013      	movs	r3, r2
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	4313      	orrs	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800160e:	2201      	movs	r2, #1
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	409a      	lsls	r2, r3
 8001614:	0013      	movs	r3, r2
 8001616:	43da      	mvns	r2, r3
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	4013      	ands	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	091b      	lsrs	r3, r3, #4
 8001624:	2201      	movs	r2, #1
 8001626:	401a      	ands	r2, r3
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	409a      	lsls	r2, r3
 800162c:	0013      	movs	r3, r2
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	4313      	orrs	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	2203      	movs	r2, #3
 8001640:	4013      	ands	r3, r2
 8001642:	2b03      	cmp	r3, #3
 8001644:	d017      	beq.n	8001676 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	2203      	movs	r2, #3
 8001652:	409a      	lsls	r2, r3
 8001654:	0013      	movs	r3, r2
 8001656:	43da      	mvns	r2, r3
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	4013      	ands	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	689a      	ldr	r2, [r3, #8]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	409a      	lsls	r2, r3
 8001668:	0013      	movs	r3, r2
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	4313      	orrs	r3, r2
 800166e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2203      	movs	r2, #3
 800167c:	4013      	ands	r3, r2
 800167e:	2b02      	cmp	r3, #2
 8001680:	d123      	bne.n	80016ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	08da      	lsrs	r2, r3, #3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	3208      	adds	r2, #8
 800168a:	0092      	lsls	r2, r2, #2
 800168c:	58d3      	ldr	r3, [r2, r3]
 800168e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	2207      	movs	r2, #7
 8001694:	4013      	ands	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	220f      	movs	r2, #15
 800169a:	409a      	lsls	r2, r3
 800169c:	0013      	movs	r3, r2
 800169e:	43da      	mvns	r2, r3
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	4013      	ands	r3, r2
 80016a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	691a      	ldr	r2, [r3, #16]
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	2107      	movs	r1, #7
 80016ae:	400b      	ands	r3, r1
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	409a      	lsls	r2, r3
 80016b4:	0013      	movs	r3, r2
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	08da      	lsrs	r2, r3, #3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3208      	adds	r2, #8
 80016c4:	0092      	lsls	r2, r2, #2
 80016c6:	6939      	ldr	r1, [r7, #16]
 80016c8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	2203      	movs	r2, #3
 80016d6:	409a      	lsls	r2, r3
 80016d8:	0013      	movs	r3, r2
 80016da:	43da      	mvns	r2, r3
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	4013      	ands	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2203      	movs	r2, #3
 80016e8:	401a      	ands	r2, r3
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	409a      	lsls	r2, r3
 80016f0:	0013      	movs	r3, r2
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685a      	ldr	r2, [r3, #4]
 8001702:	23c0      	movs	r3, #192	; 0xc0
 8001704:	029b      	lsls	r3, r3, #10
 8001706:	4013      	ands	r3, r2
 8001708:	d100      	bne.n	800170c <HAL_GPIO_Init+0x174>
 800170a:	e098      	b.n	800183e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800170c:	4a53      	ldr	r2, [pc, #332]	; (800185c <HAL_GPIO_Init+0x2c4>)
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	089b      	lsrs	r3, r3, #2
 8001712:	3318      	adds	r3, #24
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	589b      	ldr	r3, [r3, r2]
 8001718:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	2203      	movs	r2, #3
 800171e:	4013      	ands	r3, r2
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	220f      	movs	r2, #15
 8001724:	409a      	lsls	r2, r3
 8001726:	0013      	movs	r3, r2
 8001728:	43da      	mvns	r2, r3
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	4013      	ands	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	23a0      	movs	r3, #160	; 0xa0
 8001734:	05db      	lsls	r3, r3, #23
 8001736:	429a      	cmp	r2, r3
 8001738:	d019      	beq.n	800176e <HAL_GPIO_Init+0x1d6>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a48      	ldr	r2, [pc, #288]	; (8001860 <HAL_GPIO_Init+0x2c8>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d013      	beq.n	800176a <HAL_GPIO_Init+0x1d2>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a47      	ldr	r2, [pc, #284]	; (8001864 <HAL_GPIO_Init+0x2cc>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d00d      	beq.n	8001766 <HAL_GPIO_Init+0x1ce>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a46      	ldr	r2, [pc, #280]	; (8001868 <HAL_GPIO_Init+0x2d0>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d007      	beq.n	8001762 <HAL_GPIO_Init+0x1ca>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a45      	ldr	r2, [pc, #276]	; (800186c <HAL_GPIO_Init+0x2d4>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d101      	bne.n	800175e <HAL_GPIO_Init+0x1c6>
 800175a:	2304      	movs	r3, #4
 800175c:	e008      	b.n	8001770 <HAL_GPIO_Init+0x1d8>
 800175e:	2305      	movs	r3, #5
 8001760:	e006      	b.n	8001770 <HAL_GPIO_Init+0x1d8>
 8001762:	2303      	movs	r3, #3
 8001764:	e004      	b.n	8001770 <HAL_GPIO_Init+0x1d8>
 8001766:	2302      	movs	r3, #2
 8001768:	e002      	b.n	8001770 <HAL_GPIO_Init+0x1d8>
 800176a:	2301      	movs	r3, #1
 800176c:	e000      	b.n	8001770 <HAL_GPIO_Init+0x1d8>
 800176e:	2300      	movs	r3, #0
 8001770:	697a      	ldr	r2, [r7, #20]
 8001772:	2103      	movs	r1, #3
 8001774:	400a      	ands	r2, r1
 8001776:	00d2      	lsls	r2, r2, #3
 8001778:	4093      	lsls	r3, r2
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	4313      	orrs	r3, r2
 800177e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001780:	4936      	ldr	r1, [pc, #216]	; (800185c <HAL_GPIO_Init+0x2c4>)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	089b      	lsrs	r3, r3, #2
 8001786:	3318      	adds	r3, #24
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800178e:	4b33      	ldr	r3, [pc, #204]	; (800185c <HAL_GPIO_Init+0x2c4>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	43da      	mvns	r2, r3
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	4013      	ands	r3, r2
 800179c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	2380      	movs	r3, #128	; 0x80
 80017a4:	035b      	lsls	r3, r3, #13
 80017a6:	4013      	ands	r3, r2
 80017a8:	d003      	beq.n	80017b2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80017b2:	4b2a      	ldr	r3, [pc, #168]	; (800185c <HAL_GPIO_Init+0x2c4>)
 80017b4:	693a      	ldr	r2, [r7, #16]
 80017b6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80017b8:	4b28      	ldr	r3, [pc, #160]	; (800185c <HAL_GPIO_Init+0x2c4>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	43da      	mvns	r2, r3
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	4013      	ands	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	2380      	movs	r3, #128	; 0x80
 80017ce:	039b      	lsls	r3, r3, #14
 80017d0:	4013      	ands	r3, r2
 80017d2:	d003      	beq.n	80017dc <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	4313      	orrs	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017dc:	4b1f      	ldr	r3, [pc, #124]	; (800185c <HAL_GPIO_Init+0x2c4>)
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80017e2:	4a1e      	ldr	r2, [pc, #120]	; (800185c <HAL_GPIO_Init+0x2c4>)
 80017e4:	2384      	movs	r3, #132	; 0x84
 80017e6:	58d3      	ldr	r3, [r2, r3]
 80017e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	43da      	mvns	r2, r3
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	4013      	ands	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685a      	ldr	r2, [r3, #4]
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	029b      	lsls	r3, r3, #10
 80017fc:	4013      	ands	r3, r2
 80017fe:	d003      	beq.n	8001808 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	4313      	orrs	r3, r2
 8001806:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001808:	4914      	ldr	r1, [pc, #80]	; (800185c <HAL_GPIO_Init+0x2c4>)
 800180a:	2284      	movs	r2, #132	; 0x84
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001810:	4a12      	ldr	r2, [pc, #72]	; (800185c <HAL_GPIO_Init+0x2c4>)
 8001812:	2380      	movs	r3, #128	; 0x80
 8001814:	58d3      	ldr	r3, [r2, r3]
 8001816:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	43da      	mvns	r2, r3
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	4013      	ands	r3, r2
 8001820:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685a      	ldr	r2, [r3, #4]
 8001826:	2380      	movs	r3, #128	; 0x80
 8001828:	025b      	lsls	r3, r3, #9
 800182a:	4013      	ands	r3, r2
 800182c:	d003      	beq.n	8001836 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	4313      	orrs	r3, r2
 8001834:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001836:	4909      	ldr	r1, [pc, #36]	; (800185c <HAL_GPIO_Init+0x2c4>)
 8001838:	2280      	movs	r2, #128	; 0x80
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	3301      	adds	r3, #1
 8001842:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	40da      	lsrs	r2, r3
 800184c:	1e13      	subs	r3, r2, #0
 800184e:	d000      	beq.n	8001852 <HAL_GPIO_Init+0x2ba>
 8001850:	e6aa      	b.n	80015a8 <HAL_GPIO_Init+0x10>
  }
}
 8001852:	46c0      	nop			; (mov r8, r8)
 8001854:	46c0      	nop			; (mov r8, r8)
 8001856:	46bd      	mov	sp, r7
 8001858:	b006      	add	sp, #24
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40021800 	.word	0x40021800
 8001860:	50000400 	.word	0x50000400
 8001864:	50000800 	.word	0x50000800
 8001868:	50000c00 	.word	0x50000c00
 800186c:	50001000 	.word	0x50001000

08001870 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800187e:	e0ba      	b.n	80019f6 <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001880:	2201      	movs	r2, #1
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	409a      	lsls	r2, r3
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	4013      	ands	r3, r2
 800188a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d100      	bne.n	8001894 <HAL_GPIO_DeInit+0x24>
 8001892:	e0ad      	b.n	80019f0 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8001894:	4a5d      	ldr	r2, [pc, #372]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	089b      	lsrs	r3, r3, #2
 800189a:	3318      	adds	r3, #24
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	589b      	ldr	r3, [r3, r2]
 80018a0:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	2203      	movs	r2, #3
 80018a6:	4013      	ands	r3, r2
 80018a8:	00db      	lsls	r3, r3, #3
 80018aa:	220f      	movs	r2, #15
 80018ac:	409a      	lsls	r2, r3
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	4013      	ands	r3, r2
 80018b2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	23a0      	movs	r3, #160	; 0xa0
 80018b8:	05db      	lsls	r3, r3, #23
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d019      	beq.n	80018f2 <HAL_GPIO_DeInit+0x82>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a53      	ldr	r2, [pc, #332]	; (8001a10 <HAL_GPIO_DeInit+0x1a0>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d013      	beq.n	80018ee <HAL_GPIO_DeInit+0x7e>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a52      	ldr	r2, [pc, #328]	; (8001a14 <HAL_GPIO_DeInit+0x1a4>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d00d      	beq.n	80018ea <HAL_GPIO_DeInit+0x7a>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a51      	ldr	r2, [pc, #324]	; (8001a18 <HAL_GPIO_DeInit+0x1a8>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d007      	beq.n	80018e6 <HAL_GPIO_DeInit+0x76>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a50      	ldr	r2, [pc, #320]	; (8001a1c <HAL_GPIO_DeInit+0x1ac>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d101      	bne.n	80018e2 <HAL_GPIO_DeInit+0x72>
 80018de:	2304      	movs	r3, #4
 80018e0:	e008      	b.n	80018f4 <HAL_GPIO_DeInit+0x84>
 80018e2:	2305      	movs	r3, #5
 80018e4:	e006      	b.n	80018f4 <HAL_GPIO_DeInit+0x84>
 80018e6:	2303      	movs	r3, #3
 80018e8:	e004      	b.n	80018f4 <HAL_GPIO_DeInit+0x84>
 80018ea:	2302      	movs	r3, #2
 80018ec:	e002      	b.n	80018f4 <HAL_GPIO_DeInit+0x84>
 80018ee:	2301      	movs	r3, #1
 80018f0:	e000      	b.n	80018f4 <HAL_GPIO_DeInit+0x84>
 80018f2:	2300      	movs	r3, #0
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	2103      	movs	r1, #3
 80018f8:	400a      	ands	r2, r1
 80018fa:	00d2      	lsls	r2, r2, #3
 80018fc:	4093      	lsls	r3, r2
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	429a      	cmp	r2, r3
 8001902:	d136      	bne.n	8001972 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001904:	4a41      	ldr	r2, [pc, #260]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001906:	2380      	movs	r3, #128	; 0x80
 8001908:	58d3      	ldr	r3, [r2, r3]
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	43d2      	mvns	r2, r2
 800190e:	493f      	ldr	r1, [pc, #252]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001910:	4013      	ands	r3, r2
 8001912:	2280      	movs	r2, #128	; 0x80
 8001914:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8001916:	4a3d      	ldr	r2, [pc, #244]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001918:	2384      	movs	r3, #132	; 0x84
 800191a:	58d3      	ldr	r3, [r2, r3]
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	43d2      	mvns	r2, r2
 8001920:	493a      	ldr	r1, [pc, #232]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001922:	4013      	ands	r3, r2
 8001924:	2284      	movs	r2, #132	; 0x84
 8001926:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001928:	4b38      	ldr	r3, [pc, #224]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	43d9      	mvns	r1, r3
 8001930:	4b36      	ldr	r3, [pc, #216]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001932:	400a      	ands	r2, r1
 8001934:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001936:	4b35      	ldr	r3, [pc, #212]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	43d9      	mvns	r1, r3
 800193e:	4b33      	ldr	r3, [pc, #204]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001940:	400a      	ands	r2, r1
 8001942:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	2203      	movs	r2, #3
 8001948:	4013      	ands	r3, r2
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	220f      	movs	r2, #15
 800194e:	409a      	lsls	r2, r3
 8001950:	0013      	movs	r3, r2
 8001952:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8001954:	4a2d      	ldr	r2, [pc, #180]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	089b      	lsrs	r3, r3, #2
 800195a:	3318      	adds	r3, #24
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	589a      	ldr	r2, [r3, r2]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	43d9      	mvns	r1, r3
 8001964:	4829      	ldr	r0, [pc, #164]	; (8001a0c <HAL_GPIO_DeInit+0x19c>)
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	089b      	lsrs	r3, r3, #2
 800196a:	400a      	ands	r2, r1
 800196c:	3318      	adds	r3, #24
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	2103      	movs	r1, #3
 800197c:	4099      	lsls	r1, r3
 800197e:	000b      	movs	r3, r1
 8001980:	431a      	orrs	r2, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	08da      	lsrs	r2, r3, #3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	3208      	adds	r2, #8
 800198e:	0092      	lsls	r2, r2, #2
 8001990:	58d3      	ldr	r3, [r2, r3]
 8001992:	697a      	ldr	r2, [r7, #20]
 8001994:	2107      	movs	r1, #7
 8001996:	400a      	ands	r2, r1
 8001998:	0092      	lsls	r2, r2, #2
 800199a:	210f      	movs	r1, #15
 800199c:	4091      	lsls	r1, r2
 800199e:	000a      	movs	r2, r1
 80019a0:	43d1      	mvns	r1, r2
 80019a2:	697a      	ldr	r2, [r7, #20]
 80019a4:	08d2      	lsrs	r2, r2, #3
 80019a6:	4019      	ands	r1, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	3208      	adds	r2, #8
 80019ac:	0092      	lsls	r2, r2, #2
 80019ae:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	0052      	lsls	r2, r2, #1
 80019b8:	2103      	movs	r1, #3
 80019ba:	4091      	lsls	r1, r2
 80019bc:	000a      	movs	r2, r1
 80019be:	43d2      	mvns	r2, r2
 80019c0:	401a      	ands	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	2101      	movs	r1, #1
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	4091      	lsls	r1, r2
 80019d0:	000a      	movs	r2, r1
 80019d2:	43d2      	mvns	r2, r2
 80019d4:	401a      	ands	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	0052      	lsls	r2, r2, #1
 80019e2:	2103      	movs	r1, #3
 80019e4:	4091      	lsls	r1, r2
 80019e6:	000a      	movs	r2, r1
 80019e8:	43d2      	mvns	r2, r2
 80019ea:	401a      	ands	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	60da      	str	r2, [r3, #12]
    }

    position++;
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	3301      	adds	r3, #1
 80019f4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80019f6:	683a      	ldr	r2, [r7, #0]
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	40da      	lsrs	r2, r3
 80019fc:	1e13      	subs	r3, r2, #0
 80019fe:	d000      	beq.n	8001a02 <HAL_GPIO_DeInit+0x192>
 8001a00:	e73e      	b.n	8001880 <HAL_GPIO_DeInit+0x10>
  }
}
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	46c0      	nop			; (mov r8, r8)
 8001a06:	46bd      	mov	sp, r7
 8001a08:	b006      	add	sp, #24
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40021800 	.word	0x40021800
 8001a10:	50000400 	.word	0x50000400
 8001a14:	50000800 	.word	0x50000800
 8001a18:	50000c00 	.word	0x50000c00
 8001a1c:	50001000 	.word	0x50001000

08001a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	0008      	movs	r0, r1
 8001a2a:	0011      	movs	r1, r2
 8001a2c:	1cbb      	adds	r3, r7, #2
 8001a2e:	1c02      	adds	r2, r0, #0
 8001a30:	801a      	strh	r2, [r3, #0]
 8001a32:	1c7b      	adds	r3, r7, #1
 8001a34:	1c0a      	adds	r2, r1, #0
 8001a36:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a38:	1c7b      	adds	r3, r7, #1
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d004      	beq.n	8001a4a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a40:	1cbb      	adds	r3, r7, #2
 8001a42:	881a      	ldrh	r2, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a48:	e003      	b.n	8001a52 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a4a:	1cbb      	adds	r3, r7, #2
 8001a4c:	881a      	ldrh	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	46bd      	mov	sp, r7
 8001a56:	b002      	add	sp, #8
 8001a58:	bd80      	pop	{r7, pc}
	...

08001a5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d101      	bne.n	8001a6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e082      	b.n	8001b74 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2241      	movs	r2, #65	; 0x41
 8001a72:	5c9b      	ldrb	r3, [r3, r2]
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d107      	bne.n	8001a8a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2240      	movs	r2, #64	; 0x40
 8001a7e:	2100      	movs	r1, #0
 8001a80:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	0018      	movs	r0, r3
 8001a86:	f7ff f889 	bl	8000b9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2241      	movs	r2, #65	; 0x41
 8001a8e:	2124      	movs	r1, #36	; 0x24
 8001a90:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2101      	movs	r1, #1
 8001a9e:	438a      	bics	r2, r1
 8001aa0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685a      	ldr	r2, [r3, #4]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4934      	ldr	r1, [pc, #208]	; (8001b7c <HAL_I2C_Init+0x120>)
 8001aac:	400a      	ands	r2, r1
 8001aae:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4931      	ldr	r1, [pc, #196]	; (8001b80 <HAL_I2C_Init+0x124>)
 8001abc:	400a      	ands	r2, r1
 8001abe:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d108      	bne.n	8001ada <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689a      	ldr	r2, [r3, #8]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2180      	movs	r1, #128	; 0x80
 8001ad2:	0209      	lsls	r1, r1, #8
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	e007      	b.n	8001aea <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2184      	movs	r1, #132	; 0x84
 8001ae4:	0209      	lsls	r1, r1, #8
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d104      	bne.n	8001afc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2280      	movs	r2, #128	; 0x80
 8001af8:	0112      	lsls	r2, r2, #4
 8001afa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685a      	ldr	r2, [r3, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	491f      	ldr	r1, [pc, #124]	; (8001b84 <HAL_I2C_Init+0x128>)
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	491a      	ldr	r1, [pc, #104]	; (8001b80 <HAL_I2C_Init+0x124>)
 8001b18:	400a      	ands	r2, r1
 8001b1a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	691a      	ldr	r2, [r3, #16]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	431a      	orrs	r2, r3
 8001b26:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	430a      	orrs	r2, r1
 8001b34:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69d9      	ldr	r1, [r3, #28]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a1a      	ldr	r2, [r3, #32]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	430a      	orrs	r2, r1
 8001b44:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2101      	movs	r1, #1
 8001b52:	430a      	orrs	r2, r1
 8001b54:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2241      	movs	r2, #65	; 0x41
 8001b60:	2120      	movs	r1, #32
 8001b62:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2242      	movs	r2, #66	; 0x42
 8001b6e:	2100      	movs	r1, #0
 8001b70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	0018      	movs	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b002      	add	sp, #8
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	f0ffffff 	.word	0xf0ffffff
 8001b80:	ffff7fff 	.word	0xffff7fff
 8001b84:	02008000 	.word	0x02008000

08001b88 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e022      	b.n	8001be0 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2241      	movs	r2, #65	; 0x41
 8001b9e:	2124      	movs	r1, #36	; 0x24
 8001ba0:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2101      	movs	r1, #1
 8001bae:	438a      	bics	r2, r1
 8001bb0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f7ff f853 	bl	8000c60 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2241      	movs	r2, #65	; 0x41
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2242      	movs	r2, #66	; 0x42
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2240      	movs	r2, #64	; 0x40
 8001bda:	2100      	movs	r1, #0
 8001bdc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	0018      	movs	r0, r3
 8001be2:	46bd      	mov	sp, r7
 8001be4:	b002      	add	sp, #8
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001be8:	b590      	push	{r4, r7, lr}
 8001bea:	b089      	sub	sp, #36	; 0x24
 8001bec:	af02      	add	r7, sp, #8
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	000c      	movs	r4, r1
 8001bf2:	0010      	movs	r0, r2
 8001bf4:	0019      	movs	r1, r3
 8001bf6:	230a      	movs	r3, #10
 8001bf8:	18fb      	adds	r3, r7, r3
 8001bfa:	1c22      	adds	r2, r4, #0
 8001bfc:	801a      	strh	r2, [r3, #0]
 8001bfe:	2308      	movs	r3, #8
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	1c02      	adds	r2, r0, #0
 8001c04:	801a      	strh	r2, [r3, #0]
 8001c06:	1dbb      	adds	r3, r7, #6
 8001c08:	1c0a      	adds	r2, r1, #0
 8001c0a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2241      	movs	r2, #65	; 0x41
 8001c10:	5c9b      	ldrb	r3, [r3, r2]
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	2b20      	cmp	r3, #32
 8001c16:	d000      	beq.n	8001c1a <HAL_I2C_Mem_Write+0x32>
 8001c18:	e10c      	b.n	8001e34 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d004      	beq.n	8001c2a <HAL_I2C_Mem_Write+0x42>
 8001c20:	232c      	movs	r3, #44	; 0x2c
 8001c22:	18fb      	adds	r3, r7, r3
 8001c24:	881b      	ldrh	r3, [r3, #0]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d105      	bne.n	8001c36 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2280      	movs	r2, #128	; 0x80
 8001c2e:	0092      	lsls	r2, r2, #2
 8001c30:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e0ff      	b.n	8001e36 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2240      	movs	r2, #64	; 0x40
 8001c3a:	5c9b      	ldrb	r3, [r3, r2]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d101      	bne.n	8001c44 <HAL_I2C_Mem_Write+0x5c>
 8001c40:	2302      	movs	r3, #2
 8001c42:	e0f8      	b.n	8001e36 <HAL_I2C_Mem_Write+0x24e>
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2240      	movs	r2, #64	; 0x40
 8001c48:	2101      	movs	r1, #1
 8001c4a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001c4c:	f7ff fbc2 	bl	80013d4 <HAL_GetTick>
 8001c50:	0003      	movs	r3, r0
 8001c52:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001c54:	2380      	movs	r3, #128	; 0x80
 8001c56:	0219      	lsls	r1, r3, #8
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	2319      	movs	r3, #25
 8001c60:	2201      	movs	r2, #1
 8001c62:	f000 fb0b 	bl	800227c <I2C_WaitOnFlagUntilTimeout>
 8001c66:	1e03      	subs	r3, r0, #0
 8001c68:	d001      	beq.n	8001c6e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e0e3      	b.n	8001e36 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2241      	movs	r2, #65	; 0x41
 8001c72:	2121      	movs	r1, #33	; 0x21
 8001c74:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2242      	movs	r2, #66	; 0x42
 8001c7a:	2140      	movs	r1, #64	; 0x40
 8001c7c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2200      	movs	r2, #0
 8001c82:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c88:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	222c      	movs	r2, #44	; 0x2c
 8001c8e:	18ba      	adds	r2, r7, r2
 8001c90:	8812      	ldrh	r2, [r2, #0]
 8001c92:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2200      	movs	r2, #0
 8001c98:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001c9a:	1dbb      	adds	r3, r7, #6
 8001c9c:	881c      	ldrh	r4, [r3, #0]
 8001c9e:	2308      	movs	r3, #8
 8001ca0:	18fb      	adds	r3, r7, r3
 8001ca2:	881a      	ldrh	r2, [r3, #0]
 8001ca4:	230a      	movs	r3, #10
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	8819      	ldrh	r1, [r3, #0]
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	0023      	movs	r3, r4
 8001cb6:	f000 f9f9 	bl	80020ac <I2C_RequestMemoryWrite>
 8001cba:	1e03      	subs	r3, r0, #0
 8001cbc:	d005      	beq.n	8001cca <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2240      	movs	r2, #64	; 0x40
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e0b5      	b.n	8001e36 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	2bff      	cmp	r3, #255	; 0xff
 8001cd2:	d911      	bls.n	8001cf8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	22ff      	movs	r2, #255	; 0xff
 8001cd8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	045c      	lsls	r4, r3, #17
 8001ce4:	230a      	movs	r3, #10
 8001ce6:	18fb      	adds	r3, r7, r3
 8001ce8:	8819      	ldrh	r1, [r3, #0]
 8001cea:	68f8      	ldr	r0, [r7, #12]
 8001cec:	2300      	movs	r3, #0
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	0023      	movs	r3, r4
 8001cf2:	f000 fc7d 	bl	80025f0 <I2C_TransferConfig>
 8001cf6:	e012      	b.n	8001d1e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d06:	b2da      	uxtb	r2, r3
 8001d08:	2380      	movs	r3, #128	; 0x80
 8001d0a:	049c      	lsls	r4, r3, #18
 8001d0c:	230a      	movs	r3, #10
 8001d0e:	18fb      	adds	r3, r7, r3
 8001d10:	8819      	ldrh	r1, [r3, #0]
 8001d12:	68f8      	ldr	r0, [r7, #12]
 8001d14:	2300      	movs	r3, #0
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	0023      	movs	r3, r4
 8001d1a:	f000 fc69 	bl	80025f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d1e:	697a      	ldr	r2, [r7, #20]
 8001d20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	0018      	movs	r0, r3
 8001d26:	f000 fae8 	bl	80022fa <I2C_WaitOnTXISFlagUntilTimeout>
 8001d2a:	1e03      	subs	r3, r0, #0
 8001d2c:	d001      	beq.n	8001d32 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e081      	b.n	8001e36 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d36:	781a      	ldrb	r2, [r3, #0]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d03a      	beq.n	8001de2 <HAL_I2C_Mem_Write+0x1fa>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d136      	bne.n	8001de2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d76:	68f8      	ldr	r0, [r7, #12]
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	9300      	str	r3, [sp, #0]
 8001d7c:	0013      	movs	r3, r2
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2180      	movs	r1, #128	; 0x80
 8001d82:	f000 fa7b 	bl	800227c <I2C_WaitOnFlagUntilTimeout>
 8001d86:	1e03      	subs	r3, r0, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e053      	b.n	8001e36 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	2bff      	cmp	r3, #255	; 0xff
 8001d96:	d911      	bls.n	8001dbc <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	22ff      	movs	r2, #255	; 0xff
 8001d9c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	2380      	movs	r3, #128	; 0x80
 8001da6:	045c      	lsls	r4, r3, #17
 8001da8:	230a      	movs	r3, #10
 8001daa:	18fb      	adds	r3, r7, r3
 8001dac:	8819      	ldrh	r1, [r3, #0]
 8001dae:	68f8      	ldr	r0, [r7, #12]
 8001db0:	2300      	movs	r3, #0
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	0023      	movs	r3, r4
 8001db6:	f000 fc1b 	bl	80025f0 <I2C_TransferConfig>
 8001dba:	e012      	b.n	8001de2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	2380      	movs	r3, #128	; 0x80
 8001dce:	049c      	lsls	r4, r3, #18
 8001dd0:	230a      	movs	r3, #10
 8001dd2:	18fb      	adds	r3, r7, r3
 8001dd4:	8819      	ldrh	r1, [r3, #0]
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	2300      	movs	r3, #0
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	0023      	movs	r3, r4
 8001dde:	f000 fc07 	bl	80025f0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d198      	bne.n	8001d1e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	0018      	movs	r0, r3
 8001df4:	f000 fac0 	bl	8002378 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001df8:	1e03      	subs	r3, r0, #0
 8001dfa:	d001      	beq.n	8001e00 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e01a      	b.n	8001e36 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2220      	movs	r2, #32
 8001e06:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	490b      	ldr	r1, [pc, #44]	; (8001e40 <HAL_I2C_Mem_Write+0x258>)
 8001e14:	400a      	ands	r2, r1
 8001e16:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2241      	movs	r2, #65	; 0x41
 8001e1c:	2120      	movs	r1, #32
 8001e1e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2242      	movs	r2, #66	; 0x42
 8001e24:	2100      	movs	r1, #0
 8001e26:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2240      	movs	r2, #64	; 0x40
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	e000      	b.n	8001e36 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001e34:	2302      	movs	r3, #2
  }
}
 8001e36:	0018      	movs	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	b007      	add	sp, #28
 8001e3c:	bd90      	pop	{r4, r7, pc}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	fe00e800 	.word	0xfe00e800

08001e44 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e44:	b590      	push	{r4, r7, lr}
 8001e46:	b089      	sub	sp, #36	; 0x24
 8001e48:	af02      	add	r7, sp, #8
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	000c      	movs	r4, r1
 8001e4e:	0010      	movs	r0, r2
 8001e50:	0019      	movs	r1, r3
 8001e52:	230a      	movs	r3, #10
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	1c22      	adds	r2, r4, #0
 8001e58:	801a      	strh	r2, [r3, #0]
 8001e5a:	2308      	movs	r3, #8
 8001e5c:	18fb      	adds	r3, r7, r3
 8001e5e:	1c02      	adds	r2, r0, #0
 8001e60:	801a      	strh	r2, [r3, #0]
 8001e62:	1dbb      	adds	r3, r7, #6
 8001e64:	1c0a      	adds	r2, r1, #0
 8001e66:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2241      	movs	r2, #65	; 0x41
 8001e6c:	5c9b      	ldrb	r3, [r3, r2]
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b20      	cmp	r3, #32
 8001e72:	d000      	beq.n	8001e76 <HAL_I2C_Mem_Read+0x32>
 8001e74:	e110      	b.n	8002098 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d004      	beq.n	8001e86 <HAL_I2C_Mem_Read+0x42>
 8001e7c:	232c      	movs	r3, #44	; 0x2c
 8001e7e:	18fb      	adds	r3, r7, r3
 8001e80:	881b      	ldrh	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d105      	bne.n	8001e92 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2280      	movs	r2, #128	; 0x80
 8001e8a:	0092      	lsls	r2, r2, #2
 8001e8c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e103      	b.n	800209a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2240      	movs	r2, #64	; 0x40
 8001e96:	5c9b      	ldrb	r3, [r3, r2]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d101      	bne.n	8001ea0 <HAL_I2C_Mem_Read+0x5c>
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	e0fc      	b.n	800209a <HAL_I2C_Mem_Read+0x256>
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2240      	movs	r2, #64	; 0x40
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ea8:	f7ff fa94 	bl	80013d4 <HAL_GetTick>
 8001eac:	0003      	movs	r3, r0
 8001eae:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	0219      	lsls	r1, r3, #8
 8001eb4:	68f8      	ldr	r0, [r7, #12]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	9300      	str	r3, [sp, #0]
 8001eba:	2319      	movs	r3, #25
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f000 f9dd 	bl	800227c <I2C_WaitOnFlagUntilTimeout>
 8001ec2:	1e03      	subs	r3, r0, #0
 8001ec4:	d001      	beq.n	8001eca <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e0e7      	b.n	800209a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2241      	movs	r2, #65	; 0x41
 8001ece:	2122      	movs	r1, #34	; 0x22
 8001ed0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2242      	movs	r2, #66	; 0x42
 8001ed6:	2140      	movs	r1, #64	; 0x40
 8001ed8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2200      	movs	r2, #0
 8001ede:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ee4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	222c      	movs	r2, #44	; 0x2c
 8001eea:	18ba      	adds	r2, r7, r2
 8001eec:	8812      	ldrh	r2, [r2, #0]
 8001eee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ef6:	1dbb      	adds	r3, r7, #6
 8001ef8:	881c      	ldrh	r4, [r3, #0]
 8001efa:	2308      	movs	r3, #8
 8001efc:	18fb      	adds	r3, r7, r3
 8001efe:	881a      	ldrh	r2, [r3, #0]
 8001f00:	230a      	movs	r3, #10
 8001f02:	18fb      	adds	r3, r7, r3
 8001f04:	8819      	ldrh	r1, [r3, #0]
 8001f06:	68f8      	ldr	r0, [r7, #12]
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	9301      	str	r3, [sp, #4]
 8001f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f0e:	9300      	str	r3, [sp, #0]
 8001f10:	0023      	movs	r3, r4
 8001f12:	f000 f92f 	bl	8002174 <I2C_RequestMemoryRead>
 8001f16:	1e03      	subs	r3, r0, #0
 8001f18:	d005      	beq.n	8001f26 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2240      	movs	r2, #64	; 0x40
 8001f1e:	2100      	movs	r1, #0
 8001f20:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e0b9      	b.n	800209a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	2bff      	cmp	r3, #255	; 0xff
 8001f2e:	d911      	bls.n	8001f54 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	22ff      	movs	r2, #255	; 0xff
 8001f34:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	2380      	movs	r3, #128	; 0x80
 8001f3e:	045c      	lsls	r4, r3, #17
 8001f40:	230a      	movs	r3, #10
 8001f42:	18fb      	adds	r3, r7, r3
 8001f44:	8819      	ldrh	r1, [r3, #0]
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	4b56      	ldr	r3, [pc, #344]	; (80020a4 <HAL_I2C_Mem_Read+0x260>)
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	0023      	movs	r3, r4
 8001f4e:	f000 fb4f 	bl	80025f0 <I2C_TransferConfig>
 8001f52:	e012      	b.n	8001f7a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	2380      	movs	r3, #128	; 0x80
 8001f66:	049c      	lsls	r4, r3, #18
 8001f68:	230a      	movs	r3, #10
 8001f6a:	18fb      	adds	r3, r7, r3
 8001f6c:	8819      	ldrh	r1, [r3, #0]
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	4b4c      	ldr	r3, [pc, #304]	; (80020a4 <HAL_I2C_Mem_Read+0x260>)
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	0023      	movs	r3, r4
 8001f76:	f000 fb3b 	bl	80025f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001f7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f7c:	68f8      	ldr	r0, [r7, #12]
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	0013      	movs	r3, r2
 8001f84:	2200      	movs	r2, #0
 8001f86:	2104      	movs	r1, #4
 8001f88:	f000 f978 	bl	800227c <I2C_WaitOnFlagUntilTimeout>
 8001f8c:	1e03      	subs	r3, r0, #0
 8001f8e:	d001      	beq.n	8001f94 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e082      	b.n	800209a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa6:	1c5a      	adds	r2, r3, #1
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d03a      	beq.n	8002046 <HAL_I2C_Mem_Read+0x202>
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d136      	bne.n	8002046 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001fda:	68f8      	ldr	r0, [r7, #12]
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	0013      	movs	r3, r2
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2180      	movs	r1, #128	; 0x80
 8001fe6:	f000 f949 	bl	800227c <I2C_WaitOnFlagUntilTimeout>
 8001fea:	1e03      	subs	r3, r0, #0
 8001fec:	d001      	beq.n	8001ff2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e053      	b.n	800209a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	2bff      	cmp	r3, #255	; 0xff
 8001ffa:	d911      	bls.n	8002020 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	22ff      	movs	r2, #255	; 0xff
 8002000:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002006:	b2da      	uxtb	r2, r3
 8002008:	2380      	movs	r3, #128	; 0x80
 800200a:	045c      	lsls	r4, r3, #17
 800200c:	230a      	movs	r3, #10
 800200e:	18fb      	adds	r3, r7, r3
 8002010:	8819      	ldrh	r1, [r3, #0]
 8002012:	68f8      	ldr	r0, [r7, #12]
 8002014:	2300      	movs	r3, #0
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	0023      	movs	r3, r4
 800201a:	f000 fae9 	bl	80025f0 <I2C_TransferConfig>
 800201e:	e012      	b.n	8002046 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002024:	b29a      	uxth	r2, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800202e:	b2da      	uxtb	r2, r3
 8002030:	2380      	movs	r3, #128	; 0x80
 8002032:	049c      	lsls	r4, r3, #18
 8002034:	230a      	movs	r3, #10
 8002036:	18fb      	adds	r3, r7, r3
 8002038:	8819      	ldrh	r1, [r3, #0]
 800203a:	68f8      	ldr	r0, [r7, #12]
 800203c:	2300      	movs	r3, #0
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	0023      	movs	r3, r4
 8002042:	f000 fad5 	bl	80025f0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800204a:	b29b      	uxth	r3, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	d194      	bne.n	8001f7a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002050:	697a      	ldr	r2, [r7, #20]
 8002052:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	0018      	movs	r0, r3
 8002058:	f000 f98e 	bl	8002378 <I2C_WaitOnSTOPFlagUntilTimeout>
 800205c:	1e03      	subs	r3, r0, #0
 800205e:	d001      	beq.n	8002064 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e01a      	b.n	800209a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2220      	movs	r2, #32
 800206a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	490c      	ldr	r1, [pc, #48]	; (80020a8 <HAL_I2C_Mem_Read+0x264>)
 8002078:	400a      	ands	r2, r1
 800207a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2241      	movs	r2, #65	; 0x41
 8002080:	2120      	movs	r1, #32
 8002082:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2242      	movs	r2, #66	; 0x42
 8002088:	2100      	movs	r1, #0
 800208a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2240      	movs	r2, #64	; 0x40
 8002090:	2100      	movs	r1, #0
 8002092:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002094:	2300      	movs	r3, #0
 8002096:	e000      	b.n	800209a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8002098:	2302      	movs	r3, #2
  }
}
 800209a:	0018      	movs	r0, r3
 800209c:	46bd      	mov	sp, r7
 800209e:	b007      	add	sp, #28
 80020a0:	bd90      	pop	{r4, r7, pc}
 80020a2:	46c0      	nop			; (mov r8, r8)
 80020a4:	80002400 	.word	0x80002400
 80020a8:	fe00e800 	.word	0xfe00e800

080020ac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80020ac:	b5b0      	push	{r4, r5, r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af02      	add	r7, sp, #8
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	000c      	movs	r4, r1
 80020b6:	0010      	movs	r0, r2
 80020b8:	0019      	movs	r1, r3
 80020ba:	250a      	movs	r5, #10
 80020bc:	197b      	adds	r3, r7, r5
 80020be:	1c22      	adds	r2, r4, #0
 80020c0:	801a      	strh	r2, [r3, #0]
 80020c2:	2308      	movs	r3, #8
 80020c4:	18fb      	adds	r3, r7, r3
 80020c6:	1c02      	adds	r2, r0, #0
 80020c8:	801a      	strh	r2, [r3, #0]
 80020ca:	1dbb      	adds	r3, r7, #6
 80020cc:	1c0a      	adds	r2, r1, #0
 80020ce:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80020d0:	1dbb      	adds	r3, r7, #6
 80020d2:	881b      	ldrh	r3, [r3, #0]
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	2380      	movs	r3, #128	; 0x80
 80020d8:	045c      	lsls	r4, r3, #17
 80020da:	197b      	adds	r3, r7, r5
 80020dc:	8819      	ldrh	r1, [r3, #0]
 80020de:	68f8      	ldr	r0, [r7, #12]
 80020e0:	4b23      	ldr	r3, [pc, #140]	; (8002170 <I2C_RequestMemoryWrite+0xc4>)
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	0023      	movs	r3, r4
 80020e6:	f000 fa83 	bl	80025f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020ec:	6a39      	ldr	r1, [r7, #32]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	0018      	movs	r0, r3
 80020f2:	f000 f902 	bl	80022fa <I2C_WaitOnTXISFlagUntilTimeout>
 80020f6:	1e03      	subs	r3, r0, #0
 80020f8:	d001      	beq.n	80020fe <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e033      	b.n	8002166 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80020fe:	1dbb      	adds	r3, r7, #6
 8002100:	881b      	ldrh	r3, [r3, #0]
 8002102:	2b01      	cmp	r3, #1
 8002104:	d107      	bne.n	8002116 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002106:	2308      	movs	r3, #8
 8002108:	18fb      	adds	r3, r7, r3
 800210a:	881b      	ldrh	r3, [r3, #0]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	629a      	str	r2, [r3, #40]	; 0x28
 8002114:	e019      	b.n	800214a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002116:	2308      	movs	r3, #8
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	881b      	ldrh	r3, [r3, #0]
 800211c:	0a1b      	lsrs	r3, r3, #8
 800211e:	b29b      	uxth	r3, r3
 8002120:	b2da      	uxtb	r2, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800212a:	6a39      	ldr	r1, [r7, #32]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	0018      	movs	r0, r3
 8002130:	f000 f8e3 	bl	80022fa <I2C_WaitOnTXISFlagUntilTimeout>
 8002134:	1e03      	subs	r3, r0, #0
 8002136:	d001      	beq.n	800213c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e014      	b.n	8002166 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800213c:	2308      	movs	r3, #8
 800213e:	18fb      	adds	r3, r7, r3
 8002140:	881b      	ldrh	r3, [r3, #0]
 8002142:	b2da      	uxtb	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800214a:	6a3a      	ldr	r2, [r7, #32]
 800214c:	68f8      	ldr	r0, [r7, #12]
 800214e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	0013      	movs	r3, r2
 8002154:	2200      	movs	r2, #0
 8002156:	2180      	movs	r1, #128	; 0x80
 8002158:	f000 f890 	bl	800227c <I2C_WaitOnFlagUntilTimeout>
 800215c:	1e03      	subs	r3, r0, #0
 800215e:	d001      	beq.n	8002164 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e000      	b.n	8002166 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	0018      	movs	r0, r3
 8002168:	46bd      	mov	sp, r7
 800216a:	b004      	add	sp, #16
 800216c:	bdb0      	pop	{r4, r5, r7, pc}
 800216e:	46c0      	nop			; (mov r8, r8)
 8002170:	80002000 	.word	0x80002000

08002174 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002174:	b5b0      	push	{r4, r5, r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af02      	add	r7, sp, #8
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	000c      	movs	r4, r1
 800217e:	0010      	movs	r0, r2
 8002180:	0019      	movs	r1, r3
 8002182:	250a      	movs	r5, #10
 8002184:	197b      	adds	r3, r7, r5
 8002186:	1c22      	adds	r2, r4, #0
 8002188:	801a      	strh	r2, [r3, #0]
 800218a:	2308      	movs	r3, #8
 800218c:	18fb      	adds	r3, r7, r3
 800218e:	1c02      	adds	r2, r0, #0
 8002190:	801a      	strh	r2, [r3, #0]
 8002192:	1dbb      	adds	r3, r7, #6
 8002194:	1c0a      	adds	r2, r1, #0
 8002196:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002198:	1dbb      	adds	r3, r7, #6
 800219a:	881b      	ldrh	r3, [r3, #0]
 800219c:	b2da      	uxtb	r2, r3
 800219e:	197b      	adds	r3, r7, r5
 80021a0:	8819      	ldrh	r1, [r3, #0]
 80021a2:	68f8      	ldr	r0, [r7, #12]
 80021a4:	4b23      	ldr	r3, [pc, #140]	; (8002234 <I2C_RequestMemoryRead+0xc0>)
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	2300      	movs	r3, #0
 80021aa:	f000 fa21 	bl	80025f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021b0:	6a39      	ldr	r1, [r7, #32]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	0018      	movs	r0, r3
 80021b6:	f000 f8a0 	bl	80022fa <I2C_WaitOnTXISFlagUntilTimeout>
 80021ba:	1e03      	subs	r3, r0, #0
 80021bc:	d001      	beq.n	80021c2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e033      	b.n	800222a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80021c2:	1dbb      	adds	r3, r7, #6
 80021c4:	881b      	ldrh	r3, [r3, #0]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d107      	bne.n	80021da <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021ca:	2308      	movs	r3, #8
 80021cc:	18fb      	adds	r3, r7, r3
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	629a      	str	r2, [r3, #40]	; 0x28
 80021d8:	e019      	b.n	800220e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80021da:	2308      	movs	r3, #8
 80021dc:	18fb      	adds	r3, r7, r3
 80021de:	881b      	ldrh	r3, [r3, #0]
 80021e0:	0a1b      	lsrs	r3, r3, #8
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021ee:	6a39      	ldr	r1, [r7, #32]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	0018      	movs	r0, r3
 80021f4:	f000 f881 	bl	80022fa <I2C_WaitOnTXISFlagUntilTimeout>
 80021f8:	1e03      	subs	r3, r0, #0
 80021fa:	d001      	beq.n	8002200 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e014      	b.n	800222a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002200:	2308      	movs	r3, #8
 8002202:	18fb      	adds	r3, r7, r3
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	b2da      	uxtb	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800220e:	6a3a      	ldr	r2, [r7, #32]
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	0013      	movs	r3, r2
 8002218:	2200      	movs	r2, #0
 800221a:	2140      	movs	r1, #64	; 0x40
 800221c:	f000 f82e 	bl	800227c <I2C_WaitOnFlagUntilTimeout>
 8002220:	1e03      	subs	r3, r0, #0
 8002222:	d001      	beq.n	8002228 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e000      	b.n	800222a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	0018      	movs	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	b004      	add	sp, #16
 8002230:	bdb0      	pop	{r4, r5, r7, pc}
 8002232:	46c0      	nop			; (mov r8, r8)
 8002234:	80002000 	.word	0x80002000

08002238 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	699b      	ldr	r3, [r3, #24]
 8002246:	2202      	movs	r2, #2
 8002248:	4013      	ands	r3, r2
 800224a:	2b02      	cmp	r3, #2
 800224c:	d103      	bne.n	8002256 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2200      	movs	r2, #0
 8002254:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	2201      	movs	r2, #1
 800225e:	4013      	ands	r3, r2
 8002260:	2b01      	cmp	r3, #1
 8002262:	d007      	beq.n	8002274 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	699a      	ldr	r2, [r3, #24]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2101      	movs	r1, #1
 8002270:	430a      	orrs	r2, r1
 8002272:	619a      	str	r2, [r3, #24]
  }
}
 8002274:	46c0      	nop			; (mov r8, r8)
 8002276:	46bd      	mov	sp, r7
 8002278:	b002      	add	sp, #8
 800227a:	bd80      	pop	{r7, pc}

0800227c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	603b      	str	r3, [r7, #0]
 8002288:	1dfb      	adds	r3, r7, #7
 800228a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800228c:	e021      	b.n	80022d2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	3301      	adds	r3, #1
 8002292:	d01e      	beq.n	80022d2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002294:	f7ff f89e 	bl	80013d4 <HAL_GetTick>
 8002298:	0002      	movs	r2, r0
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d302      	bcc.n	80022aa <I2C_WaitOnFlagUntilTimeout+0x2e>
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d113      	bne.n	80022d2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ae:	2220      	movs	r2, #32
 80022b0:	431a      	orrs	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2241      	movs	r2, #65	; 0x41
 80022ba:	2120      	movs	r1, #32
 80022bc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2242      	movs	r2, #66	; 0x42
 80022c2:	2100      	movs	r1, #0
 80022c4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2240      	movs	r2, #64	; 0x40
 80022ca:	2100      	movs	r1, #0
 80022cc:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e00f      	b.n	80022f2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	4013      	ands	r3, r2
 80022dc:	68ba      	ldr	r2, [r7, #8]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	425a      	negs	r2, r3
 80022e2:	4153      	adcs	r3, r2
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	001a      	movs	r2, r3
 80022e8:	1dfb      	adds	r3, r7, #7
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d0ce      	beq.n	800228e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	0018      	movs	r0, r3
 80022f4:	46bd      	mov	sp, r7
 80022f6:	b004      	add	sp, #16
 80022f8:	bd80      	pop	{r7, pc}

080022fa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b084      	sub	sp, #16
 80022fe:	af00      	add	r7, sp, #0
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002306:	e02b      	b.n	8002360 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	68b9      	ldr	r1, [r7, #8]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	0018      	movs	r0, r3
 8002310:	f000 f86e 	bl	80023f0 <I2C_IsErrorOccurred>
 8002314:	1e03      	subs	r3, r0, #0
 8002316:	d001      	beq.n	800231c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e029      	b.n	8002370 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	3301      	adds	r3, #1
 8002320:	d01e      	beq.n	8002360 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002322:	f7ff f857 	bl	80013d4 <HAL_GetTick>
 8002326:	0002      	movs	r2, r0
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	68ba      	ldr	r2, [r7, #8]
 800232e:	429a      	cmp	r2, r3
 8002330:	d302      	bcc.n	8002338 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d113      	bne.n	8002360 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233c:	2220      	movs	r2, #32
 800233e:	431a      	orrs	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2241      	movs	r2, #65	; 0x41
 8002348:	2120      	movs	r1, #32
 800234a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2242      	movs	r2, #66	; 0x42
 8002350:	2100      	movs	r1, #0
 8002352:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2240      	movs	r2, #64	; 0x40
 8002358:	2100      	movs	r1, #0
 800235a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e007      	b.n	8002370 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	2202      	movs	r2, #2
 8002368:	4013      	ands	r3, r2
 800236a:	2b02      	cmp	r3, #2
 800236c:	d1cc      	bne.n	8002308 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	0018      	movs	r0, r3
 8002372:	46bd      	mov	sp, r7
 8002374:	b004      	add	sp, #16
 8002376:	bd80      	pop	{r7, pc}

08002378 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002384:	e028      	b.n	80023d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	68b9      	ldr	r1, [r7, #8]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	0018      	movs	r0, r3
 800238e:	f000 f82f 	bl	80023f0 <I2C_IsErrorOccurred>
 8002392:	1e03      	subs	r3, r0, #0
 8002394:	d001      	beq.n	800239a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e026      	b.n	80023e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800239a:	f7ff f81b 	bl	80013d4 <HAL_GetTick>
 800239e:	0002      	movs	r2, r0
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	68ba      	ldr	r2, [r7, #8]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d302      	bcc.n	80023b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d113      	bne.n	80023d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b4:	2220      	movs	r2, #32
 80023b6:	431a      	orrs	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2241      	movs	r2, #65	; 0x41
 80023c0:	2120      	movs	r1, #32
 80023c2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2242      	movs	r2, #66	; 0x42
 80023c8:	2100      	movs	r1, #0
 80023ca:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2240      	movs	r2, #64	; 0x40
 80023d0:	2100      	movs	r1, #0
 80023d2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e007      	b.n	80023e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	2220      	movs	r2, #32
 80023e0:	4013      	ands	r3, r2
 80023e2:	2b20      	cmp	r3, #32
 80023e4:	d1cf      	bne.n	8002386 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	0018      	movs	r0, r3
 80023ea:	46bd      	mov	sp, r7
 80023ec:	b004      	add	sp, #16
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023f0:	b590      	push	{r4, r7, lr}
 80023f2:	b08b      	sub	sp, #44	; 0x2c
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023fc:	2327      	movs	r3, #39	; 0x27
 80023fe:	18fb      	adds	r3, r7, r3
 8002400:	2200      	movs	r2, #0
 8002402:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800240c:	2300      	movs	r3, #0
 800240e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	2210      	movs	r2, #16
 8002418:	4013      	ands	r3, r2
 800241a:	d100      	bne.n	800241e <I2C_IsErrorOccurred+0x2e>
 800241c:	e082      	b.n	8002524 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2210      	movs	r2, #16
 8002424:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002426:	e060      	b.n	80024ea <I2C_IsErrorOccurred+0xfa>
 8002428:	2427      	movs	r4, #39	; 0x27
 800242a:	193b      	adds	r3, r7, r4
 800242c:	193a      	adds	r2, r7, r4
 800242e:	7812      	ldrb	r2, [r2, #0]
 8002430:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	3301      	adds	r3, #1
 8002436:	d058      	beq.n	80024ea <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002438:	f7fe ffcc 	bl	80013d4 <HAL_GetTick>
 800243c:	0002      	movs	r2, r0
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	429a      	cmp	r2, r3
 8002446:	d306      	bcc.n	8002456 <I2C_IsErrorOccurred+0x66>
 8002448:	193b      	adds	r3, r7, r4
 800244a:	193a      	adds	r2, r7, r4
 800244c:	7812      	ldrb	r2, [r2, #0]
 800244e:	701a      	strb	r2, [r3, #0]
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d149      	bne.n	80024ea <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	2380      	movs	r3, #128	; 0x80
 800245e:	01db      	lsls	r3, r3, #7
 8002460:	4013      	ands	r3, r2
 8002462:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002464:	2013      	movs	r0, #19
 8002466:	183b      	adds	r3, r7, r0
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	2142      	movs	r1, #66	; 0x42
 800246c:	5c52      	ldrb	r2, [r2, r1]
 800246e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	699a      	ldr	r2, [r3, #24]
 8002476:	2380      	movs	r3, #128	; 0x80
 8002478:	021b      	lsls	r3, r3, #8
 800247a:	401a      	ands	r2, r3
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	021b      	lsls	r3, r3, #8
 8002480:	429a      	cmp	r2, r3
 8002482:	d126      	bne.n	80024d2 <I2C_IsErrorOccurred+0xe2>
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	2380      	movs	r3, #128	; 0x80
 8002488:	01db      	lsls	r3, r3, #7
 800248a:	429a      	cmp	r2, r3
 800248c:	d021      	beq.n	80024d2 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800248e:	183b      	adds	r3, r7, r0
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b20      	cmp	r3, #32
 8002494:	d01d      	beq.n	80024d2 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2180      	movs	r1, #128	; 0x80
 80024a2:	01c9      	lsls	r1, r1, #7
 80024a4:	430a      	orrs	r2, r1
 80024a6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80024a8:	f7fe ff94 	bl	80013d4 <HAL_GetTick>
 80024ac:	0003      	movs	r3, r0
 80024ae:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024b0:	e00f      	b.n	80024d2 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80024b2:	f7fe ff8f 	bl	80013d4 <HAL_GetTick>
 80024b6:	0002      	movs	r2, r0
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b19      	cmp	r3, #25
 80024be:	d908      	bls.n	80024d2 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80024c0:	6a3b      	ldr	r3, [r7, #32]
 80024c2:	2220      	movs	r2, #32
 80024c4:	4313      	orrs	r3, r2
 80024c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80024c8:	2327      	movs	r3, #39	; 0x27
 80024ca:	18fb      	adds	r3, r7, r3
 80024cc:	2201      	movs	r2, #1
 80024ce:	701a      	strb	r2, [r3, #0]

              break;
 80024d0:	e00b      	b.n	80024ea <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	2220      	movs	r2, #32
 80024da:	4013      	ands	r3, r2
 80024dc:	2127      	movs	r1, #39	; 0x27
 80024de:	187a      	adds	r2, r7, r1
 80024e0:	1879      	adds	r1, r7, r1
 80024e2:	7809      	ldrb	r1, [r1, #0]
 80024e4:	7011      	strb	r1, [r2, #0]
 80024e6:	2b20      	cmp	r3, #32
 80024e8:	d1e3      	bne.n	80024b2 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	2220      	movs	r2, #32
 80024f2:	4013      	ands	r3, r2
 80024f4:	2b20      	cmp	r3, #32
 80024f6:	d004      	beq.n	8002502 <I2C_IsErrorOccurred+0x112>
 80024f8:	2327      	movs	r3, #39	; 0x27
 80024fa:	18fb      	adds	r3, r7, r3
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d092      	beq.n	8002428 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002502:	2327      	movs	r3, #39	; 0x27
 8002504:	18fb      	adds	r3, r7, r3
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d103      	bne.n	8002514 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2220      	movs	r2, #32
 8002512:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002514:	6a3b      	ldr	r3, [r7, #32]
 8002516:	2204      	movs	r2, #4
 8002518:	4313      	orrs	r3, r2
 800251a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800251c:	2327      	movs	r3, #39	; 0x27
 800251e:	18fb      	adds	r3, r7, r3
 8002520:	2201      	movs	r2, #1
 8002522:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	2380      	movs	r3, #128	; 0x80
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4013      	ands	r3, r2
 8002534:	d00c      	beq.n	8002550 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002536:	6a3b      	ldr	r3, [r7, #32]
 8002538:	2201      	movs	r2, #1
 800253a:	4313      	orrs	r3, r2
 800253c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2280      	movs	r2, #128	; 0x80
 8002544:	0052      	lsls	r2, r2, #1
 8002546:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002548:	2327      	movs	r3, #39	; 0x27
 800254a:	18fb      	adds	r3, r7, r3
 800254c:	2201      	movs	r2, #1
 800254e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	2380      	movs	r3, #128	; 0x80
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	4013      	ands	r3, r2
 8002558:	d00c      	beq.n	8002574 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800255a:	6a3b      	ldr	r3, [r7, #32]
 800255c:	2208      	movs	r2, #8
 800255e:	4313      	orrs	r3, r2
 8002560:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2280      	movs	r2, #128	; 0x80
 8002568:	00d2      	lsls	r2, r2, #3
 800256a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800256c:	2327      	movs	r3, #39	; 0x27
 800256e:	18fb      	adds	r3, r7, r3
 8002570:	2201      	movs	r2, #1
 8002572:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	2380      	movs	r3, #128	; 0x80
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	4013      	ands	r3, r2
 800257c:	d00c      	beq.n	8002598 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	2202      	movs	r2, #2
 8002582:	4313      	orrs	r3, r2
 8002584:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2280      	movs	r2, #128	; 0x80
 800258c:	0092      	lsls	r2, r2, #2
 800258e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002590:	2327      	movs	r3, #39	; 0x27
 8002592:	18fb      	adds	r3, r7, r3
 8002594:	2201      	movs	r2, #1
 8002596:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002598:	2327      	movs	r3, #39	; 0x27
 800259a:	18fb      	adds	r3, r7, r3
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d01d      	beq.n	80025de <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	0018      	movs	r0, r3
 80025a6:	f7ff fe47 	bl	8002238 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	685a      	ldr	r2, [r3, #4]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	490d      	ldr	r1, [pc, #52]	; (80025ec <I2C_IsErrorOccurred+0x1fc>)
 80025b6:	400a      	ands	r2, r1
 80025b8:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025be:	6a3b      	ldr	r3, [r7, #32]
 80025c0:	431a      	orrs	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2241      	movs	r2, #65	; 0x41
 80025ca:	2120      	movs	r1, #32
 80025cc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2242      	movs	r2, #66	; 0x42
 80025d2:	2100      	movs	r1, #0
 80025d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2240      	movs	r2, #64	; 0x40
 80025da:	2100      	movs	r1, #0
 80025dc:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80025de:	2327      	movs	r3, #39	; 0x27
 80025e0:	18fb      	adds	r3, r7, r3
 80025e2:	781b      	ldrb	r3, [r3, #0]
}
 80025e4:	0018      	movs	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b00b      	add	sp, #44	; 0x2c
 80025ea:	bd90      	pop	{r4, r7, pc}
 80025ec:	fe00e800 	.word	0xfe00e800

080025f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80025f0:	b590      	push	{r4, r7, lr}
 80025f2:	b087      	sub	sp, #28
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	0008      	movs	r0, r1
 80025fa:	0011      	movs	r1, r2
 80025fc:	607b      	str	r3, [r7, #4]
 80025fe:	240a      	movs	r4, #10
 8002600:	193b      	adds	r3, r7, r4
 8002602:	1c02      	adds	r2, r0, #0
 8002604:	801a      	strh	r2, [r3, #0]
 8002606:	2009      	movs	r0, #9
 8002608:	183b      	adds	r3, r7, r0
 800260a:	1c0a      	adds	r2, r1, #0
 800260c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800260e:	193b      	adds	r3, r7, r4
 8002610:	881b      	ldrh	r3, [r3, #0]
 8002612:	059b      	lsls	r3, r3, #22
 8002614:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002616:	183b      	adds	r3, r7, r0
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	0419      	lsls	r1, r3, #16
 800261c:	23ff      	movs	r3, #255	; 0xff
 800261e:	041b      	lsls	r3, r3, #16
 8002620:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002622:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800262a:	4313      	orrs	r3, r2
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	085b      	lsrs	r3, r3, #1
 8002630:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800263a:	0d51      	lsrs	r1, r2, #21
 800263c:	2280      	movs	r2, #128	; 0x80
 800263e:	00d2      	lsls	r2, r2, #3
 8002640:	400a      	ands	r2, r1
 8002642:	4907      	ldr	r1, [pc, #28]	; (8002660 <I2C_TransferConfig+0x70>)
 8002644:	430a      	orrs	r2, r1
 8002646:	43d2      	mvns	r2, r2
 8002648:	401a      	ands	r2, r3
 800264a:	0011      	movs	r1, r2
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	430a      	orrs	r2, r1
 8002654:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002656:	46c0      	nop			; (mov r8, r8)
 8002658:	46bd      	mov	sp, r7
 800265a:	b007      	add	sp, #28
 800265c:	bd90      	pop	{r4, r7, pc}
 800265e:	46c0      	nop			; (mov r8, r8)
 8002660:	03ff63ff 	.word	0x03ff63ff

08002664 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2241      	movs	r2, #65	; 0x41
 8002672:	5c9b      	ldrb	r3, [r3, r2]
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b20      	cmp	r3, #32
 8002678:	d138      	bne.n	80026ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2240      	movs	r2, #64	; 0x40
 800267e:	5c9b      	ldrb	r3, [r3, r2]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d101      	bne.n	8002688 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002684:	2302      	movs	r3, #2
 8002686:	e032      	b.n	80026ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2240      	movs	r2, #64	; 0x40
 800268c:	2101      	movs	r1, #1
 800268e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2241      	movs	r2, #65	; 0x41
 8002694:	2124      	movs	r1, #36	; 0x24
 8002696:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2101      	movs	r1, #1
 80026a4:	438a      	bics	r2, r1
 80026a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4911      	ldr	r1, [pc, #68]	; (80026f8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80026b4:	400a      	ands	r2, r1
 80026b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6819      	ldr	r1, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	430a      	orrs	r2, r1
 80026c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2101      	movs	r1, #1
 80026d4:	430a      	orrs	r2, r1
 80026d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2241      	movs	r2, #65	; 0x41
 80026dc:	2120      	movs	r1, #32
 80026de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2240      	movs	r2, #64	; 0x40
 80026e4:	2100      	movs	r1, #0
 80026e6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	e000      	b.n	80026ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80026ec:	2302      	movs	r3, #2
  }
}
 80026ee:	0018      	movs	r0, r3
 80026f0:	46bd      	mov	sp, r7
 80026f2:	b002      	add	sp, #8
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	46c0      	nop			; (mov r8, r8)
 80026f8:	ffffefff 	.word	0xffffefff

080026fc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2241      	movs	r2, #65	; 0x41
 800270a:	5c9b      	ldrb	r3, [r3, r2]
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b20      	cmp	r3, #32
 8002710:	d139      	bne.n	8002786 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2240      	movs	r2, #64	; 0x40
 8002716:	5c9b      	ldrb	r3, [r3, r2]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d101      	bne.n	8002720 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800271c:	2302      	movs	r3, #2
 800271e:	e033      	b.n	8002788 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2240      	movs	r2, #64	; 0x40
 8002724:	2101      	movs	r1, #1
 8002726:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2241      	movs	r2, #65	; 0x41
 800272c:	2124      	movs	r1, #36	; 0x24
 800272e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2101      	movs	r1, #1
 800273c:	438a      	bics	r2, r1
 800273e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4a11      	ldr	r2, [pc, #68]	; (8002790 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800274c:	4013      	ands	r3, r2
 800274e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	021b      	lsls	r3, r3, #8
 8002754:	68fa      	ldr	r2, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2101      	movs	r1, #1
 800276e:	430a      	orrs	r2, r1
 8002770:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2241      	movs	r2, #65	; 0x41
 8002776:	2120      	movs	r1, #32
 8002778:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2240      	movs	r2, #64	; 0x40
 800277e:	2100      	movs	r1, #0
 8002780:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	e000      	b.n	8002788 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002786:	2302      	movs	r3, #2
  }
}
 8002788:	0018      	movs	r0, r3
 800278a:	46bd      	mov	sp, r7
 800278c:	b004      	add	sp, #16
 800278e:	bd80      	pop	{r7, pc}
 8002790:	fffff0ff 	.word	0xfffff0ff

08002794 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800279c:	4b19      	ldr	r3, [pc, #100]	; (8002804 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a19      	ldr	r2, [pc, #100]	; (8002808 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80027a2:	4013      	ands	r3, r2
 80027a4:	0019      	movs	r1, r3
 80027a6:	4b17      	ldr	r3, [pc, #92]	; (8002804 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d11f      	bne.n	80027f8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	0013      	movs	r3, r2
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	189b      	adds	r3, r3, r2
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	4912      	ldr	r1, [pc, #72]	; (8002810 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80027c6:	0018      	movs	r0, r3
 80027c8:	f7fd fc9c 	bl	8000104 <__udivsi3>
 80027cc:	0003      	movs	r3, r0
 80027ce:	3301      	adds	r3, #1
 80027d0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027d2:	e008      	b.n	80027e6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	3b01      	subs	r3, #1
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	e001      	b.n	80027e6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e009      	b.n	80027fa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027e6:	4b07      	ldr	r3, [pc, #28]	; (8002804 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80027e8:	695a      	ldr	r2, [r3, #20]
 80027ea:	2380      	movs	r3, #128	; 0x80
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	401a      	ands	r2, r3
 80027f0:	2380      	movs	r3, #128	; 0x80
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d0ed      	beq.n	80027d4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	0018      	movs	r0, r3
 80027fc:	46bd      	mov	sp, r7
 80027fe:	b004      	add	sp, #16
 8002800:	bd80      	pop	{r7, pc}
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	40007000 	.word	0x40007000
 8002808:	fffff9ff 	.word	0xfffff9ff
 800280c:	20000000 	.word	0x20000000
 8002810:	000f4240 	.word	0x000f4240

08002814 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002818:	4b03      	ldr	r3, [pc, #12]	; (8002828 <LL_RCC_GetAPB1Prescaler+0x14>)
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	23e0      	movs	r3, #224	; 0xe0
 800281e:	01db      	lsls	r3, r3, #7
 8002820:	4013      	ands	r3, r2
}
 8002822:	0018      	movs	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40021000 	.word	0x40021000

0800282c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b088      	sub	sp, #32
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d102      	bne.n	8002840 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	f000 fb50 	bl	8002ee0 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2201      	movs	r2, #1
 8002846:	4013      	ands	r3, r2
 8002848:	d100      	bne.n	800284c <HAL_RCC_OscConfig+0x20>
 800284a:	e07c      	b.n	8002946 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800284c:	4bc3      	ldr	r3, [pc, #780]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2238      	movs	r2, #56	; 0x38
 8002852:	4013      	ands	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002856:	4bc1      	ldr	r3, [pc, #772]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	2203      	movs	r2, #3
 800285c:	4013      	ands	r3, r2
 800285e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2b10      	cmp	r3, #16
 8002864:	d102      	bne.n	800286c <HAL_RCC_OscConfig+0x40>
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	2b03      	cmp	r3, #3
 800286a:	d002      	beq.n	8002872 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	2b08      	cmp	r3, #8
 8002870:	d10b      	bne.n	800288a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002872:	4bba      	ldr	r3, [pc, #744]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	2380      	movs	r3, #128	; 0x80
 8002878:	029b      	lsls	r3, r3, #10
 800287a:	4013      	ands	r3, r2
 800287c:	d062      	beq.n	8002944 <HAL_RCC_OscConfig+0x118>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d15e      	bne.n	8002944 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e32a      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	2380      	movs	r3, #128	; 0x80
 8002890:	025b      	lsls	r3, r3, #9
 8002892:	429a      	cmp	r2, r3
 8002894:	d107      	bne.n	80028a6 <HAL_RCC_OscConfig+0x7a>
 8002896:	4bb1      	ldr	r3, [pc, #708]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	4bb0      	ldr	r3, [pc, #704]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 800289c:	2180      	movs	r1, #128	; 0x80
 800289e:	0249      	lsls	r1, r1, #9
 80028a0:	430a      	orrs	r2, r1
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	e020      	b.n	80028e8 <HAL_RCC_OscConfig+0xbc>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	23a0      	movs	r3, #160	; 0xa0
 80028ac:	02db      	lsls	r3, r3, #11
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d10e      	bne.n	80028d0 <HAL_RCC_OscConfig+0xa4>
 80028b2:	4baa      	ldr	r3, [pc, #680]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	4ba9      	ldr	r3, [pc, #676]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80028b8:	2180      	movs	r1, #128	; 0x80
 80028ba:	02c9      	lsls	r1, r1, #11
 80028bc:	430a      	orrs	r2, r1
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	4ba6      	ldr	r3, [pc, #664]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4ba5      	ldr	r3, [pc, #660]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80028c6:	2180      	movs	r1, #128	; 0x80
 80028c8:	0249      	lsls	r1, r1, #9
 80028ca:	430a      	orrs	r2, r1
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	e00b      	b.n	80028e8 <HAL_RCC_OscConfig+0xbc>
 80028d0:	4ba2      	ldr	r3, [pc, #648]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4ba1      	ldr	r3, [pc, #644]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80028d6:	49a2      	ldr	r1, [pc, #648]	; (8002b60 <HAL_RCC_OscConfig+0x334>)
 80028d8:	400a      	ands	r2, r1
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	4b9f      	ldr	r3, [pc, #636]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	4b9e      	ldr	r3, [pc, #632]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80028e2:	49a0      	ldr	r1, [pc, #640]	; (8002b64 <HAL_RCC_OscConfig+0x338>)
 80028e4:	400a      	ands	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d014      	beq.n	800291a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f0:	f7fe fd70 	bl	80013d4 <HAL_GetTick>
 80028f4:	0003      	movs	r3, r0
 80028f6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028f8:	e008      	b.n	800290c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028fa:	f7fe fd6b 	bl	80013d4 <HAL_GetTick>
 80028fe:	0002      	movs	r2, r0
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b64      	cmp	r3, #100	; 0x64
 8002906:	d901      	bls.n	800290c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e2e9      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800290c:	4b93      	ldr	r3, [pc, #588]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	2380      	movs	r3, #128	; 0x80
 8002912:	029b      	lsls	r3, r3, #10
 8002914:	4013      	ands	r3, r2
 8002916:	d0f0      	beq.n	80028fa <HAL_RCC_OscConfig+0xce>
 8002918:	e015      	b.n	8002946 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291a:	f7fe fd5b 	bl	80013d4 <HAL_GetTick>
 800291e:	0003      	movs	r3, r0
 8002920:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002924:	f7fe fd56 	bl	80013d4 <HAL_GetTick>
 8002928:	0002      	movs	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b64      	cmp	r3, #100	; 0x64
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e2d4      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002936:	4b89      	ldr	r3, [pc, #548]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	2380      	movs	r3, #128	; 0x80
 800293c:	029b      	lsls	r3, r3, #10
 800293e:	4013      	ands	r3, r2
 8002940:	d1f0      	bne.n	8002924 <HAL_RCC_OscConfig+0xf8>
 8002942:	e000      	b.n	8002946 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002944:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2202      	movs	r2, #2
 800294c:	4013      	ands	r3, r2
 800294e:	d100      	bne.n	8002952 <HAL_RCC_OscConfig+0x126>
 8002950:	e099      	b.n	8002a86 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002952:	4b82      	ldr	r3, [pc, #520]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	2238      	movs	r2, #56	; 0x38
 8002958:	4013      	ands	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800295c:	4b7f      	ldr	r3, [pc, #508]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	2203      	movs	r2, #3
 8002962:	4013      	ands	r3, r2
 8002964:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	2b10      	cmp	r3, #16
 800296a:	d102      	bne.n	8002972 <HAL_RCC_OscConfig+0x146>
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	2b02      	cmp	r3, #2
 8002970:	d002      	beq.n	8002978 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d135      	bne.n	80029e4 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002978:	4b78      	ldr	r3, [pc, #480]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	2380      	movs	r3, #128	; 0x80
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	4013      	ands	r3, r2
 8002982:	d005      	beq.n	8002990 <HAL_RCC_OscConfig+0x164>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e2a7      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002990:	4b72      	ldr	r3, [pc, #456]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	4a74      	ldr	r2, [pc, #464]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002996:	4013      	ands	r3, r2
 8002998:	0019      	movs	r1, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	021a      	lsls	r2, r3, #8
 80029a0:	4b6e      	ldr	r3, [pc, #440]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80029a2:	430a      	orrs	r2, r1
 80029a4:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d112      	bne.n	80029d2 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80029ac:	4b6b      	ldr	r3, [pc, #428]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a6e      	ldr	r2, [pc, #440]	; (8002b6c <HAL_RCC_OscConfig+0x340>)
 80029b2:	4013      	ands	r3, r2
 80029b4:	0019      	movs	r1, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	691a      	ldr	r2, [r3, #16]
 80029ba:	4b68      	ldr	r3, [pc, #416]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80029bc:	430a      	orrs	r2, r1
 80029be:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80029c0:	4b66      	ldr	r3, [pc, #408]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	0adb      	lsrs	r3, r3, #11
 80029c6:	2207      	movs	r2, #7
 80029c8:	4013      	ands	r3, r2
 80029ca:	4a69      	ldr	r2, [pc, #420]	; (8002b70 <HAL_RCC_OscConfig+0x344>)
 80029cc:	40da      	lsrs	r2, r3
 80029ce:	4b69      	ldr	r3, [pc, #420]	; (8002b74 <HAL_RCC_OscConfig+0x348>)
 80029d0:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80029d2:	4b69      	ldr	r3, [pc, #420]	; (8002b78 <HAL_RCC_OscConfig+0x34c>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	0018      	movs	r0, r3
 80029d8:	f7fe fca0 	bl	800131c <HAL_InitTick>
 80029dc:	1e03      	subs	r3, r0, #0
 80029de:	d051      	beq.n	8002a84 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e27d      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d030      	beq.n	8002a4e <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80029ec:	4b5b      	ldr	r3, [pc, #364]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a5e      	ldr	r2, [pc, #376]	; (8002b6c <HAL_RCC_OscConfig+0x340>)
 80029f2:	4013      	ands	r3, r2
 80029f4:	0019      	movs	r1, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691a      	ldr	r2, [r3, #16]
 80029fa:	4b58      	ldr	r3, [pc, #352]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 80029fc:	430a      	orrs	r2, r1
 80029fe:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002a00:	4b56      	ldr	r3, [pc, #344]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4b55      	ldr	r3, [pc, #340]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a06:	2180      	movs	r1, #128	; 0x80
 8002a08:	0049      	lsls	r1, r1, #1
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0e:	f7fe fce1 	bl	80013d4 <HAL_GetTick>
 8002a12:	0003      	movs	r3, r0
 8002a14:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a18:	f7fe fcdc 	bl	80013d4 <HAL_GetTick>
 8002a1c:	0002      	movs	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e25a      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a2a:	4b4c      	ldr	r3, [pc, #304]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	2380      	movs	r3, #128	; 0x80
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	4013      	ands	r3, r2
 8002a34:	d0f0      	beq.n	8002a18 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a36:	4b49      	ldr	r3, [pc, #292]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	4a4b      	ldr	r2, [pc, #300]	; (8002b68 <HAL_RCC_OscConfig+0x33c>)
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	0019      	movs	r1, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	021a      	lsls	r2, r3, #8
 8002a46:	4b45      	ldr	r3, [pc, #276]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	605a      	str	r2, [r3, #4]
 8002a4c:	e01b      	b.n	8002a86 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002a4e:	4b43      	ldr	r3, [pc, #268]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	4b42      	ldr	r3, [pc, #264]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a54:	4949      	ldr	r1, [pc, #292]	; (8002b7c <HAL_RCC_OscConfig+0x350>)
 8002a56:	400a      	ands	r2, r1
 8002a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5a:	f7fe fcbb 	bl	80013d4 <HAL_GetTick>
 8002a5e:	0003      	movs	r3, r0
 8002a60:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a62:	e008      	b.n	8002a76 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a64:	f7fe fcb6 	bl	80013d4 <HAL_GetTick>
 8002a68:	0002      	movs	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e234      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a76:	4b39      	ldr	r3, [pc, #228]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	2380      	movs	r3, #128	; 0x80
 8002a7c:	00db      	lsls	r3, r3, #3
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d1f0      	bne.n	8002a64 <HAL_RCC_OscConfig+0x238>
 8002a82:	e000      	b.n	8002a86 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a84:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2208      	movs	r2, #8
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d047      	beq.n	8002b20 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002a90:	4b32      	ldr	r3, [pc, #200]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	2238      	movs	r2, #56	; 0x38
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b18      	cmp	r3, #24
 8002a9a:	d10a      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002a9c:	4b2f      	ldr	r3, [pc, #188]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002a9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d03c      	beq.n	8002b20 <HAL_RCC_OscConfig+0x2f4>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d138      	bne.n	8002b20 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e216      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d019      	beq.n	8002aee <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002aba:	4b28      	ldr	r3, [pc, #160]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002abc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002abe:	4b27      	ldr	r3, [pc, #156]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002ac0:	2101      	movs	r1, #1
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac6:	f7fe fc85 	bl	80013d4 <HAL_GetTick>
 8002aca:	0003      	movs	r3, r0
 8002acc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ad0:	f7fe fc80 	bl	80013d4 <HAL_GetTick>
 8002ad4:	0002      	movs	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e1fe      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ae2:	4b1e      	ldr	r3, [pc, #120]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	4013      	ands	r3, r2
 8002aea:	d0f1      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x2a4>
 8002aec:	e018      	b.n	8002b20 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002aee:	4b1b      	ldr	r3, [pc, #108]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002af0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002af2:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002af4:	2101      	movs	r1, #1
 8002af6:	438a      	bics	r2, r1
 8002af8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002afa:	f7fe fc6b 	bl	80013d4 <HAL_GetTick>
 8002afe:	0003      	movs	r3, r0
 8002b00:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b02:	e008      	b.n	8002b16 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b04:	f7fe fc66 	bl	80013d4 <HAL_GetTick>
 8002b08:	0002      	movs	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e1e4      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b16:	4b11      	ldr	r3, [pc, #68]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002b18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d1f1      	bne.n	8002b04 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2204      	movs	r2, #4
 8002b26:	4013      	ands	r3, r2
 8002b28:	d100      	bne.n	8002b2c <HAL_RCC_OscConfig+0x300>
 8002b2a:	e0c7      	b.n	8002cbc <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b2c:	231f      	movs	r3, #31
 8002b2e:	18fb      	adds	r3, r7, r3
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002b34:	4b09      	ldr	r3, [pc, #36]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	2238      	movs	r2, #56	; 0x38
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	2b20      	cmp	r3, #32
 8002b3e:	d11f      	bne.n	8002b80 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002b40:	4b06      	ldr	r3, [pc, #24]	; (8002b5c <HAL_RCC_OscConfig+0x330>)
 8002b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b44:	2202      	movs	r2, #2
 8002b46:	4013      	ands	r3, r2
 8002b48:	d100      	bne.n	8002b4c <HAL_RCC_OscConfig+0x320>
 8002b4a:	e0b7      	b.n	8002cbc <HAL_RCC_OscConfig+0x490>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d000      	beq.n	8002b56 <HAL_RCC_OscConfig+0x32a>
 8002b54:	e0b2      	b.n	8002cbc <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e1c2      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	fffeffff 	.word	0xfffeffff
 8002b64:	fffbffff 	.word	0xfffbffff
 8002b68:	ffff80ff 	.word	0xffff80ff
 8002b6c:	ffffc7ff 	.word	0xffffc7ff
 8002b70:	00f42400 	.word	0x00f42400
 8002b74:	20000000 	.word	0x20000000
 8002b78:	20000004 	.word	0x20000004
 8002b7c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b80:	4bb5      	ldr	r3, [pc, #724]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002b82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b84:	2380      	movs	r3, #128	; 0x80
 8002b86:	055b      	lsls	r3, r3, #21
 8002b88:	4013      	ands	r3, r2
 8002b8a:	d101      	bne.n	8002b90 <HAL_RCC_OscConfig+0x364>
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e000      	b.n	8002b92 <HAL_RCC_OscConfig+0x366>
 8002b90:	2300      	movs	r3, #0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d011      	beq.n	8002bba <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002b96:	4bb0      	ldr	r3, [pc, #704]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002b98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b9a:	4baf      	ldr	r3, [pc, #700]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002b9c:	2180      	movs	r1, #128	; 0x80
 8002b9e:	0549      	lsls	r1, r1, #21
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	63da      	str	r2, [r3, #60]	; 0x3c
 8002ba4:	4bac      	ldr	r3, [pc, #688]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002ba6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ba8:	2380      	movs	r3, #128	; 0x80
 8002baa:	055b      	lsls	r3, r3, #21
 8002bac:	4013      	ands	r3, r2
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002bb2:	231f      	movs	r3, #31
 8002bb4:	18fb      	adds	r3, r7, r3
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bba:	4ba8      	ldr	r3, [pc, #672]	; (8002e5c <HAL_RCC_OscConfig+0x630>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	2380      	movs	r3, #128	; 0x80
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d11a      	bne.n	8002bfc <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bc6:	4ba5      	ldr	r3, [pc, #660]	; (8002e5c <HAL_RCC_OscConfig+0x630>)
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	4ba4      	ldr	r3, [pc, #656]	; (8002e5c <HAL_RCC_OscConfig+0x630>)
 8002bcc:	2180      	movs	r1, #128	; 0x80
 8002bce:	0049      	lsls	r1, r1, #1
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002bd4:	f7fe fbfe 	bl	80013d4 <HAL_GetTick>
 8002bd8:	0003      	movs	r3, r0
 8002bda:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bdc:	e008      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bde:	f7fe fbf9 	bl	80013d4 <HAL_GetTick>
 8002be2:	0002      	movs	r2, r0
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e177      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf0:	4b9a      	ldr	r3, [pc, #616]	; (8002e5c <HAL_RCC_OscConfig+0x630>)
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	2380      	movs	r3, #128	; 0x80
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	d0f0      	beq.n	8002bde <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d106      	bne.n	8002c12 <HAL_RCC_OscConfig+0x3e6>
 8002c04:	4b94      	ldr	r3, [pc, #592]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c06:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c08:	4b93      	ldr	r3, [pc, #588]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002c10:	e01c      	b.n	8002c4c <HAL_RCC_OscConfig+0x420>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b05      	cmp	r3, #5
 8002c18:	d10c      	bne.n	8002c34 <HAL_RCC_OscConfig+0x408>
 8002c1a:	4b8f      	ldr	r3, [pc, #572]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c1e:	4b8e      	ldr	r3, [pc, #568]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c20:	2104      	movs	r1, #4
 8002c22:	430a      	orrs	r2, r1
 8002c24:	65da      	str	r2, [r3, #92]	; 0x5c
 8002c26:	4b8c      	ldr	r3, [pc, #560]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c28:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c2a:	4b8b      	ldr	r3, [pc, #556]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	65da      	str	r2, [r3, #92]	; 0x5c
 8002c32:	e00b      	b.n	8002c4c <HAL_RCC_OscConfig+0x420>
 8002c34:	4b88      	ldr	r3, [pc, #544]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c36:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c38:	4b87      	ldr	r3, [pc, #540]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	438a      	bics	r2, r1
 8002c3e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002c40:	4b85      	ldr	r3, [pc, #532]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c44:	4b84      	ldr	r3, [pc, #528]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c46:	2104      	movs	r1, #4
 8002c48:	438a      	bics	r2, r1
 8002c4a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d014      	beq.n	8002c7e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c54:	f7fe fbbe 	bl	80013d4 <HAL_GetTick>
 8002c58:	0003      	movs	r3, r0
 8002c5a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c5c:	e009      	b.n	8002c72 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c5e:	f7fe fbb9 	bl	80013d4 <HAL_GetTick>
 8002c62:	0002      	movs	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	4a7d      	ldr	r2, [pc, #500]	; (8002e60 <HAL_RCC_OscConfig+0x634>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e136      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c72:	4b79      	ldr	r3, [pc, #484]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c76:	2202      	movs	r2, #2
 8002c78:	4013      	ands	r3, r2
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x432>
 8002c7c:	e013      	b.n	8002ca6 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c7e:	f7fe fba9 	bl	80013d4 <HAL_GetTick>
 8002c82:	0003      	movs	r3, r0
 8002c84:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c86:	e009      	b.n	8002c9c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c88:	f7fe fba4 	bl	80013d4 <HAL_GetTick>
 8002c8c:	0002      	movs	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	4a73      	ldr	r2, [pc, #460]	; (8002e60 <HAL_RCC_OscConfig+0x634>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e121      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c9c:	4b6e      	ldr	r3, [pc, #440]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002ca6:	231f      	movs	r3, #31
 8002ca8:	18fb      	adds	r3, r7, r3
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d105      	bne.n	8002cbc <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002cb0:	4b69      	ldr	r3, [pc, #420]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002cb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cb4:	4b68      	ldr	r3, [pc, #416]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002cb6:	496b      	ldr	r1, [pc, #428]	; (8002e64 <HAL_RCC_OscConfig+0x638>)
 8002cb8:	400a      	ands	r2, r1
 8002cba:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d039      	beq.n	8002d3a <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d01b      	beq.n	8002d06 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cce:	4b62      	ldr	r3, [pc, #392]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	4b61      	ldr	r3, [pc, #388]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002cd4:	2180      	movs	r1, #128	; 0x80
 8002cd6:	03c9      	lsls	r1, r1, #15
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cdc:	f7fe fb7a 	bl	80013d4 <HAL_GetTick>
 8002ce0:	0003      	movs	r3, r0
 8002ce2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ce6:	f7fe fb75 	bl	80013d4 <HAL_GetTick>
 8002cea:	0002      	movs	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e0f3      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002cf8:	4b57      	ldr	r3, [pc, #348]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	2380      	movs	r3, #128	; 0x80
 8002cfe:	041b      	lsls	r3, r3, #16
 8002d00:	4013      	ands	r3, r2
 8002d02:	d0f0      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x4ba>
 8002d04:	e019      	b.n	8002d3a <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d06:	4b54      	ldr	r3, [pc, #336]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	4b53      	ldr	r3, [pc, #332]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002d0c:	4956      	ldr	r1, [pc, #344]	; (8002e68 <HAL_RCC_OscConfig+0x63c>)
 8002d0e:	400a      	ands	r2, r1
 8002d10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d12:	f7fe fb5f 	bl	80013d4 <HAL_GetTick>
 8002d16:	0003      	movs	r3, r0
 8002d18:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d1c:	f7fe fb5a 	bl	80013d4 <HAL_GetTick>
 8002d20:	0002      	movs	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e0d8      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002d2e:	4b4a      	ldr	r3, [pc, #296]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	2380      	movs	r3, #128	; 0x80
 8002d34:	041b      	lsls	r3, r3, #16
 8002d36:	4013      	ands	r3, r2
 8002d38:	d1f0      	bne.n	8002d1c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d100      	bne.n	8002d44 <HAL_RCC_OscConfig+0x518>
 8002d42:	e0cc      	b.n	8002ede <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d44:	4b44      	ldr	r3, [pc, #272]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	2238      	movs	r2, #56	; 0x38
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	2b10      	cmp	r3, #16
 8002d4e:	d100      	bne.n	8002d52 <HAL_RCC_OscConfig+0x526>
 8002d50:	e07b      	b.n	8002e4a <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d156      	bne.n	8002e08 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5a:	4b3f      	ldr	r3, [pc, #252]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	4b3e      	ldr	r3, [pc, #248]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002d60:	4942      	ldr	r1, [pc, #264]	; (8002e6c <HAL_RCC_OscConfig+0x640>)
 8002d62:	400a      	ands	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d66:	f7fe fb35 	bl	80013d4 <HAL_GetTick>
 8002d6a:	0003      	movs	r3, r0
 8002d6c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d70:	f7fe fb30 	bl	80013d4 <HAL_GetTick>
 8002d74:	0002      	movs	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e0ae      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d82:	4b35      	ldr	r3, [pc, #212]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	2380      	movs	r3, #128	; 0x80
 8002d88:	049b      	lsls	r3, r3, #18
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d1f0      	bne.n	8002d70 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d8e:	4b32      	ldr	r3, [pc, #200]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	4a37      	ldr	r2, [pc, #220]	; (8002e70 <HAL_RCC_OscConfig+0x644>)
 8002d94:	4013      	ands	r3, r2
 8002d96:	0019      	movs	r1, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da0:	431a      	orrs	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da6:	021b      	lsls	r3, r3, #8
 8002da8:	431a      	orrs	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	431a      	orrs	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	4b26      	ldr	r3, [pc, #152]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dc2:	4b25      	ldr	r3, [pc, #148]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	4b24      	ldr	r3, [pc, #144]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002dc8:	2180      	movs	r1, #128	; 0x80
 8002dca:	0449      	lsls	r1, r1, #17
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002dd0:	4b21      	ldr	r3, [pc, #132]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002dd2:	68da      	ldr	r2, [r3, #12]
 8002dd4:	4b20      	ldr	r3, [pc, #128]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002dd6:	2180      	movs	r1, #128	; 0x80
 8002dd8:	0549      	lsls	r1, r1, #21
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dde:	f7fe faf9 	bl	80013d4 <HAL_GetTick>
 8002de2:	0003      	movs	r3, r0
 8002de4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de8:	f7fe faf4 	bl	80013d4 <HAL_GetTick>
 8002dec:	0002      	movs	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e072      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dfa:	4b17      	ldr	r3, [pc, #92]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	2380      	movs	r3, #128	; 0x80
 8002e00:	049b      	lsls	r3, r3, #18
 8002e02:	4013      	ands	r3, r2
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x5bc>
 8002e06:	e06a      	b.n	8002ede <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e08:	4b13      	ldr	r3, [pc, #76]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	4b12      	ldr	r3, [pc, #72]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002e0e:	4917      	ldr	r1, [pc, #92]	; (8002e6c <HAL_RCC_OscConfig+0x640>)
 8002e10:	400a      	ands	r2, r1
 8002e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e14:	f7fe fade 	bl	80013d4 <HAL_GetTick>
 8002e18:	0003      	movs	r3, r0
 8002e1a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7fe fad9 	bl	80013d4 <HAL_GetTick>
 8002e22:	0002      	movs	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e057      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e30:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	2380      	movs	r3, #128	; 0x80
 8002e36:	049b      	lsls	r3, r3, #18
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d1f0      	bne.n	8002e1e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002e3c:	4b06      	ldr	r3, [pc, #24]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002e3e:	68da      	ldr	r2, [r3, #12]
 8002e40:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <HAL_RCC_OscConfig+0x62c>)
 8002e42:	490c      	ldr	r1, [pc, #48]	; (8002e74 <HAL_RCC_OscConfig+0x648>)
 8002e44:	400a      	ands	r2, r1
 8002e46:	60da      	str	r2, [r3, #12]
 8002e48:	e049      	b.n	8002ede <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d112      	bne.n	8002e78 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e044      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40007000 	.word	0x40007000
 8002e60:	00001388 	.word	0x00001388
 8002e64:	efffffff 	.word	0xefffffff
 8002e68:	ffbfffff 	.word	0xffbfffff
 8002e6c:	feffffff 	.word	0xfeffffff
 8002e70:	11c1808c 	.word	0x11c1808c
 8002e74:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002e78:	4b1b      	ldr	r3, [pc, #108]	; (8002ee8 <HAL_RCC_OscConfig+0x6bc>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	2203      	movs	r2, #3
 8002e82:	401a      	ands	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d126      	bne.n	8002eda <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	2270      	movs	r2, #112	; 0x70
 8002e90:	401a      	ands	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d11f      	bne.n	8002eda <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e9a:	697a      	ldr	r2, [r7, #20]
 8002e9c:	23fe      	movs	r3, #254	; 0xfe
 8002e9e:	01db      	lsls	r3, r3, #7
 8002ea0:	401a      	ands	r2, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d116      	bne.n	8002eda <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	23f8      	movs	r3, #248	; 0xf8
 8002eb0:	039b      	lsls	r3, r3, #14
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d10e      	bne.n	8002eda <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002ebc:	697a      	ldr	r2, [r7, #20]
 8002ebe:	23e0      	movs	r3, #224	; 0xe0
 8002ec0:	051b      	lsls	r3, r3, #20
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d106      	bne.n	8002eda <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	0f5b      	lsrs	r3, r3, #29
 8002ed0:	075a      	lsls	r2, r3, #29
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d001      	beq.n	8002ede <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e000      	b.n	8002ee0 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	b008      	add	sp, #32
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	40021000 	.word	0x40021000

08002eec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e0e9      	b.n	80030d4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f00:	4b76      	ldr	r3, [pc, #472]	; (80030dc <HAL_RCC_ClockConfig+0x1f0>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2207      	movs	r2, #7
 8002f06:	4013      	ands	r3, r2
 8002f08:	683a      	ldr	r2, [r7, #0]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d91e      	bls.n	8002f4c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f0e:	4b73      	ldr	r3, [pc, #460]	; (80030dc <HAL_RCC_ClockConfig+0x1f0>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2207      	movs	r2, #7
 8002f14:	4393      	bics	r3, r2
 8002f16:	0019      	movs	r1, r3
 8002f18:	4b70      	ldr	r3, [pc, #448]	; (80030dc <HAL_RCC_ClockConfig+0x1f0>)
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f20:	f7fe fa58 	bl	80013d4 <HAL_GetTick>
 8002f24:	0003      	movs	r3, r0
 8002f26:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f28:	e009      	b.n	8002f3e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f2a:	f7fe fa53 	bl	80013d4 <HAL_GetTick>
 8002f2e:	0002      	movs	r2, r0
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	4a6a      	ldr	r2, [pc, #424]	; (80030e0 <HAL_RCC_ClockConfig+0x1f4>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e0ca      	b.n	80030d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f3e:	4b67      	ldr	r3, [pc, #412]	; (80030dc <HAL_RCC_ClockConfig+0x1f0>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2207      	movs	r2, #7
 8002f44:	4013      	ands	r3, r2
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d1ee      	bne.n	8002f2a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2202      	movs	r2, #2
 8002f52:	4013      	ands	r3, r2
 8002f54:	d015      	beq.n	8002f82 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2204      	movs	r2, #4
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d006      	beq.n	8002f6e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002f60:	4b60      	ldr	r3, [pc, #384]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	4b5f      	ldr	r3, [pc, #380]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f66:	21e0      	movs	r1, #224	; 0xe0
 8002f68:	01c9      	lsls	r1, r1, #7
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f6e:	4b5d      	ldr	r3, [pc, #372]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	4a5d      	ldr	r2, [pc, #372]	; (80030e8 <HAL_RCC_ClockConfig+0x1fc>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	0019      	movs	r1, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	4b59      	ldr	r3, [pc, #356]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2201      	movs	r2, #1
 8002f88:	4013      	ands	r3, r2
 8002f8a:	d057      	beq.n	800303c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d107      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f94:	4b53      	ldr	r3, [pc, #332]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	2380      	movs	r3, #128	; 0x80
 8002f9a:	029b      	lsls	r3, r3, #10
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	d12b      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e097      	b.n	80030d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d107      	bne.n	8002fbc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fac:	4b4d      	ldr	r3, [pc, #308]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	2380      	movs	r3, #128	; 0x80
 8002fb2:	049b      	lsls	r3, r3, #18
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	d11f      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e08b      	b.n	80030d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d107      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fc4:	4b47      	ldr	r3, [pc, #284]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	2380      	movs	r3, #128	; 0x80
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	4013      	ands	r3, r2
 8002fce:	d113      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e07f      	b.n	80030d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	2b03      	cmp	r3, #3
 8002fda:	d106      	bne.n	8002fea <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fdc:	4b41      	ldr	r3, [pc, #260]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d108      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e074      	b.n	80030d4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fea:	4b3e      	ldr	r3, [pc, #248]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fee:	2202      	movs	r2, #2
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	d101      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e06d      	b.n	80030d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ff8:	4b3a      	ldr	r3, [pc, #232]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	2207      	movs	r2, #7
 8002ffe:	4393      	bics	r3, r2
 8003000:	0019      	movs	r1, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	4b37      	ldr	r3, [pc, #220]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8003008:	430a      	orrs	r2, r1
 800300a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800300c:	f7fe f9e2 	bl	80013d4 <HAL_GetTick>
 8003010:	0003      	movs	r3, r0
 8003012:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003014:	e009      	b.n	800302a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003016:	f7fe f9dd 	bl	80013d4 <HAL_GetTick>
 800301a:	0002      	movs	r2, r0
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	4a2f      	ldr	r2, [pc, #188]	; (80030e0 <HAL_RCC_ClockConfig+0x1f4>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d901      	bls.n	800302a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e054      	b.n	80030d4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302a:	4b2e      	ldr	r3, [pc, #184]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	2238      	movs	r2, #56	; 0x38
 8003030:	401a      	ands	r2, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	429a      	cmp	r2, r3
 800303a:	d1ec      	bne.n	8003016 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800303c:	4b27      	ldr	r3, [pc, #156]	; (80030dc <HAL_RCC_ClockConfig+0x1f0>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2207      	movs	r2, #7
 8003042:	4013      	ands	r3, r2
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	429a      	cmp	r2, r3
 8003048:	d21e      	bcs.n	8003088 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800304a:	4b24      	ldr	r3, [pc, #144]	; (80030dc <HAL_RCC_ClockConfig+0x1f0>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2207      	movs	r2, #7
 8003050:	4393      	bics	r3, r2
 8003052:	0019      	movs	r1, r3
 8003054:	4b21      	ldr	r3, [pc, #132]	; (80030dc <HAL_RCC_ClockConfig+0x1f0>)
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	430a      	orrs	r2, r1
 800305a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800305c:	f7fe f9ba 	bl	80013d4 <HAL_GetTick>
 8003060:	0003      	movs	r3, r0
 8003062:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003064:	e009      	b.n	800307a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003066:	f7fe f9b5 	bl	80013d4 <HAL_GetTick>
 800306a:	0002      	movs	r2, r0
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	4a1b      	ldr	r2, [pc, #108]	; (80030e0 <HAL_RCC_ClockConfig+0x1f4>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d901      	bls.n	800307a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e02c      	b.n	80030d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800307a:	4b18      	ldr	r3, [pc, #96]	; (80030dc <HAL_RCC_ClockConfig+0x1f0>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2207      	movs	r2, #7
 8003080:	4013      	ands	r3, r2
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	429a      	cmp	r2, r3
 8003086:	d1ee      	bne.n	8003066 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2204      	movs	r2, #4
 800308e:	4013      	ands	r3, r2
 8003090:	d009      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003092:	4b14      	ldr	r3, [pc, #80]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	4a15      	ldr	r2, [pc, #84]	; (80030ec <HAL_RCC_ClockConfig+0x200>)
 8003098:	4013      	ands	r3, r2
 800309a:	0019      	movs	r1, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	4b10      	ldr	r3, [pc, #64]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 80030a2:	430a      	orrs	r2, r1
 80030a4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80030a6:	f000 f829 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80030aa:	0001      	movs	r1, r0
 80030ac:	4b0d      	ldr	r3, [pc, #52]	; (80030e4 <HAL_RCC_ClockConfig+0x1f8>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	0a1b      	lsrs	r3, r3, #8
 80030b2:	220f      	movs	r2, #15
 80030b4:	401a      	ands	r2, r3
 80030b6:	4b0e      	ldr	r3, [pc, #56]	; (80030f0 <HAL_RCC_ClockConfig+0x204>)
 80030b8:	0092      	lsls	r2, r2, #2
 80030ba:	58d3      	ldr	r3, [r2, r3]
 80030bc:	221f      	movs	r2, #31
 80030be:	4013      	ands	r3, r2
 80030c0:	000a      	movs	r2, r1
 80030c2:	40da      	lsrs	r2, r3
 80030c4:	4b0b      	ldr	r3, [pc, #44]	; (80030f4 <HAL_RCC_ClockConfig+0x208>)
 80030c6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80030c8:	4b0b      	ldr	r3, [pc, #44]	; (80030f8 <HAL_RCC_ClockConfig+0x20c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	0018      	movs	r0, r3
 80030ce:	f7fe f925 	bl	800131c <HAL_InitTick>
 80030d2:	0003      	movs	r3, r0
}
 80030d4:	0018      	movs	r0, r3
 80030d6:	46bd      	mov	sp, r7
 80030d8:	b004      	add	sp, #16
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	40022000 	.word	0x40022000
 80030e0:	00001388 	.word	0x00001388
 80030e4:	40021000 	.word	0x40021000
 80030e8:	fffff0ff 	.word	0xfffff0ff
 80030ec:	ffff8fff 	.word	0xffff8fff
 80030f0:	08004cb0 	.word	0x08004cb0
 80030f4:	20000000 	.word	0x20000000
 80030f8:	20000004 	.word	0x20000004

080030fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003102:	4b3c      	ldr	r3, [pc, #240]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	2238      	movs	r2, #56	; 0x38
 8003108:	4013      	ands	r3, r2
 800310a:	d10f      	bne.n	800312c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800310c:	4b39      	ldr	r3, [pc, #228]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	0adb      	lsrs	r3, r3, #11
 8003112:	2207      	movs	r2, #7
 8003114:	4013      	ands	r3, r2
 8003116:	2201      	movs	r2, #1
 8003118:	409a      	lsls	r2, r3
 800311a:	0013      	movs	r3, r2
 800311c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800311e:	6839      	ldr	r1, [r7, #0]
 8003120:	4835      	ldr	r0, [pc, #212]	; (80031f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003122:	f7fc ffef 	bl	8000104 <__udivsi3>
 8003126:	0003      	movs	r3, r0
 8003128:	613b      	str	r3, [r7, #16]
 800312a:	e05d      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800312c:	4b31      	ldr	r3, [pc, #196]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	2238      	movs	r2, #56	; 0x38
 8003132:	4013      	ands	r3, r2
 8003134:	2b08      	cmp	r3, #8
 8003136:	d102      	bne.n	800313e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003138:	4b30      	ldr	r3, [pc, #192]	; (80031fc <HAL_RCC_GetSysClockFreq+0x100>)
 800313a:	613b      	str	r3, [r7, #16]
 800313c:	e054      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800313e:	4b2d      	ldr	r3, [pc, #180]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2238      	movs	r2, #56	; 0x38
 8003144:	4013      	ands	r3, r2
 8003146:	2b10      	cmp	r3, #16
 8003148:	d138      	bne.n	80031bc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800314a:	4b2a      	ldr	r3, [pc, #168]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	2203      	movs	r2, #3
 8003150:	4013      	ands	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003154:	4b27      	ldr	r3, [pc, #156]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	091b      	lsrs	r3, r3, #4
 800315a:	2207      	movs	r2, #7
 800315c:	4013      	ands	r3, r2
 800315e:	3301      	adds	r3, #1
 8003160:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2b03      	cmp	r3, #3
 8003166:	d10d      	bne.n	8003184 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003168:	68b9      	ldr	r1, [r7, #8]
 800316a:	4824      	ldr	r0, [pc, #144]	; (80031fc <HAL_RCC_GetSysClockFreq+0x100>)
 800316c:	f7fc ffca 	bl	8000104 <__udivsi3>
 8003170:	0003      	movs	r3, r0
 8003172:	0019      	movs	r1, r3
 8003174:	4b1f      	ldr	r3, [pc, #124]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	0a1b      	lsrs	r3, r3, #8
 800317a:	227f      	movs	r2, #127	; 0x7f
 800317c:	4013      	ands	r3, r2
 800317e:	434b      	muls	r3, r1
 8003180:	617b      	str	r3, [r7, #20]
        break;
 8003182:	e00d      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003184:	68b9      	ldr	r1, [r7, #8]
 8003186:	481c      	ldr	r0, [pc, #112]	; (80031f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003188:	f7fc ffbc 	bl	8000104 <__udivsi3>
 800318c:	0003      	movs	r3, r0
 800318e:	0019      	movs	r1, r3
 8003190:	4b18      	ldr	r3, [pc, #96]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	0a1b      	lsrs	r3, r3, #8
 8003196:	227f      	movs	r2, #127	; 0x7f
 8003198:	4013      	ands	r3, r2
 800319a:	434b      	muls	r3, r1
 800319c:	617b      	str	r3, [r7, #20]
        break;
 800319e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80031a0:	4b14      	ldr	r3, [pc, #80]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	0f5b      	lsrs	r3, r3, #29
 80031a6:	2207      	movs	r2, #7
 80031a8:	4013      	ands	r3, r2
 80031aa:	3301      	adds	r3, #1
 80031ac:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	6978      	ldr	r0, [r7, #20]
 80031b2:	f7fc ffa7 	bl	8000104 <__udivsi3>
 80031b6:	0003      	movs	r3, r0
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	e015      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80031bc:	4b0d      	ldr	r3, [pc, #52]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	2238      	movs	r2, #56	; 0x38
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b20      	cmp	r3, #32
 80031c6:	d103      	bne.n	80031d0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80031c8:	2380      	movs	r3, #128	; 0x80
 80031ca:	021b      	lsls	r3, r3, #8
 80031cc:	613b      	str	r3, [r7, #16]
 80031ce:	e00b      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80031d0:	4b08      	ldr	r3, [pc, #32]	; (80031f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2238      	movs	r2, #56	; 0x38
 80031d6:	4013      	ands	r3, r2
 80031d8:	2b18      	cmp	r3, #24
 80031da:	d103      	bne.n	80031e4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80031dc:	23fa      	movs	r3, #250	; 0xfa
 80031de:	01db      	lsls	r3, r3, #7
 80031e0:	613b      	str	r3, [r7, #16]
 80031e2:	e001      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80031e4:	2300      	movs	r3, #0
 80031e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80031e8:	693b      	ldr	r3, [r7, #16]
}
 80031ea:	0018      	movs	r0, r3
 80031ec:	46bd      	mov	sp, r7
 80031ee:	b006      	add	sp, #24
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	40021000 	.word	0x40021000
 80031f8:	00f42400 	.word	0x00f42400
 80031fc:	007a1200 	.word	0x007a1200

08003200 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003204:	4b02      	ldr	r3, [pc, #8]	; (8003210 <HAL_RCC_GetHCLKFreq+0x10>)
 8003206:	681b      	ldr	r3, [r3, #0]
}
 8003208:	0018      	movs	r0, r3
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	46c0      	nop			; (mov r8, r8)
 8003210:	20000000 	.word	0x20000000

08003214 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003214:	b5b0      	push	{r4, r5, r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003218:	f7ff fff2 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 800321c:	0004      	movs	r4, r0
 800321e:	f7ff faf9 	bl	8002814 <LL_RCC_GetAPB1Prescaler>
 8003222:	0003      	movs	r3, r0
 8003224:	0b1a      	lsrs	r2, r3, #12
 8003226:	4b05      	ldr	r3, [pc, #20]	; (800323c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003228:	0092      	lsls	r2, r2, #2
 800322a:	58d3      	ldr	r3, [r2, r3]
 800322c:	221f      	movs	r2, #31
 800322e:	4013      	ands	r3, r2
 8003230:	40dc      	lsrs	r4, r3
 8003232:	0023      	movs	r3, r4
}
 8003234:	0018      	movs	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	bdb0      	pop	{r4, r5, r7, pc}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	08004cf0 	.word	0x08004cf0

08003240 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003248:	2313      	movs	r3, #19
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	2200      	movs	r2, #0
 800324e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003250:	2312      	movs	r3, #18
 8003252:	18fb      	adds	r3, r7, r3
 8003254:	2200      	movs	r2, #0
 8003256:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	2380      	movs	r3, #128	; 0x80
 800325e:	029b      	lsls	r3, r3, #10
 8003260:	4013      	ands	r3, r2
 8003262:	d100      	bne.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003264:	e0ad      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003266:	2011      	movs	r0, #17
 8003268:	183b      	adds	r3, r7, r0
 800326a:	2200      	movs	r2, #0
 800326c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800326e:	4b47      	ldr	r3, [pc, #284]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003270:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003272:	2380      	movs	r3, #128	; 0x80
 8003274:	055b      	lsls	r3, r3, #21
 8003276:	4013      	ands	r3, r2
 8003278:	d110      	bne.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800327a:	4b44      	ldr	r3, [pc, #272]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800327c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800327e:	4b43      	ldr	r3, [pc, #268]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003280:	2180      	movs	r1, #128	; 0x80
 8003282:	0549      	lsls	r1, r1, #21
 8003284:	430a      	orrs	r2, r1
 8003286:	63da      	str	r2, [r3, #60]	; 0x3c
 8003288:	4b40      	ldr	r3, [pc, #256]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800328a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800328c:	2380      	movs	r3, #128	; 0x80
 800328e:	055b      	lsls	r3, r3, #21
 8003290:	4013      	ands	r3, r2
 8003292:	60bb      	str	r3, [r7, #8]
 8003294:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003296:	183b      	adds	r3, r7, r0
 8003298:	2201      	movs	r2, #1
 800329a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800329c:	4b3c      	ldr	r3, [pc, #240]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	4b3b      	ldr	r3, [pc, #236]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80032a2:	2180      	movs	r1, #128	; 0x80
 80032a4:	0049      	lsls	r1, r1, #1
 80032a6:	430a      	orrs	r2, r1
 80032a8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032aa:	f7fe f893 	bl	80013d4 <HAL_GetTick>
 80032ae:	0003      	movs	r3, r0
 80032b0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032b2:	e00b      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032b4:	f7fe f88e 	bl	80013d4 <HAL_GetTick>
 80032b8:	0002      	movs	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d904      	bls.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80032c2:	2313      	movs	r3, #19
 80032c4:	18fb      	adds	r3, r7, r3
 80032c6:	2203      	movs	r2, #3
 80032c8:	701a      	strb	r2, [r3, #0]
        break;
 80032ca:	e005      	b.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032cc:	4b30      	ldr	r3, [pc, #192]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	2380      	movs	r3, #128	; 0x80
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	4013      	ands	r3, r2
 80032d6:	d0ed      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80032d8:	2313      	movs	r3, #19
 80032da:	18fb      	adds	r3, r7, r3
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d15e      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032e2:	4b2a      	ldr	r3, [pc, #168]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80032e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80032e6:	23c0      	movs	r3, #192	; 0xc0
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4013      	ands	r3, r2
 80032ec:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d019      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d014      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80032fe:	4b23      	ldr	r3, [pc, #140]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003300:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003302:	4a24      	ldr	r2, [pc, #144]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8003304:	4013      	ands	r3, r2
 8003306:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003308:	4b20      	ldr	r3, [pc, #128]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800330a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800330c:	4b1f      	ldr	r3, [pc, #124]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800330e:	2180      	movs	r1, #128	; 0x80
 8003310:	0249      	lsls	r1, r1, #9
 8003312:	430a      	orrs	r2, r1
 8003314:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003316:	4b1d      	ldr	r3, [pc, #116]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003318:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800331a:	4b1c      	ldr	r3, [pc, #112]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800331c:	491e      	ldr	r1, [pc, #120]	; (8003398 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800331e:	400a      	ands	r2, r1
 8003320:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003322:	4b1a      	ldr	r3, [pc, #104]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	2201      	movs	r2, #1
 800332c:	4013      	ands	r3, r2
 800332e:	d016      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003330:	f7fe f850 	bl	80013d4 <HAL_GetTick>
 8003334:	0003      	movs	r3, r0
 8003336:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003338:	e00c      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800333a:	f7fe f84b 	bl	80013d4 <HAL_GetTick>
 800333e:	0002      	movs	r2, r0
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	4a15      	ldr	r2, [pc, #84]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d904      	bls.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800334a:	2313      	movs	r3, #19
 800334c:	18fb      	adds	r3, r7, r3
 800334e:	2203      	movs	r2, #3
 8003350:	701a      	strb	r2, [r3, #0]
            break;
 8003352:	e004      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003354:	4b0d      	ldr	r3, [pc, #52]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003358:	2202      	movs	r2, #2
 800335a:	4013      	ands	r3, r2
 800335c:	d0ed      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800335e:	2313      	movs	r3, #19
 8003360:	18fb      	adds	r3, r7, r3
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10a      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003368:	4b08      	ldr	r3, [pc, #32]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800336a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800336c:	4a09      	ldr	r2, [pc, #36]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800336e:	4013      	ands	r3, r2
 8003370:	0019      	movs	r1, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003376:	4b05      	ldr	r3, [pc, #20]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003378:	430a      	orrs	r2, r1
 800337a:	65da      	str	r2, [r3, #92]	; 0x5c
 800337c:	e016      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800337e:	2312      	movs	r3, #18
 8003380:	18fb      	adds	r3, r7, r3
 8003382:	2213      	movs	r2, #19
 8003384:	18ba      	adds	r2, r7, r2
 8003386:	7812      	ldrb	r2, [r2, #0]
 8003388:	701a      	strb	r2, [r3, #0]
 800338a:	e00f      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800338c:	40021000 	.word	0x40021000
 8003390:	40007000 	.word	0x40007000
 8003394:	fffffcff 	.word	0xfffffcff
 8003398:	fffeffff 	.word	0xfffeffff
 800339c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a0:	2312      	movs	r3, #18
 80033a2:	18fb      	adds	r3, r7, r3
 80033a4:	2213      	movs	r2, #19
 80033a6:	18ba      	adds	r2, r7, r2
 80033a8:	7812      	ldrb	r2, [r2, #0]
 80033aa:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033ac:	2311      	movs	r3, #17
 80033ae:	18fb      	adds	r3, r7, r3
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d105      	bne.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033b6:	4bb6      	ldr	r3, [pc, #728]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033ba:	4bb5      	ldr	r3, [pc, #724]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033bc:	49b5      	ldr	r1, [pc, #724]	; (8003694 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80033be:	400a      	ands	r2, r1
 80033c0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2201      	movs	r2, #1
 80033c8:	4013      	ands	r3, r2
 80033ca:	d009      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033cc:	4bb0      	ldr	r3, [pc, #704]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033d0:	2203      	movs	r2, #3
 80033d2:	4393      	bics	r3, r2
 80033d4:	0019      	movs	r1, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	4bad      	ldr	r3, [pc, #692]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033dc:	430a      	orrs	r2, r1
 80033de:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2202      	movs	r2, #2
 80033e6:	4013      	ands	r3, r2
 80033e8:	d009      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033ea:	4ba9      	ldr	r3, [pc, #676]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ee:	220c      	movs	r2, #12
 80033f0:	4393      	bics	r3, r2
 80033f2:	0019      	movs	r1, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	4ba5      	ldr	r3, [pc, #660]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033fa:	430a      	orrs	r2, r1
 80033fc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2204      	movs	r2, #4
 8003404:	4013      	ands	r3, r2
 8003406:	d009      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003408:	4ba1      	ldr	r3, [pc, #644]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800340a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800340c:	2230      	movs	r2, #48	; 0x30
 800340e:	4393      	bics	r3, r2
 8003410:	0019      	movs	r1, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	4b9e      	ldr	r3, [pc, #632]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003418:	430a      	orrs	r2, r1
 800341a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2210      	movs	r2, #16
 8003422:	4013      	ands	r3, r2
 8003424:	d009      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003426:	4b9a      	ldr	r3, [pc, #616]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800342a:	4a9b      	ldr	r2, [pc, #620]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800342c:	4013      	ands	r3, r2
 800342e:	0019      	movs	r1, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	691a      	ldr	r2, [r3, #16]
 8003434:	4b96      	ldr	r3, [pc, #600]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003436:	430a      	orrs	r2, r1
 8003438:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	2380      	movs	r3, #128	; 0x80
 8003440:	015b      	lsls	r3, r3, #5
 8003442:	4013      	ands	r3, r2
 8003444:	d009      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8003446:	4b92      	ldr	r3, [pc, #584]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800344a:	4a94      	ldr	r2, [pc, #592]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800344c:	4013      	ands	r3, r2
 800344e:	0019      	movs	r1, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	695a      	ldr	r2, [r3, #20]
 8003454:	4b8e      	ldr	r3, [pc, #568]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003456:	430a      	orrs	r2, r1
 8003458:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	2380      	movs	r3, #128	; 0x80
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	4013      	ands	r3, r2
 8003464:	d009      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003466:	4b8a      	ldr	r3, [pc, #552]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800346a:	4a8d      	ldr	r2, [pc, #564]	; (80036a0 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800346c:	4013      	ands	r3, r2
 800346e:	0019      	movs	r1, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003474:	4b86      	ldr	r3, [pc, #536]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003476:	430a      	orrs	r2, r1
 8003478:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	2380      	movs	r3, #128	; 0x80
 8003480:	00db      	lsls	r3, r3, #3
 8003482:	4013      	ands	r3, r2
 8003484:	d009      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003486:	4b82      	ldr	r3, [pc, #520]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800348a:	4a86      	ldr	r2, [pc, #536]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800348c:	4013      	ands	r3, r2
 800348e:	0019      	movs	r1, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003494:	4b7e      	ldr	r3, [pc, #504]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003496:	430a      	orrs	r2, r1
 8003498:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2220      	movs	r2, #32
 80034a0:	4013      	ands	r3, r2
 80034a2:	d009      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034a4:	4b7a      	ldr	r3, [pc, #488]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a8:	4a7f      	ldr	r2, [pc, #508]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80034aa:	4013      	ands	r3, r2
 80034ac:	0019      	movs	r1, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	4b77      	ldr	r3, [pc, #476]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034b4:	430a      	orrs	r2, r1
 80034b6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2240      	movs	r2, #64	; 0x40
 80034be:	4013      	ands	r3, r2
 80034c0:	d009      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034c2:	4b73      	ldr	r3, [pc, #460]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034c6:	4a79      	ldr	r2, [pc, #484]	; (80036ac <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	0019      	movs	r1, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	69da      	ldr	r2, [r3, #28]
 80034d0:	4b6f      	ldr	r3, [pc, #444]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034d2:	430a      	orrs	r2, r1
 80034d4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	2380      	movs	r3, #128	; 0x80
 80034dc:	01db      	lsls	r3, r3, #7
 80034de:	4013      	ands	r3, r2
 80034e0:	d015      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034e2:	4b6b      	ldr	r3, [pc, #428]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	0899      	lsrs	r1, r3, #2
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034ee:	4b68      	ldr	r3, [pc, #416]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034f0:	430a      	orrs	r2, r1
 80034f2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034f8:	2380      	movs	r3, #128	; 0x80
 80034fa:	05db      	lsls	r3, r3, #23
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d106      	bne.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003500:	4b63      	ldr	r3, [pc, #396]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003502:	68da      	ldr	r2, [r3, #12]
 8003504:	4b62      	ldr	r3, [pc, #392]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003506:	2180      	movs	r1, #128	; 0x80
 8003508:	0249      	lsls	r1, r1, #9
 800350a:	430a      	orrs	r2, r1
 800350c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	2380      	movs	r3, #128	; 0x80
 8003514:	031b      	lsls	r3, r3, #12
 8003516:	4013      	ands	r3, r2
 8003518:	d009      	beq.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800351a:	4b5d      	ldr	r3, [pc, #372]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800351c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800351e:	2240      	movs	r2, #64	; 0x40
 8003520:	4393      	bics	r3, r2
 8003522:	0019      	movs	r1, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003528:	4b59      	ldr	r3, [pc, #356]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800352a:	430a      	orrs	r2, r1
 800352c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	2380      	movs	r3, #128	; 0x80
 8003534:	039b      	lsls	r3, r3, #14
 8003536:	4013      	ands	r3, r2
 8003538:	d016      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800353a:	4b55      	ldr	r3, [pc, #340]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800353c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800353e:	4a5c      	ldr	r2, [pc, #368]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8003540:	4013      	ands	r3, r2
 8003542:	0019      	movs	r1, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003548:	4b51      	ldr	r3, [pc, #324]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800354a:	430a      	orrs	r2, r1
 800354c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003552:	2380      	movs	r3, #128	; 0x80
 8003554:	03db      	lsls	r3, r3, #15
 8003556:	429a      	cmp	r2, r3
 8003558:	d106      	bne.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800355a:	4b4d      	ldr	r3, [pc, #308]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800355c:	68da      	ldr	r2, [r3, #12]
 800355e:	4b4c      	ldr	r3, [pc, #304]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003560:	2180      	movs	r1, #128	; 0x80
 8003562:	0449      	lsls	r1, r1, #17
 8003564:	430a      	orrs	r2, r1
 8003566:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	2380      	movs	r3, #128	; 0x80
 800356e:	03db      	lsls	r3, r3, #15
 8003570:	4013      	ands	r3, r2
 8003572:	d016      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003574:	4b46      	ldr	r3, [pc, #280]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003578:	4a4e      	ldr	r2, [pc, #312]	; (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800357a:	4013      	ands	r3, r2
 800357c:	0019      	movs	r1, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003582:	4b43      	ldr	r3, [pc, #268]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003584:	430a      	orrs	r2, r1
 8003586:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800358c:	2380      	movs	r3, #128	; 0x80
 800358e:	045b      	lsls	r3, r3, #17
 8003590:	429a      	cmp	r2, r3
 8003592:	d106      	bne.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003594:	4b3e      	ldr	r3, [pc, #248]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	4b3d      	ldr	r3, [pc, #244]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800359a:	2180      	movs	r1, #128	; 0x80
 800359c:	0449      	lsls	r1, r1, #17
 800359e:	430a      	orrs	r2, r1
 80035a0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	011b      	lsls	r3, r3, #4
 80035aa:	4013      	ands	r3, r2
 80035ac:	d014      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80035ae:	4b38      	ldr	r3, [pc, #224]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b2:	2203      	movs	r2, #3
 80035b4:	4393      	bics	r3, r2
 80035b6:	0019      	movs	r1, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a1a      	ldr	r2, [r3, #32]
 80035bc:	4b34      	ldr	r3, [pc, #208]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035be:	430a      	orrs	r2, r1
 80035c0:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d106      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80035ca:	4b31      	ldr	r3, [pc, #196]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	4b30      	ldr	r3, [pc, #192]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035d0:	2180      	movs	r1, #128	; 0x80
 80035d2:	0249      	lsls	r1, r1, #9
 80035d4:	430a      	orrs	r2, r1
 80035d6:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	2380      	movs	r3, #128	; 0x80
 80035de:	019b      	lsls	r3, r3, #6
 80035e0:	4013      	ands	r3, r2
 80035e2:	d014      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80035e4:	4b2a      	ldr	r3, [pc, #168]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e8:	220c      	movs	r2, #12
 80035ea:	4393      	bics	r3, r2
 80035ec:	0019      	movs	r1, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035f2:	4b27      	ldr	r3, [pc, #156]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035f4:	430a      	orrs	r2, r1
 80035f6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	2b04      	cmp	r3, #4
 80035fe:	d106      	bne.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003600:	4b23      	ldr	r3, [pc, #140]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003602:	68da      	ldr	r2, [r3, #12]
 8003604:	4b22      	ldr	r3, [pc, #136]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003606:	2180      	movs	r1, #128	; 0x80
 8003608:	0249      	lsls	r1, r1, #9
 800360a:	430a      	orrs	r2, r1
 800360c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	2380      	movs	r3, #128	; 0x80
 8003614:	045b      	lsls	r3, r3, #17
 8003616:	4013      	ands	r3, r2
 8003618:	d016      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800361a:	4b1d      	ldr	r3, [pc, #116]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800361c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800361e:	4a22      	ldr	r2, [pc, #136]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003620:	4013      	ands	r3, r2
 8003622:	0019      	movs	r1, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003628:	4b19      	ldr	r3, [pc, #100]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800362a:	430a      	orrs	r2, r1
 800362c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003632:	2380      	movs	r3, #128	; 0x80
 8003634:	019b      	lsls	r3, r3, #6
 8003636:	429a      	cmp	r2, r3
 8003638:	d106      	bne.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800363a:	4b15      	ldr	r3, [pc, #84]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800363c:	68da      	ldr	r2, [r3, #12]
 800363e:	4b14      	ldr	r3, [pc, #80]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003640:	2180      	movs	r1, #128	; 0x80
 8003642:	0449      	lsls	r1, r1, #17
 8003644:	430a      	orrs	r2, r1
 8003646:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	2380      	movs	r3, #128	; 0x80
 800364e:	049b      	lsls	r3, r3, #18
 8003650:	4013      	ands	r3, r2
 8003652:	d016      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003654:	4b0e      	ldr	r3, [pc, #56]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003658:	4a10      	ldr	r2, [pc, #64]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800365a:	4013      	ands	r3, r2
 800365c:	0019      	movs	r1, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003662:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003664:	430a      	orrs	r2, r1
 8003666:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800366c:	2380      	movs	r3, #128	; 0x80
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	429a      	cmp	r2, r3
 8003672:	d106      	bne.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003674:	4b06      	ldr	r3, [pc, #24]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003676:	68da      	ldr	r2, [r3, #12]
 8003678:	4b05      	ldr	r3, [pc, #20]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800367a:	2180      	movs	r1, #128	; 0x80
 800367c:	0449      	lsls	r1, r1, #17
 800367e:	430a      	orrs	r2, r1
 8003680:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003682:	2312      	movs	r3, #18
 8003684:	18fb      	adds	r3, r7, r3
 8003686:	781b      	ldrb	r3, [r3, #0]
}
 8003688:	0018      	movs	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	b006      	add	sp, #24
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40021000 	.word	0x40021000
 8003694:	efffffff 	.word	0xefffffff
 8003698:	fffff3ff 	.word	0xfffff3ff
 800369c:	fffffcff 	.word	0xfffffcff
 80036a0:	fff3ffff 	.word	0xfff3ffff
 80036a4:	ffcfffff 	.word	0xffcfffff
 80036a8:	ffffcfff 	.word	0xffffcfff
 80036ac:	ffff3fff 	.word	0xffff3fff
 80036b0:	ffbfffff 	.word	0xffbfffff
 80036b4:	feffffff 	.word	0xfeffffff

080036b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e04a      	b.n	8003760 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	223d      	movs	r2, #61	; 0x3d
 80036ce:	5c9b      	ldrb	r3, [r3, r2]
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d107      	bne.n	80036e6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	223c      	movs	r2, #60	; 0x3c
 80036da:	2100      	movs	r1, #0
 80036dc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	0018      	movs	r0, r3
 80036e2:	f7fd fae7 	bl	8000cb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	223d      	movs	r2, #61	; 0x3d
 80036ea:	2102      	movs	r1, #2
 80036ec:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	3304      	adds	r3, #4
 80036f6:	0019      	movs	r1, r3
 80036f8:	0010      	movs	r0, r2
 80036fa:	f000 f90b 	bl	8003914 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2248      	movs	r2, #72	; 0x48
 8003702:	2101      	movs	r1, #1
 8003704:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	223e      	movs	r2, #62	; 0x3e
 800370a:	2101      	movs	r1, #1
 800370c:	5499      	strb	r1, [r3, r2]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	223f      	movs	r2, #63	; 0x3f
 8003712:	2101      	movs	r1, #1
 8003714:	5499      	strb	r1, [r3, r2]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2240      	movs	r2, #64	; 0x40
 800371a:	2101      	movs	r1, #1
 800371c:	5499      	strb	r1, [r3, r2]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2241      	movs	r2, #65	; 0x41
 8003722:	2101      	movs	r1, #1
 8003724:	5499      	strb	r1, [r3, r2]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2242      	movs	r2, #66	; 0x42
 800372a:	2101      	movs	r1, #1
 800372c:	5499      	strb	r1, [r3, r2]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2243      	movs	r2, #67	; 0x43
 8003732:	2101      	movs	r1, #1
 8003734:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2244      	movs	r2, #68	; 0x44
 800373a:	2101      	movs	r1, #1
 800373c:	5499      	strb	r1, [r3, r2]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2245      	movs	r2, #69	; 0x45
 8003742:	2101      	movs	r1, #1
 8003744:	5499      	strb	r1, [r3, r2]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2246      	movs	r2, #70	; 0x46
 800374a:	2101      	movs	r1, #1
 800374c:	5499      	strb	r1, [r3, r2]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2247      	movs	r2, #71	; 0x47
 8003752:	2101      	movs	r1, #1
 8003754:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	223d      	movs	r2, #61	; 0x3d
 800375a:	2101      	movs	r1, #1
 800375c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	0018      	movs	r0, r3
 8003762:	46bd      	mov	sp, r7
 8003764:	b002      	add	sp, #8
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003772:	230f      	movs	r3, #15
 8003774:	18fb      	adds	r3, r7, r3
 8003776:	2200      	movs	r2, #0
 8003778:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	223c      	movs	r2, #60	; 0x3c
 800377e:	5c9b      	ldrb	r3, [r3, r2]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d101      	bne.n	8003788 <HAL_TIM_ConfigClockSource+0x20>
 8003784:	2302      	movs	r3, #2
 8003786:	e0bc      	b.n	8003902 <HAL_TIM_ConfigClockSource+0x19a>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	223c      	movs	r2, #60	; 0x3c
 800378c:	2101      	movs	r1, #1
 800378e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	223d      	movs	r2, #61	; 0x3d
 8003794:	2102      	movs	r1, #2
 8003796:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	4a5a      	ldr	r2, [pc, #360]	; (800390c <HAL_TIM_ConfigClockSource+0x1a4>)
 80037a4:	4013      	ands	r3, r2
 80037a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	4a59      	ldr	r2, [pc, #356]	; (8003910 <HAL_TIM_ConfigClockSource+0x1a8>)
 80037ac:	4013      	ands	r3, r2
 80037ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68ba      	ldr	r2, [r7, #8]
 80037b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2280      	movs	r2, #128	; 0x80
 80037be:	0192      	lsls	r2, r2, #6
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d040      	beq.n	8003846 <HAL_TIM_ConfigClockSource+0xde>
 80037c4:	2280      	movs	r2, #128	; 0x80
 80037c6:	0192      	lsls	r2, r2, #6
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d900      	bls.n	80037ce <HAL_TIM_ConfigClockSource+0x66>
 80037cc:	e088      	b.n	80038e0 <HAL_TIM_ConfigClockSource+0x178>
 80037ce:	2280      	movs	r2, #128	; 0x80
 80037d0:	0152      	lsls	r2, r2, #5
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d100      	bne.n	80037d8 <HAL_TIM_ConfigClockSource+0x70>
 80037d6:	e088      	b.n	80038ea <HAL_TIM_ConfigClockSource+0x182>
 80037d8:	2280      	movs	r2, #128	; 0x80
 80037da:	0152      	lsls	r2, r2, #5
 80037dc:	4293      	cmp	r3, r2
 80037de:	d900      	bls.n	80037e2 <HAL_TIM_ConfigClockSource+0x7a>
 80037e0:	e07e      	b.n	80038e0 <HAL_TIM_ConfigClockSource+0x178>
 80037e2:	2b70      	cmp	r3, #112	; 0x70
 80037e4:	d018      	beq.n	8003818 <HAL_TIM_ConfigClockSource+0xb0>
 80037e6:	d900      	bls.n	80037ea <HAL_TIM_ConfigClockSource+0x82>
 80037e8:	e07a      	b.n	80038e0 <HAL_TIM_ConfigClockSource+0x178>
 80037ea:	2b60      	cmp	r3, #96	; 0x60
 80037ec:	d04f      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x126>
 80037ee:	d900      	bls.n	80037f2 <HAL_TIM_ConfigClockSource+0x8a>
 80037f0:	e076      	b.n	80038e0 <HAL_TIM_ConfigClockSource+0x178>
 80037f2:	2b50      	cmp	r3, #80	; 0x50
 80037f4:	d03b      	beq.n	800386e <HAL_TIM_ConfigClockSource+0x106>
 80037f6:	d900      	bls.n	80037fa <HAL_TIM_ConfigClockSource+0x92>
 80037f8:	e072      	b.n	80038e0 <HAL_TIM_ConfigClockSource+0x178>
 80037fa:	2b40      	cmp	r3, #64	; 0x40
 80037fc:	d057      	beq.n	80038ae <HAL_TIM_ConfigClockSource+0x146>
 80037fe:	d900      	bls.n	8003802 <HAL_TIM_ConfigClockSource+0x9a>
 8003800:	e06e      	b.n	80038e0 <HAL_TIM_ConfigClockSource+0x178>
 8003802:	2b30      	cmp	r3, #48	; 0x30
 8003804:	d063      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x166>
 8003806:	d86b      	bhi.n	80038e0 <HAL_TIM_ConfigClockSource+0x178>
 8003808:	2b20      	cmp	r3, #32
 800380a:	d060      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x166>
 800380c:	d868      	bhi.n	80038e0 <HAL_TIM_ConfigClockSource+0x178>
 800380e:	2b00      	cmp	r3, #0
 8003810:	d05d      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x166>
 8003812:	2b10      	cmp	r3, #16
 8003814:	d05b      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x166>
 8003816:	e063      	b.n	80038e0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6818      	ldr	r0, [r3, #0]
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	6899      	ldr	r1, [r3, #8]
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	f000 f97a 	bl	8003b20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	2277      	movs	r2, #119	; 0x77
 8003838:	4313      	orrs	r3, r2
 800383a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	609a      	str	r2, [r3, #8]
      break;
 8003844:	e052      	b.n	80038ec <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6818      	ldr	r0, [r3, #0]
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	6899      	ldr	r1, [r3, #8]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685a      	ldr	r2, [r3, #4]
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	f000 f963 	bl	8003b20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2180      	movs	r1, #128	; 0x80
 8003866:	01c9      	lsls	r1, r1, #7
 8003868:	430a      	orrs	r2, r1
 800386a:	609a      	str	r2, [r3, #8]
      break;
 800386c:	e03e      	b.n	80038ec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6818      	ldr	r0, [r3, #0]
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	6859      	ldr	r1, [r3, #4]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	001a      	movs	r2, r3
 800387c:	f000 f8d4 	bl	8003a28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2150      	movs	r1, #80	; 0x50
 8003886:	0018      	movs	r0, r3
 8003888:	f000 f92e 	bl	8003ae8 <TIM_ITRx_SetConfig>
      break;
 800388c:	e02e      	b.n	80038ec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6818      	ldr	r0, [r3, #0]
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	6859      	ldr	r1, [r3, #4]
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	001a      	movs	r2, r3
 800389c:	f000 f8f2 	bl	8003a84 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2160      	movs	r1, #96	; 0x60
 80038a6:	0018      	movs	r0, r3
 80038a8:	f000 f91e 	bl	8003ae8 <TIM_ITRx_SetConfig>
      break;
 80038ac:	e01e      	b.n	80038ec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6818      	ldr	r0, [r3, #0]
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	6859      	ldr	r1, [r3, #4]
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	001a      	movs	r2, r3
 80038bc:	f000 f8b4 	bl	8003a28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2140      	movs	r1, #64	; 0x40
 80038c6:	0018      	movs	r0, r3
 80038c8:	f000 f90e 	bl	8003ae8 <TIM_ITRx_SetConfig>
      break;
 80038cc:	e00e      	b.n	80038ec <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	0019      	movs	r1, r3
 80038d8:	0010      	movs	r0, r2
 80038da:	f000 f905 	bl	8003ae8 <TIM_ITRx_SetConfig>
      break;
 80038de:	e005      	b.n	80038ec <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80038e0:	230f      	movs	r3, #15
 80038e2:	18fb      	adds	r3, r7, r3
 80038e4:	2201      	movs	r2, #1
 80038e6:	701a      	strb	r2, [r3, #0]
      break;
 80038e8:	e000      	b.n	80038ec <HAL_TIM_ConfigClockSource+0x184>
      break;
 80038ea:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	223d      	movs	r2, #61	; 0x3d
 80038f0:	2101      	movs	r1, #1
 80038f2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	223c      	movs	r2, #60	; 0x3c
 80038f8:	2100      	movs	r1, #0
 80038fa:	5499      	strb	r1, [r3, r2]

  return status;
 80038fc:	230f      	movs	r3, #15
 80038fe:	18fb      	adds	r3, r7, r3
 8003900:	781b      	ldrb	r3, [r3, #0]
}
 8003902:	0018      	movs	r0, r3
 8003904:	46bd      	mov	sp, r7
 8003906:	b004      	add	sp, #16
 8003908:	bd80      	pop	{r7, pc}
 800390a:	46c0      	nop			; (mov r8, r8)
 800390c:	ffceff88 	.word	0xffceff88
 8003910:	ffff00ff 	.word	0xffff00ff

08003914 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a38      	ldr	r2, [pc, #224]	; (8003a08 <TIM_Base_SetConfig+0xf4>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d00c      	beq.n	8003946 <TIM_Base_SetConfig+0x32>
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	2380      	movs	r3, #128	; 0x80
 8003930:	05db      	lsls	r3, r3, #23
 8003932:	429a      	cmp	r2, r3
 8003934:	d007      	beq.n	8003946 <TIM_Base_SetConfig+0x32>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a34      	ldr	r2, [pc, #208]	; (8003a0c <TIM_Base_SetConfig+0xf8>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d003      	beq.n	8003946 <TIM_Base_SetConfig+0x32>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a33      	ldr	r2, [pc, #204]	; (8003a10 <TIM_Base_SetConfig+0xfc>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d108      	bne.n	8003958 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2270      	movs	r2, #112	; 0x70
 800394a:	4393      	bics	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	4313      	orrs	r3, r2
 8003956:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a2b      	ldr	r2, [pc, #172]	; (8003a08 <TIM_Base_SetConfig+0xf4>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d01c      	beq.n	800399a <TIM_Base_SetConfig+0x86>
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	2380      	movs	r3, #128	; 0x80
 8003964:	05db      	lsls	r3, r3, #23
 8003966:	429a      	cmp	r2, r3
 8003968:	d017      	beq.n	800399a <TIM_Base_SetConfig+0x86>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a27      	ldr	r2, [pc, #156]	; (8003a0c <TIM_Base_SetConfig+0xf8>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d013      	beq.n	800399a <TIM_Base_SetConfig+0x86>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a26      	ldr	r2, [pc, #152]	; (8003a10 <TIM_Base_SetConfig+0xfc>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d00f      	beq.n	800399a <TIM_Base_SetConfig+0x86>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a25      	ldr	r2, [pc, #148]	; (8003a14 <TIM_Base_SetConfig+0x100>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d00b      	beq.n	800399a <TIM_Base_SetConfig+0x86>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a24      	ldr	r2, [pc, #144]	; (8003a18 <TIM_Base_SetConfig+0x104>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d007      	beq.n	800399a <TIM_Base_SetConfig+0x86>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a23      	ldr	r2, [pc, #140]	; (8003a1c <TIM_Base_SetConfig+0x108>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d003      	beq.n	800399a <TIM_Base_SetConfig+0x86>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a22      	ldr	r2, [pc, #136]	; (8003a20 <TIM_Base_SetConfig+0x10c>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d108      	bne.n	80039ac <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	4a21      	ldr	r2, [pc, #132]	; (8003a24 <TIM_Base_SetConfig+0x110>)
 800399e:	4013      	ands	r3, r2
 80039a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2280      	movs	r2, #128	; 0x80
 80039b0:	4393      	bics	r3, r2
 80039b2:	001a      	movs	r2, r3
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	689a      	ldr	r2, [r3, #8]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a0c      	ldr	r2, [pc, #48]	; (8003a08 <TIM_Base_SetConfig+0xf4>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00b      	beq.n	80039f2 <TIM_Base_SetConfig+0xde>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a0e      	ldr	r2, [pc, #56]	; (8003a18 <TIM_Base_SetConfig+0x104>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d007      	beq.n	80039f2 <TIM_Base_SetConfig+0xde>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a0d      	ldr	r2, [pc, #52]	; (8003a1c <TIM_Base_SetConfig+0x108>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d003      	beq.n	80039f2 <TIM_Base_SetConfig+0xde>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a0c      	ldr	r2, [pc, #48]	; (8003a20 <TIM_Base_SetConfig+0x10c>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d103      	bne.n	80039fa <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	691a      	ldr	r2, [r3, #16]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2201      	movs	r2, #1
 80039fe:	615a      	str	r2, [r3, #20]
}
 8003a00:	46c0      	nop			; (mov r8, r8)
 8003a02:	46bd      	mov	sp, r7
 8003a04:	b004      	add	sp, #16
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40012c00 	.word	0x40012c00
 8003a0c:	40000400 	.word	0x40000400
 8003a10:	40000800 	.word	0x40000800
 8003a14:	40002000 	.word	0x40002000
 8003a18:	40014000 	.word	0x40014000
 8003a1c:	40014400 	.word	0x40014400
 8003a20:	40014800 	.word	0x40014800
 8003a24:	fffffcff 	.word	0xfffffcff

08003a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	4393      	bics	r3, r2
 8003a42:	001a      	movs	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	22f0      	movs	r2, #240	; 0xf0
 8003a52:	4393      	bics	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	220a      	movs	r2, #10
 8003a64:	4393      	bics	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	621a      	str	r2, [r3, #32]
}
 8003a7c:	46c0      	nop			; (mov r8, r8)
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b006      	add	sp, #24
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	2210      	movs	r2, #16
 8003a96:	4393      	bics	r3, r2
 8003a98:	001a      	movs	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a1b      	ldr	r3, [r3, #32]
 8003aa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	4a0d      	ldr	r2, [pc, #52]	; (8003ae4 <TIM_TI2_ConfigInputStage+0x60>)
 8003aae:	4013      	ands	r3, r2
 8003ab0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	031b      	lsls	r3, r3, #12
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	22a0      	movs	r2, #160	; 0xa0
 8003ac0:	4393      	bics	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	011b      	lsls	r3, r3, #4
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	621a      	str	r2, [r3, #32]
}
 8003ada:	46c0      	nop			; (mov r8, r8)
 8003adc:	46bd      	mov	sp, r7
 8003ade:	b006      	add	sp, #24
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	46c0      	nop			; (mov r8, r8)
 8003ae4:	ffff0fff 	.word	0xffff0fff

08003ae8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	4a08      	ldr	r2, [pc, #32]	; (8003b1c <TIM_ITRx_SetConfig+0x34>)
 8003afc:	4013      	ands	r3, r2
 8003afe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	2207      	movs	r2, #7
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	609a      	str	r2, [r3, #8]
}
 8003b12:	46c0      	nop			; (mov r8, r8)
 8003b14:	46bd      	mov	sp, r7
 8003b16:	b004      	add	sp, #16
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	46c0      	nop			; (mov r8, r8)
 8003b1c:	ffcfff8f 	.word	0xffcfff8f

08003b20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
 8003b2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	4a09      	ldr	r2, [pc, #36]	; (8003b5c <TIM_ETR_SetConfig+0x3c>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	021a      	lsls	r2, r3, #8
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	431a      	orrs	r2, r3
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	609a      	str	r2, [r3, #8]
}
 8003b54:	46c0      	nop			; (mov r8, r8)
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b006      	add	sp, #24
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	ffff00ff 	.word	0xffff00ff

08003b60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	223c      	movs	r2, #60	; 0x3c
 8003b6e:	5c9b      	ldrb	r3, [r3, r2]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d101      	bne.n	8003b78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b74:	2302      	movs	r3, #2
 8003b76:	e05a      	b.n	8003c2e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	223c      	movs	r2, #60	; 0x3c
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	223d      	movs	r2, #61	; 0x3d
 8003b84:	2102      	movs	r1, #2
 8003b86:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a26      	ldr	r2, [pc, #152]	; (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d108      	bne.n	8003bb4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	4a25      	ldr	r2, [pc, #148]	; (8003c3c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2270      	movs	r2, #112	; 0x70
 8003bb8:	4393      	bics	r3, r2
 8003bba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a19      	ldr	r2, [pc, #100]	; (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d014      	beq.n	8003c02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	2380      	movs	r3, #128	; 0x80
 8003bde:	05db      	lsls	r3, r3, #23
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d00e      	beq.n	8003c02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a15      	ldr	r2, [pc, #84]	; (8003c40 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d009      	beq.n	8003c02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a14      	ldr	r2, [pc, #80]	; (8003c44 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d004      	beq.n	8003c02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a12      	ldr	r2, [pc, #72]	; (8003c48 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d10c      	bne.n	8003c1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2280      	movs	r2, #128	; 0x80
 8003c06:	4393      	bics	r3, r2
 8003c08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	68ba      	ldr	r2, [r7, #8]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	223d      	movs	r2, #61	; 0x3d
 8003c20:	2101      	movs	r1, #1
 8003c22:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	223c      	movs	r2, #60	; 0x3c
 8003c28:	2100      	movs	r1, #0
 8003c2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	0018      	movs	r0, r3
 8003c30:	46bd      	mov	sp, r7
 8003c32:	b004      	add	sp, #16
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	40012c00 	.word	0x40012c00
 8003c3c:	ff0fffff 	.word	0xff0fffff
 8003c40:	40000400 	.word	0x40000400
 8003c44:	40000800 	.word	0x40000800
 8003c48:	40014000 	.word	0x40014000

08003c4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e046      	b.n	8003cec <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2288      	movs	r2, #136	; 0x88
 8003c62:	589b      	ldr	r3, [r3, r2]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d107      	bne.n	8003c78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2284      	movs	r2, #132	; 0x84
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	0018      	movs	r0, r3
 8003c74:	f7fd f84e 	bl	8000d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2288      	movs	r2, #136	; 0x88
 8003c7c:	2124      	movs	r1, #36	; 0x24
 8003c7e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	438a      	bics	r2, r1
 8003c8e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	0018      	movs	r0, r3
 8003c94:	f000 f830 	bl	8003cf8 <UART_SetConfig>
 8003c98:	0003      	movs	r3, r0
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d101      	bne.n	8003ca2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e024      	b.n	8003cec <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	0018      	movs	r0, r3
 8003cae:	f000 fb79 	bl	80043a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	490d      	ldr	r1, [pc, #52]	; (8003cf4 <HAL_UART_Init+0xa8>)
 8003cbe:	400a      	ands	r2, r1
 8003cc0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	212a      	movs	r1, #42	; 0x2a
 8003cce:	438a      	bics	r2, r1
 8003cd0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2101      	movs	r1, #1
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f000 fc11 	bl	800450c <UART_CheckIdleState>
 8003cea:	0003      	movs	r3, r0
}
 8003cec:	0018      	movs	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	b002      	add	sp, #8
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	ffffb7ff 	.word	0xffffb7ff

08003cf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cf8:	b5b0      	push	{r4, r5, r7, lr}
 8003cfa:	b090      	sub	sp, #64	; 0x40
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d00:	231a      	movs	r3, #26
 8003d02:	2220      	movs	r2, #32
 8003d04:	189b      	adds	r3, r3, r2
 8003d06:	19db      	adds	r3, r3, r7
 8003d08:	2200      	movs	r2, #0
 8003d0a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	431a      	orrs	r2, r3
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4ac1      	ldr	r2, [pc, #772]	; (8004030 <UART_SetConfig+0x338>)
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	0019      	movs	r1, r3
 8003d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d36:	430b      	orrs	r3, r1
 8003d38:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	4abc      	ldr	r2, [pc, #752]	; (8004034 <UART_SetConfig+0x33c>)
 8003d42:	4013      	ands	r3, r2
 8003d44:	0018      	movs	r0, r3
 8003d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d48:	68d9      	ldr	r1, [r3, #12]
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	0003      	movs	r3, r0
 8003d50:	430b      	orrs	r3, r1
 8003d52:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4ab6      	ldr	r2, [pc, #728]	; (8004038 <UART_SetConfig+0x340>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d009      	beq.n	8003d78 <UART_SetConfig+0x80>
 8003d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4ab4      	ldr	r2, [pc, #720]	; (800403c <UART_SetConfig+0x344>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d004      	beq.n	8003d78 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d74:	4313      	orrs	r3, r2
 8003d76:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	4ab0      	ldr	r2, [pc, #704]	; (8004040 <UART_SetConfig+0x348>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	0019      	movs	r1, r3
 8003d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d8a:	430b      	orrs	r3, r1
 8003d8c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d94:	220f      	movs	r2, #15
 8003d96:	4393      	bics	r3, r2
 8003d98:	0018      	movs	r0, r3
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	0003      	movs	r3, r0
 8003da4:	430b      	orrs	r3, r1
 8003da6:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4aa5      	ldr	r2, [pc, #660]	; (8004044 <UART_SetConfig+0x34c>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d131      	bne.n	8003e16 <UART_SetConfig+0x11e>
 8003db2:	4ba5      	ldr	r3, [pc, #660]	; (8004048 <UART_SetConfig+0x350>)
 8003db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db6:	2203      	movs	r2, #3
 8003db8:	4013      	ands	r3, r2
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d01d      	beq.n	8003dfa <UART_SetConfig+0x102>
 8003dbe:	d823      	bhi.n	8003e08 <UART_SetConfig+0x110>
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d00c      	beq.n	8003dde <UART_SetConfig+0xe6>
 8003dc4:	d820      	bhi.n	8003e08 <UART_SetConfig+0x110>
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <UART_SetConfig+0xd8>
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d00e      	beq.n	8003dec <UART_SetConfig+0xf4>
 8003dce:	e01b      	b.n	8003e08 <UART_SetConfig+0x110>
 8003dd0:	231b      	movs	r3, #27
 8003dd2:	2220      	movs	r2, #32
 8003dd4:	189b      	adds	r3, r3, r2
 8003dd6:	19db      	adds	r3, r3, r7
 8003dd8:	2200      	movs	r2, #0
 8003dda:	701a      	strb	r2, [r3, #0]
 8003ddc:	e154      	b.n	8004088 <UART_SetConfig+0x390>
 8003dde:	231b      	movs	r3, #27
 8003de0:	2220      	movs	r2, #32
 8003de2:	189b      	adds	r3, r3, r2
 8003de4:	19db      	adds	r3, r3, r7
 8003de6:	2202      	movs	r2, #2
 8003de8:	701a      	strb	r2, [r3, #0]
 8003dea:	e14d      	b.n	8004088 <UART_SetConfig+0x390>
 8003dec:	231b      	movs	r3, #27
 8003dee:	2220      	movs	r2, #32
 8003df0:	189b      	adds	r3, r3, r2
 8003df2:	19db      	adds	r3, r3, r7
 8003df4:	2204      	movs	r2, #4
 8003df6:	701a      	strb	r2, [r3, #0]
 8003df8:	e146      	b.n	8004088 <UART_SetConfig+0x390>
 8003dfa:	231b      	movs	r3, #27
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	189b      	adds	r3, r3, r2
 8003e00:	19db      	adds	r3, r3, r7
 8003e02:	2208      	movs	r2, #8
 8003e04:	701a      	strb	r2, [r3, #0]
 8003e06:	e13f      	b.n	8004088 <UART_SetConfig+0x390>
 8003e08:	231b      	movs	r3, #27
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	189b      	adds	r3, r3, r2
 8003e0e:	19db      	adds	r3, r3, r7
 8003e10:	2210      	movs	r2, #16
 8003e12:	701a      	strb	r2, [r3, #0]
 8003e14:	e138      	b.n	8004088 <UART_SetConfig+0x390>
 8003e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a8c      	ldr	r2, [pc, #560]	; (800404c <UART_SetConfig+0x354>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d131      	bne.n	8003e84 <UART_SetConfig+0x18c>
 8003e20:	4b89      	ldr	r3, [pc, #548]	; (8004048 <UART_SetConfig+0x350>)
 8003e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e24:	220c      	movs	r2, #12
 8003e26:	4013      	ands	r3, r2
 8003e28:	2b0c      	cmp	r3, #12
 8003e2a:	d01d      	beq.n	8003e68 <UART_SetConfig+0x170>
 8003e2c:	d823      	bhi.n	8003e76 <UART_SetConfig+0x17e>
 8003e2e:	2b08      	cmp	r3, #8
 8003e30:	d00c      	beq.n	8003e4c <UART_SetConfig+0x154>
 8003e32:	d820      	bhi.n	8003e76 <UART_SetConfig+0x17e>
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d002      	beq.n	8003e3e <UART_SetConfig+0x146>
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d00e      	beq.n	8003e5a <UART_SetConfig+0x162>
 8003e3c:	e01b      	b.n	8003e76 <UART_SetConfig+0x17e>
 8003e3e:	231b      	movs	r3, #27
 8003e40:	2220      	movs	r2, #32
 8003e42:	189b      	adds	r3, r3, r2
 8003e44:	19db      	adds	r3, r3, r7
 8003e46:	2200      	movs	r2, #0
 8003e48:	701a      	strb	r2, [r3, #0]
 8003e4a:	e11d      	b.n	8004088 <UART_SetConfig+0x390>
 8003e4c:	231b      	movs	r3, #27
 8003e4e:	2220      	movs	r2, #32
 8003e50:	189b      	adds	r3, r3, r2
 8003e52:	19db      	adds	r3, r3, r7
 8003e54:	2202      	movs	r2, #2
 8003e56:	701a      	strb	r2, [r3, #0]
 8003e58:	e116      	b.n	8004088 <UART_SetConfig+0x390>
 8003e5a:	231b      	movs	r3, #27
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	189b      	adds	r3, r3, r2
 8003e60:	19db      	adds	r3, r3, r7
 8003e62:	2204      	movs	r2, #4
 8003e64:	701a      	strb	r2, [r3, #0]
 8003e66:	e10f      	b.n	8004088 <UART_SetConfig+0x390>
 8003e68:	231b      	movs	r3, #27
 8003e6a:	2220      	movs	r2, #32
 8003e6c:	189b      	adds	r3, r3, r2
 8003e6e:	19db      	adds	r3, r3, r7
 8003e70:	2208      	movs	r2, #8
 8003e72:	701a      	strb	r2, [r3, #0]
 8003e74:	e108      	b.n	8004088 <UART_SetConfig+0x390>
 8003e76:	231b      	movs	r3, #27
 8003e78:	2220      	movs	r2, #32
 8003e7a:	189b      	adds	r3, r3, r2
 8003e7c:	19db      	adds	r3, r3, r7
 8003e7e:	2210      	movs	r2, #16
 8003e80:	701a      	strb	r2, [r3, #0]
 8003e82:	e101      	b.n	8004088 <UART_SetConfig+0x390>
 8003e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a71      	ldr	r2, [pc, #452]	; (8004050 <UART_SetConfig+0x358>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d131      	bne.n	8003ef2 <UART_SetConfig+0x1fa>
 8003e8e:	4b6e      	ldr	r3, [pc, #440]	; (8004048 <UART_SetConfig+0x350>)
 8003e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e92:	2230      	movs	r2, #48	; 0x30
 8003e94:	4013      	ands	r3, r2
 8003e96:	2b30      	cmp	r3, #48	; 0x30
 8003e98:	d01d      	beq.n	8003ed6 <UART_SetConfig+0x1de>
 8003e9a:	d823      	bhi.n	8003ee4 <UART_SetConfig+0x1ec>
 8003e9c:	2b20      	cmp	r3, #32
 8003e9e:	d00c      	beq.n	8003eba <UART_SetConfig+0x1c2>
 8003ea0:	d820      	bhi.n	8003ee4 <UART_SetConfig+0x1ec>
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d002      	beq.n	8003eac <UART_SetConfig+0x1b4>
 8003ea6:	2b10      	cmp	r3, #16
 8003ea8:	d00e      	beq.n	8003ec8 <UART_SetConfig+0x1d0>
 8003eaa:	e01b      	b.n	8003ee4 <UART_SetConfig+0x1ec>
 8003eac:	231b      	movs	r3, #27
 8003eae:	2220      	movs	r2, #32
 8003eb0:	189b      	adds	r3, r3, r2
 8003eb2:	19db      	adds	r3, r3, r7
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	701a      	strb	r2, [r3, #0]
 8003eb8:	e0e6      	b.n	8004088 <UART_SetConfig+0x390>
 8003eba:	231b      	movs	r3, #27
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	189b      	adds	r3, r3, r2
 8003ec0:	19db      	adds	r3, r3, r7
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	701a      	strb	r2, [r3, #0]
 8003ec6:	e0df      	b.n	8004088 <UART_SetConfig+0x390>
 8003ec8:	231b      	movs	r3, #27
 8003eca:	2220      	movs	r2, #32
 8003ecc:	189b      	adds	r3, r3, r2
 8003ece:	19db      	adds	r3, r3, r7
 8003ed0:	2204      	movs	r2, #4
 8003ed2:	701a      	strb	r2, [r3, #0]
 8003ed4:	e0d8      	b.n	8004088 <UART_SetConfig+0x390>
 8003ed6:	231b      	movs	r3, #27
 8003ed8:	2220      	movs	r2, #32
 8003eda:	189b      	adds	r3, r3, r2
 8003edc:	19db      	adds	r3, r3, r7
 8003ede:	2208      	movs	r2, #8
 8003ee0:	701a      	strb	r2, [r3, #0]
 8003ee2:	e0d1      	b.n	8004088 <UART_SetConfig+0x390>
 8003ee4:	231b      	movs	r3, #27
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	189b      	adds	r3, r3, r2
 8003eea:	19db      	adds	r3, r3, r7
 8003eec:	2210      	movs	r2, #16
 8003eee:	701a      	strb	r2, [r3, #0]
 8003ef0:	e0ca      	b.n	8004088 <UART_SetConfig+0x390>
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a57      	ldr	r2, [pc, #348]	; (8004054 <UART_SetConfig+0x35c>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d106      	bne.n	8003f0a <UART_SetConfig+0x212>
 8003efc:	231b      	movs	r3, #27
 8003efe:	2220      	movs	r2, #32
 8003f00:	189b      	adds	r3, r3, r2
 8003f02:	19db      	adds	r3, r3, r7
 8003f04:	2200      	movs	r2, #0
 8003f06:	701a      	strb	r2, [r3, #0]
 8003f08:	e0be      	b.n	8004088 <UART_SetConfig+0x390>
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a52      	ldr	r2, [pc, #328]	; (8004058 <UART_SetConfig+0x360>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d106      	bne.n	8003f22 <UART_SetConfig+0x22a>
 8003f14:	231b      	movs	r3, #27
 8003f16:	2220      	movs	r2, #32
 8003f18:	189b      	adds	r3, r3, r2
 8003f1a:	19db      	adds	r3, r3, r7
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	701a      	strb	r2, [r3, #0]
 8003f20:	e0b2      	b.n	8004088 <UART_SetConfig+0x390>
 8003f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a4d      	ldr	r2, [pc, #308]	; (800405c <UART_SetConfig+0x364>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d106      	bne.n	8003f3a <UART_SetConfig+0x242>
 8003f2c:	231b      	movs	r3, #27
 8003f2e:	2220      	movs	r2, #32
 8003f30:	189b      	adds	r3, r3, r2
 8003f32:	19db      	adds	r3, r3, r7
 8003f34:	2200      	movs	r2, #0
 8003f36:	701a      	strb	r2, [r3, #0]
 8003f38:	e0a6      	b.n	8004088 <UART_SetConfig+0x390>
 8003f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a3e      	ldr	r2, [pc, #248]	; (8004038 <UART_SetConfig+0x340>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d13e      	bne.n	8003fc2 <UART_SetConfig+0x2ca>
 8003f44:	4b40      	ldr	r3, [pc, #256]	; (8004048 <UART_SetConfig+0x350>)
 8003f46:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f48:	23c0      	movs	r3, #192	; 0xc0
 8003f4a:	011b      	lsls	r3, r3, #4
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	22c0      	movs	r2, #192	; 0xc0
 8003f50:	0112      	lsls	r2, r2, #4
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d027      	beq.n	8003fa6 <UART_SetConfig+0x2ae>
 8003f56:	22c0      	movs	r2, #192	; 0xc0
 8003f58:	0112      	lsls	r2, r2, #4
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d82a      	bhi.n	8003fb4 <UART_SetConfig+0x2bc>
 8003f5e:	2280      	movs	r2, #128	; 0x80
 8003f60:	0112      	lsls	r2, r2, #4
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d011      	beq.n	8003f8a <UART_SetConfig+0x292>
 8003f66:	2280      	movs	r2, #128	; 0x80
 8003f68:	0112      	lsls	r2, r2, #4
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d822      	bhi.n	8003fb4 <UART_SetConfig+0x2bc>
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d004      	beq.n	8003f7c <UART_SetConfig+0x284>
 8003f72:	2280      	movs	r2, #128	; 0x80
 8003f74:	00d2      	lsls	r2, r2, #3
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d00e      	beq.n	8003f98 <UART_SetConfig+0x2a0>
 8003f7a:	e01b      	b.n	8003fb4 <UART_SetConfig+0x2bc>
 8003f7c:	231b      	movs	r3, #27
 8003f7e:	2220      	movs	r2, #32
 8003f80:	189b      	adds	r3, r3, r2
 8003f82:	19db      	adds	r3, r3, r7
 8003f84:	2200      	movs	r2, #0
 8003f86:	701a      	strb	r2, [r3, #0]
 8003f88:	e07e      	b.n	8004088 <UART_SetConfig+0x390>
 8003f8a:	231b      	movs	r3, #27
 8003f8c:	2220      	movs	r2, #32
 8003f8e:	189b      	adds	r3, r3, r2
 8003f90:	19db      	adds	r3, r3, r7
 8003f92:	2202      	movs	r2, #2
 8003f94:	701a      	strb	r2, [r3, #0]
 8003f96:	e077      	b.n	8004088 <UART_SetConfig+0x390>
 8003f98:	231b      	movs	r3, #27
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	189b      	adds	r3, r3, r2
 8003f9e:	19db      	adds	r3, r3, r7
 8003fa0:	2204      	movs	r2, #4
 8003fa2:	701a      	strb	r2, [r3, #0]
 8003fa4:	e070      	b.n	8004088 <UART_SetConfig+0x390>
 8003fa6:	231b      	movs	r3, #27
 8003fa8:	2220      	movs	r2, #32
 8003faa:	189b      	adds	r3, r3, r2
 8003fac:	19db      	adds	r3, r3, r7
 8003fae:	2208      	movs	r2, #8
 8003fb0:	701a      	strb	r2, [r3, #0]
 8003fb2:	e069      	b.n	8004088 <UART_SetConfig+0x390>
 8003fb4:	231b      	movs	r3, #27
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	189b      	adds	r3, r3, r2
 8003fba:	19db      	adds	r3, r3, r7
 8003fbc:	2210      	movs	r2, #16
 8003fbe:	701a      	strb	r2, [r3, #0]
 8003fc0:	e062      	b.n	8004088 <UART_SetConfig+0x390>
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a1d      	ldr	r2, [pc, #116]	; (800403c <UART_SetConfig+0x344>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d157      	bne.n	800407c <UART_SetConfig+0x384>
 8003fcc:	4b1e      	ldr	r3, [pc, #120]	; (8004048 <UART_SetConfig+0x350>)
 8003fce:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003fd0:	23c0      	movs	r3, #192	; 0xc0
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	22c0      	movs	r2, #192	; 0xc0
 8003fd8:	0092      	lsls	r2, r2, #2
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d040      	beq.n	8004060 <UART_SetConfig+0x368>
 8003fde:	22c0      	movs	r2, #192	; 0xc0
 8003fe0:	0092      	lsls	r2, r2, #2
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d843      	bhi.n	800406e <UART_SetConfig+0x376>
 8003fe6:	2280      	movs	r2, #128	; 0x80
 8003fe8:	0092      	lsls	r2, r2, #2
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d011      	beq.n	8004012 <UART_SetConfig+0x31a>
 8003fee:	2280      	movs	r2, #128	; 0x80
 8003ff0:	0092      	lsls	r2, r2, #2
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d83b      	bhi.n	800406e <UART_SetConfig+0x376>
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d004      	beq.n	8004004 <UART_SetConfig+0x30c>
 8003ffa:	2280      	movs	r2, #128	; 0x80
 8003ffc:	0052      	lsls	r2, r2, #1
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d00e      	beq.n	8004020 <UART_SetConfig+0x328>
 8004002:	e034      	b.n	800406e <UART_SetConfig+0x376>
 8004004:	231b      	movs	r3, #27
 8004006:	2220      	movs	r2, #32
 8004008:	189b      	adds	r3, r3, r2
 800400a:	19db      	adds	r3, r3, r7
 800400c:	2200      	movs	r2, #0
 800400e:	701a      	strb	r2, [r3, #0]
 8004010:	e03a      	b.n	8004088 <UART_SetConfig+0x390>
 8004012:	231b      	movs	r3, #27
 8004014:	2220      	movs	r2, #32
 8004016:	189b      	adds	r3, r3, r2
 8004018:	19db      	adds	r3, r3, r7
 800401a:	2202      	movs	r2, #2
 800401c:	701a      	strb	r2, [r3, #0]
 800401e:	e033      	b.n	8004088 <UART_SetConfig+0x390>
 8004020:	231b      	movs	r3, #27
 8004022:	2220      	movs	r2, #32
 8004024:	189b      	adds	r3, r3, r2
 8004026:	19db      	adds	r3, r3, r7
 8004028:	2204      	movs	r2, #4
 800402a:	701a      	strb	r2, [r3, #0]
 800402c:	e02c      	b.n	8004088 <UART_SetConfig+0x390>
 800402e:	46c0      	nop			; (mov r8, r8)
 8004030:	cfff69f3 	.word	0xcfff69f3
 8004034:	ffffcfff 	.word	0xffffcfff
 8004038:	40008000 	.word	0x40008000
 800403c:	40008400 	.word	0x40008400
 8004040:	11fff4ff 	.word	0x11fff4ff
 8004044:	40013800 	.word	0x40013800
 8004048:	40021000 	.word	0x40021000
 800404c:	40004400 	.word	0x40004400
 8004050:	40004800 	.word	0x40004800
 8004054:	40004c00 	.word	0x40004c00
 8004058:	40005000 	.word	0x40005000
 800405c:	40013c00 	.word	0x40013c00
 8004060:	231b      	movs	r3, #27
 8004062:	2220      	movs	r2, #32
 8004064:	189b      	adds	r3, r3, r2
 8004066:	19db      	adds	r3, r3, r7
 8004068:	2208      	movs	r2, #8
 800406a:	701a      	strb	r2, [r3, #0]
 800406c:	e00c      	b.n	8004088 <UART_SetConfig+0x390>
 800406e:	231b      	movs	r3, #27
 8004070:	2220      	movs	r2, #32
 8004072:	189b      	adds	r3, r3, r2
 8004074:	19db      	adds	r3, r3, r7
 8004076:	2210      	movs	r2, #16
 8004078:	701a      	strb	r2, [r3, #0]
 800407a:	e005      	b.n	8004088 <UART_SetConfig+0x390>
 800407c:	231b      	movs	r3, #27
 800407e:	2220      	movs	r2, #32
 8004080:	189b      	adds	r3, r3, r2
 8004082:	19db      	adds	r3, r3, r7
 8004084:	2210      	movs	r2, #16
 8004086:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4ac1      	ldr	r2, [pc, #772]	; (8004394 <UART_SetConfig+0x69c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d005      	beq.n	800409e <UART_SetConfig+0x3a6>
 8004092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4ac0      	ldr	r2, [pc, #768]	; (8004398 <UART_SetConfig+0x6a0>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d000      	beq.n	800409e <UART_SetConfig+0x3a6>
 800409c:	e093      	b.n	80041c6 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800409e:	231b      	movs	r3, #27
 80040a0:	2220      	movs	r2, #32
 80040a2:	189b      	adds	r3, r3, r2
 80040a4:	19db      	adds	r3, r3, r7
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	2b08      	cmp	r3, #8
 80040aa:	d015      	beq.n	80040d8 <UART_SetConfig+0x3e0>
 80040ac:	dc18      	bgt.n	80040e0 <UART_SetConfig+0x3e8>
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	d00d      	beq.n	80040ce <UART_SetConfig+0x3d6>
 80040b2:	dc15      	bgt.n	80040e0 <UART_SetConfig+0x3e8>
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <UART_SetConfig+0x3c6>
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d005      	beq.n	80040c8 <UART_SetConfig+0x3d0>
 80040bc:	e010      	b.n	80040e0 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040be:	f7ff f8a9 	bl	8003214 <HAL_RCC_GetPCLK1Freq>
 80040c2:	0003      	movs	r3, r0
 80040c4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040c6:	e014      	b.n	80040f2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040c8:	4bb4      	ldr	r3, [pc, #720]	; (800439c <UART_SetConfig+0x6a4>)
 80040ca:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040cc:	e011      	b.n	80040f2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ce:	f7ff f815 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80040d2:	0003      	movs	r3, r0
 80040d4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040d6:	e00c      	b.n	80040f2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040d8:	2380      	movs	r3, #128	; 0x80
 80040da:	021b      	lsls	r3, r3, #8
 80040dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040de:	e008      	b.n	80040f2 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80040e0:	2300      	movs	r3, #0
 80040e2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80040e4:	231a      	movs	r3, #26
 80040e6:	2220      	movs	r2, #32
 80040e8:	189b      	adds	r3, r3, r2
 80040ea:	19db      	adds	r3, r3, r7
 80040ec:	2201      	movs	r2, #1
 80040ee:	701a      	strb	r2, [r3, #0]
        break;
 80040f0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80040f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d100      	bne.n	80040fa <UART_SetConfig+0x402>
 80040f8:	e135      	b.n	8004366 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80040fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040fe:	4ba8      	ldr	r3, [pc, #672]	; (80043a0 <UART_SetConfig+0x6a8>)
 8004100:	0052      	lsls	r2, r2, #1
 8004102:	5ad3      	ldrh	r3, [r2, r3]
 8004104:	0019      	movs	r1, r3
 8004106:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004108:	f7fb fffc 	bl	8000104 <__udivsi3>
 800410c:	0003      	movs	r3, r0
 800410e:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	0013      	movs	r3, r2
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	189b      	adds	r3, r3, r2
 800411a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800411c:	429a      	cmp	r2, r3
 800411e:	d305      	bcc.n	800412c <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004126:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004128:	429a      	cmp	r2, r3
 800412a:	d906      	bls.n	800413a <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800412c:	231a      	movs	r3, #26
 800412e:	2220      	movs	r2, #32
 8004130:	189b      	adds	r3, r3, r2
 8004132:	19db      	adds	r3, r3, r7
 8004134:	2201      	movs	r2, #1
 8004136:	701a      	strb	r2, [r3, #0]
 8004138:	e044      	b.n	80041c4 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800413a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800413c:	61bb      	str	r3, [r7, #24]
 800413e:	2300      	movs	r3, #0
 8004140:	61fb      	str	r3, [r7, #28]
 8004142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004144:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004146:	4b96      	ldr	r3, [pc, #600]	; (80043a0 <UART_SetConfig+0x6a8>)
 8004148:	0052      	lsls	r2, r2, #1
 800414a:	5ad3      	ldrh	r3, [r2, r3]
 800414c:	613b      	str	r3, [r7, #16]
 800414e:	2300      	movs	r3, #0
 8004150:	617b      	str	r3, [r7, #20]
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	69b8      	ldr	r0, [r7, #24]
 8004158:	69f9      	ldr	r1, [r7, #28]
 800415a:	f7fc f949 	bl	80003f0 <__aeabi_uldivmod>
 800415e:	0002      	movs	r2, r0
 8004160:	000b      	movs	r3, r1
 8004162:	0e11      	lsrs	r1, r2, #24
 8004164:	021d      	lsls	r5, r3, #8
 8004166:	430d      	orrs	r5, r1
 8004168:	0214      	lsls	r4, r2, #8
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	085b      	lsrs	r3, r3, #1
 8004170:	60bb      	str	r3, [r7, #8]
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	68b8      	ldr	r0, [r7, #8]
 8004178:	68f9      	ldr	r1, [r7, #12]
 800417a:	1900      	adds	r0, r0, r4
 800417c:	4169      	adcs	r1, r5
 800417e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	603b      	str	r3, [r7, #0]
 8004184:	2300      	movs	r3, #0
 8004186:	607b      	str	r3, [r7, #4]
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f7fc f930 	bl	80003f0 <__aeabi_uldivmod>
 8004190:	0002      	movs	r2, r0
 8004192:	000b      	movs	r3, r1
 8004194:	0013      	movs	r3, r2
 8004196:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800419a:	23c0      	movs	r3, #192	; 0xc0
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	429a      	cmp	r2, r3
 80041a0:	d309      	bcc.n	80041b6 <UART_SetConfig+0x4be>
 80041a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041a4:	2380      	movs	r3, #128	; 0x80
 80041a6:	035b      	lsls	r3, r3, #13
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d204      	bcs.n	80041b6 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80041ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041b2:	60da      	str	r2, [r3, #12]
 80041b4:	e006      	b.n	80041c4 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80041b6:	231a      	movs	r3, #26
 80041b8:	2220      	movs	r2, #32
 80041ba:	189b      	adds	r3, r3, r2
 80041bc:	19db      	adds	r3, r3, r7
 80041be:	2201      	movs	r2, #1
 80041c0:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80041c2:	e0d0      	b.n	8004366 <UART_SetConfig+0x66e>
 80041c4:	e0cf      	b.n	8004366 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c8:	69da      	ldr	r2, [r3, #28]
 80041ca:	2380      	movs	r3, #128	; 0x80
 80041cc:	021b      	lsls	r3, r3, #8
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d000      	beq.n	80041d4 <UART_SetConfig+0x4dc>
 80041d2:	e070      	b.n	80042b6 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80041d4:	231b      	movs	r3, #27
 80041d6:	2220      	movs	r2, #32
 80041d8:	189b      	adds	r3, r3, r2
 80041da:	19db      	adds	r3, r3, r7
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d015      	beq.n	800420e <UART_SetConfig+0x516>
 80041e2:	dc18      	bgt.n	8004216 <UART_SetConfig+0x51e>
 80041e4:	2b04      	cmp	r3, #4
 80041e6:	d00d      	beq.n	8004204 <UART_SetConfig+0x50c>
 80041e8:	dc15      	bgt.n	8004216 <UART_SetConfig+0x51e>
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <UART_SetConfig+0x4fc>
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d005      	beq.n	80041fe <UART_SetConfig+0x506>
 80041f2:	e010      	b.n	8004216 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041f4:	f7ff f80e 	bl	8003214 <HAL_RCC_GetPCLK1Freq>
 80041f8:	0003      	movs	r3, r0
 80041fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80041fc:	e014      	b.n	8004228 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041fe:	4b67      	ldr	r3, [pc, #412]	; (800439c <UART_SetConfig+0x6a4>)
 8004200:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004202:	e011      	b.n	8004228 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004204:	f7fe ff7a 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 8004208:	0003      	movs	r3, r0
 800420a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800420c:	e00c      	b.n	8004228 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800420e:	2380      	movs	r3, #128	; 0x80
 8004210:	021b      	lsls	r3, r3, #8
 8004212:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004214:	e008      	b.n	8004228 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8004216:	2300      	movs	r3, #0
 8004218:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800421a:	231a      	movs	r3, #26
 800421c:	2220      	movs	r2, #32
 800421e:	189b      	adds	r3, r3, r2
 8004220:	19db      	adds	r3, r3, r7
 8004222:	2201      	movs	r2, #1
 8004224:	701a      	strb	r2, [r3, #0]
        break;
 8004226:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004228:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800422a:	2b00      	cmp	r3, #0
 800422c:	d100      	bne.n	8004230 <UART_SetConfig+0x538>
 800422e:	e09a      	b.n	8004366 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004232:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004234:	4b5a      	ldr	r3, [pc, #360]	; (80043a0 <UART_SetConfig+0x6a8>)
 8004236:	0052      	lsls	r2, r2, #1
 8004238:	5ad3      	ldrh	r3, [r2, r3]
 800423a:	0019      	movs	r1, r3
 800423c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800423e:	f7fb ff61 	bl	8000104 <__udivsi3>
 8004242:	0003      	movs	r3, r0
 8004244:	005a      	lsls	r2, r3, #1
 8004246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	085b      	lsrs	r3, r3, #1
 800424c:	18d2      	adds	r2, r2, r3
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	0019      	movs	r1, r3
 8004254:	0010      	movs	r0, r2
 8004256:	f7fb ff55 	bl	8000104 <__udivsi3>
 800425a:	0003      	movs	r3, r0
 800425c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800425e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004260:	2b0f      	cmp	r3, #15
 8004262:	d921      	bls.n	80042a8 <UART_SetConfig+0x5b0>
 8004264:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004266:	2380      	movs	r3, #128	; 0x80
 8004268:	025b      	lsls	r3, r3, #9
 800426a:	429a      	cmp	r2, r3
 800426c:	d21c      	bcs.n	80042a8 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800426e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004270:	b29a      	uxth	r2, r3
 8004272:	200e      	movs	r0, #14
 8004274:	2420      	movs	r4, #32
 8004276:	1903      	adds	r3, r0, r4
 8004278:	19db      	adds	r3, r3, r7
 800427a:	210f      	movs	r1, #15
 800427c:	438a      	bics	r2, r1
 800427e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004282:	085b      	lsrs	r3, r3, #1
 8004284:	b29b      	uxth	r3, r3
 8004286:	2207      	movs	r2, #7
 8004288:	4013      	ands	r3, r2
 800428a:	b299      	uxth	r1, r3
 800428c:	1903      	adds	r3, r0, r4
 800428e:	19db      	adds	r3, r3, r7
 8004290:	1902      	adds	r2, r0, r4
 8004292:	19d2      	adds	r2, r2, r7
 8004294:	8812      	ldrh	r2, [r2, #0]
 8004296:	430a      	orrs	r2, r1
 8004298:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	1902      	adds	r2, r0, r4
 80042a0:	19d2      	adds	r2, r2, r7
 80042a2:	8812      	ldrh	r2, [r2, #0]
 80042a4:	60da      	str	r2, [r3, #12]
 80042a6:	e05e      	b.n	8004366 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80042a8:	231a      	movs	r3, #26
 80042aa:	2220      	movs	r2, #32
 80042ac:	189b      	adds	r3, r3, r2
 80042ae:	19db      	adds	r3, r3, r7
 80042b0:	2201      	movs	r2, #1
 80042b2:	701a      	strb	r2, [r3, #0]
 80042b4:	e057      	b.n	8004366 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80042b6:	231b      	movs	r3, #27
 80042b8:	2220      	movs	r2, #32
 80042ba:	189b      	adds	r3, r3, r2
 80042bc:	19db      	adds	r3, r3, r7
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	d015      	beq.n	80042f0 <UART_SetConfig+0x5f8>
 80042c4:	dc18      	bgt.n	80042f8 <UART_SetConfig+0x600>
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d00d      	beq.n	80042e6 <UART_SetConfig+0x5ee>
 80042ca:	dc15      	bgt.n	80042f8 <UART_SetConfig+0x600>
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <UART_SetConfig+0x5de>
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d005      	beq.n	80042e0 <UART_SetConfig+0x5e8>
 80042d4:	e010      	b.n	80042f8 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042d6:	f7fe ff9d 	bl	8003214 <HAL_RCC_GetPCLK1Freq>
 80042da:	0003      	movs	r3, r0
 80042dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042de:	e014      	b.n	800430a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042e0:	4b2e      	ldr	r3, [pc, #184]	; (800439c <UART_SetConfig+0x6a4>)
 80042e2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042e4:	e011      	b.n	800430a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042e6:	f7fe ff09 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80042ea:	0003      	movs	r3, r0
 80042ec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042ee:	e00c      	b.n	800430a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042f0:	2380      	movs	r3, #128	; 0x80
 80042f2:	021b      	lsls	r3, r3, #8
 80042f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042f6:	e008      	b.n	800430a <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80042fc:	231a      	movs	r3, #26
 80042fe:	2220      	movs	r2, #32
 8004300:	189b      	adds	r3, r3, r2
 8004302:	19db      	adds	r3, r3, r7
 8004304:	2201      	movs	r2, #1
 8004306:	701a      	strb	r2, [r3, #0]
        break;
 8004308:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800430a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800430c:	2b00      	cmp	r3, #0
 800430e:	d02a      	beq.n	8004366 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004312:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004314:	4b22      	ldr	r3, [pc, #136]	; (80043a0 <UART_SetConfig+0x6a8>)
 8004316:	0052      	lsls	r2, r2, #1
 8004318:	5ad3      	ldrh	r3, [r2, r3]
 800431a:	0019      	movs	r1, r3
 800431c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800431e:	f7fb fef1 	bl	8000104 <__udivsi3>
 8004322:	0003      	movs	r3, r0
 8004324:	001a      	movs	r2, r3
 8004326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	085b      	lsrs	r3, r3, #1
 800432c:	18d2      	adds	r2, r2, r3
 800432e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	0019      	movs	r1, r3
 8004334:	0010      	movs	r0, r2
 8004336:	f7fb fee5 	bl	8000104 <__udivsi3>
 800433a:	0003      	movs	r3, r0
 800433c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800433e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004340:	2b0f      	cmp	r3, #15
 8004342:	d90a      	bls.n	800435a <UART_SetConfig+0x662>
 8004344:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004346:	2380      	movs	r3, #128	; 0x80
 8004348:	025b      	lsls	r3, r3, #9
 800434a:	429a      	cmp	r2, r3
 800434c:	d205      	bcs.n	800435a <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800434e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004350:	b29a      	uxth	r2, r3
 8004352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	60da      	str	r2, [r3, #12]
 8004358:	e005      	b.n	8004366 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800435a:	231a      	movs	r3, #26
 800435c:	2220      	movs	r2, #32
 800435e:	189b      	adds	r3, r3, r2
 8004360:	19db      	adds	r3, r3, r7
 8004362:	2201      	movs	r2, #1
 8004364:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004368:	226a      	movs	r2, #106	; 0x6a
 800436a:	2101      	movs	r1, #1
 800436c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800436e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004370:	2268      	movs	r2, #104	; 0x68
 8004372:	2101      	movs	r1, #1
 8004374:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004378:	2200      	movs	r2, #0
 800437a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	2200      	movs	r2, #0
 8004380:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004382:	231a      	movs	r3, #26
 8004384:	2220      	movs	r2, #32
 8004386:	189b      	adds	r3, r3, r2
 8004388:	19db      	adds	r3, r3, r7
 800438a:	781b      	ldrb	r3, [r3, #0]
}
 800438c:	0018      	movs	r0, r3
 800438e:	46bd      	mov	sp, r7
 8004390:	b010      	add	sp, #64	; 0x40
 8004392:	bdb0      	pop	{r4, r5, r7, pc}
 8004394:	40008000 	.word	0x40008000
 8004398:	40008400 	.word	0x40008400
 800439c:	00f42400 	.word	0x00f42400
 80043a0:	08004d38 	.word	0x08004d38

080043a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b0:	2201      	movs	r2, #1
 80043b2:	4013      	ands	r3, r2
 80043b4:	d00b      	beq.n	80043ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	4a4a      	ldr	r2, [pc, #296]	; (80044e8 <UART_AdvFeatureConfig+0x144>)
 80043be:	4013      	ands	r3, r2
 80043c0:	0019      	movs	r1, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d2:	2202      	movs	r2, #2
 80043d4:	4013      	ands	r3, r2
 80043d6:	d00b      	beq.n	80043f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	4a43      	ldr	r2, [pc, #268]	; (80044ec <UART_AdvFeatureConfig+0x148>)
 80043e0:	4013      	ands	r3, r2
 80043e2:	0019      	movs	r1, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	430a      	orrs	r2, r1
 80043ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f4:	2204      	movs	r2, #4
 80043f6:	4013      	ands	r3, r2
 80043f8:	d00b      	beq.n	8004412 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	4a3b      	ldr	r2, [pc, #236]	; (80044f0 <UART_AdvFeatureConfig+0x14c>)
 8004402:	4013      	ands	r3, r2
 8004404:	0019      	movs	r1, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	430a      	orrs	r2, r1
 8004410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004416:	2208      	movs	r2, #8
 8004418:	4013      	ands	r3, r2
 800441a:	d00b      	beq.n	8004434 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	4a34      	ldr	r2, [pc, #208]	; (80044f4 <UART_AdvFeatureConfig+0x150>)
 8004424:	4013      	ands	r3, r2
 8004426:	0019      	movs	r1, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	430a      	orrs	r2, r1
 8004432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004438:	2210      	movs	r2, #16
 800443a:	4013      	ands	r3, r2
 800443c:	d00b      	beq.n	8004456 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	4a2c      	ldr	r2, [pc, #176]	; (80044f8 <UART_AdvFeatureConfig+0x154>)
 8004446:	4013      	ands	r3, r2
 8004448:	0019      	movs	r1, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	430a      	orrs	r2, r1
 8004454:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800445a:	2220      	movs	r2, #32
 800445c:	4013      	ands	r3, r2
 800445e:	d00b      	beq.n	8004478 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	4a25      	ldr	r2, [pc, #148]	; (80044fc <UART_AdvFeatureConfig+0x158>)
 8004468:	4013      	ands	r3, r2
 800446a:	0019      	movs	r1, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	430a      	orrs	r2, r1
 8004476:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800447c:	2240      	movs	r2, #64	; 0x40
 800447e:	4013      	ands	r3, r2
 8004480:	d01d      	beq.n	80044be <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	4a1d      	ldr	r2, [pc, #116]	; (8004500 <UART_AdvFeatureConfig+0x15c>)
 800448a:	4013      	ands	r3, r2
 800448c:	0019      	movs	r1, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	430a      	orrs	r2, r1
 8004498:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800449e:	2380      	movs	r3, #128	; 0x80
 80044a0:	035b      	lsls	r3, r3, #13
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d10b      	bne.n	80044be <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	4a15      	ldr	r2, [pc, #84]	; (8004504 <UART_AdvFeatureConfig+0x160>)
 80044ae:	4013      	ands	r3, r2
 80044b0:	0019      	movs	r1, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c2:	2280      	movs	r2, #128	; 0x80
 80044c4:	4013      	ands	r3, r2
 80044c6:	d00b      	beq.n	80044e0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	4a0e      	ldr	r2, [pc, #56]	; (8004508 <UART_AdvFeatureConfig+0x164>)
 80044d0:	4013      	ands	r3, r2
 80044d2:	0019      	movs	r1, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	430a      	orrs	r2, r1
 80044de:	605a      	str	r2, [r3, #4]
  }
}
 80044e0:	46c0      	nop			; (mov r8, r8)
 80044e2:	46bd      	mov	sp, r7
 80044e4:	b002      	add	sp, #8
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	fffdffff 	.word	0xfffdffff
 80044ec:	fffeffff 	.word	0xfffeffff
 80044f0:	fffbffff 	.word	0xfffbffff
 80044f4:	ffff7fff 	.word	0xffff7fff
 80044f8:	ffffefff 	.word	0xffffefff
 80044fc:	ffffdfff 	.word	0xffffdfff
 8004500:	ffefffff 	.word	0xffefffff
 8004504:	ff9fffff 	.word	0xff9fffff
 8004508:	fff7ffff 	.word	0xfff7ffff

0800450c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af02      	add	r7, sp, #8
 8004512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2290      	movs	r2, #144	; 0x90
 8004518:	2100      	movs	r1, #0
 800451a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800451c:	f7fc ff5a 	bl	80013d4 <HAL_GetTick>
 8004520:	0003      	movs	r3, r0
 8004522:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2208      	movs	r2, #8
 800452c:	4013      	ands	r3, r2
 800452e:	2b08      	cmp	r3, #8
 8004530:	d10c      	bne.n	800454c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2280      	movs	r2, #128	; 0x80
 8004536:	0391      	lsls	r1, r2, #14
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	4a1a      	ldr	r2, [pc, #104]	; (80045a4 <UART_CheckIdleState+0x98>)
 800453c:	9200      	str	r2, [sp, #0]
 800453e:	2200      	movs	r2, #0
 8004540:	f000 f832 	bl	80045a8 <UART_WaitOnFlagUntilTimeout>
 8004544:	1e03      	subs	r3, r0, #0
 8004546:	d001      	beq.n	800454c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e026      	b.n	800459a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2204      	movs	r2, #4
 8004554:	4013      	ands	r3, r2
 8004556:	2b04      	cmp	r3, #4
 8004558:	d10c      	bne.n	8004574 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2280      	movs	r2, #128	; 0x80
 800455e:	03d1      	lsls	r1, r2, #15
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	4a10      	ldr	r2, [pc, #64]	; (80045a4 <UART_CheckIdleState+0x98>)
 8004564:	9200      	str	r2, [sp, #0]
 8004566:	2200      	movs	r2, #0
 8004568:	f000 f81e 	bl	80045a8 <UART_WaitOnFlagUntilTimeout>
 800456c:	1e03      	subs	r3, r0, #0
 800456e:	d001      	beq.n	8004574 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e012      	b.n	800459a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2288      	movs	r2, #136	; 0x88
 8004578:	2120      	movs	r1, #32
 800457a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	228c      	movs	r2, #140	; 0x8c
 8004580:	2120      	movs	r1, #32
 8004582:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2284      	movs	r2, #132	; 0x84
 8004594:	2100      	movs	r1, #0
 8004596:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	0018      	movs	r0, r3
 800459c:	46bd      	mov	sp, r7
 800459e:	b004      	add	sp, #16
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	46c0      	nop			; (mov r8, r8)
 80045a4:	01ffffff 	.word	0x01ffffff

080045a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b094      	sub	sp, #80	; 0x50
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	603b      	str	r3, [r7, #0]
 80045b4:	1dfb      	adds	r3, r7, #7
 80045b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045b8:	e0a7      	b.n	800470a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80045bc:	3301      	adds	r3, #1
 80045be:	d100      	bne.n	80045c2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80045c0:	e0a3      	b.n	800470a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045c2:	f7fc ff07 	bl	80013d4 <HAL_GetTick>
 80045c6:	0002      	movs	r2, r0
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d302      	bcc.n	80045d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80045d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d13f      	bne.n	8004658 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045d8:	f3ef 8310 	mrs	r3, PRIMASK
 80045dc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80045de:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80045e0:	647b      	str	r3, [r7, #68]	; 0x44
 80045e2:	2301      	movs	r3, #1
 80045e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e8:	f383 8810 	msr	PRIMASK, r3
}
 80045ec:	46c0      	nop			; (mov r8, r8)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	494e      	ldr	r1, [pc, #312]	; (8004734 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80045fa:	400a      	ands	r2, r1
 80045fc:	601a      	str	r2, [r3, #0]
 80045fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004600:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004604:	f383 8810 	msr	PRIMASK, r3
}
 8004608:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800460a:	f3ef 8310 	mrs	r3, PRIMASK
 800460e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004612:	643b      	str	r3, [r7, #64]	; 0x40
 8004614:	2301      	movs	r3, #1
 8004616:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800461a:	f383 8810 	msr	PRIMASK, r3
}
 800461e:	46c0      	nop			; (mov r8, r8)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689a      	ldr	r2, [r3, #8]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2101      	movs	r1, #1
 800462c:	438a      	bics	r2, r1
 800462e:	609a      	str	r2, [r3, #8]
 8004630:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004632:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004636:	f383 8810 	msr	PRIMASK, r3
}
 800463a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2288      	movs	r2, #136	; 0x88
 8004640:	2120      	movs	r1, #32
 8004642:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	228c      	movs	r2, #140	; 0x8c
 8004648:	2120      	movs	r1, #32
 800464a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2284      	movs	r2, #132	; 0x84
 8004650:	2100      	movs	r1, #0
 8004652:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e069      	b.n	800472c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2204      	movs	r2, #4
 8004660:	4013      	ands	r3, r2
 8004662:	d052      	beq.n	800470a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	69da      	ldr	r2, [r3, #28]
 800466a:	2380      	movs	r3, #128	; 0x80
 800466c:	011b      	lsls	r3, r3, #4
 800466e:	401a      	ands	r2, r3
 8004670:	2380      	movs	r3, #128	; 0x80
 8004672:	011b      	lsls	r3, r3, #4
 8004674:	429a      	cmp	r2, r3
 8004676:	d148      	bne.n	800470a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2280      	movs	r2, #128	; 0x80
 800467e:	0112      	lsls	r2, r2, #4
 8004680:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004682:	f3ef 8310 	mrs	r3, PRIMASK
 8004686:	613b      	str	r3, [r7, #16]
  return(result);
 8004688:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800468a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800468c:	2301      	movs	r3, #1
 800468e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f383 8810 	msr	PRIMASK, r3
}
 8004696:	46c0      	nop			; (mov r8, r8)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4924      	ldr	r1, [pc, #144]	; (8004734 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80046a4:	400a      	ands	r2, r1
 80046a6:	601a      	str	r2, [r3, #0]
 80046a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046aa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	f383 8810 	msr	PRIMASK, r3
}
 80046b2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046b4:	f3ef 8310 	mrs	r3, PRIMASK
 80046b8:	61fb      	str	r3, [r7, #28]
  return(result);
 80046ba:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046bc:	64bb      	str	r3, [r7, #72]	; 0x48
 80046be:	2301      	movs	r3, #1
 80046c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c2:	6a3b      	ldr	r3, [r7, #32]
 80046c4:	f383 8810 	msr	PRIMASK, r3
}
 80046c8:	46c0      	nop			; (mov r8, r8)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2101      	movs	r1, #1
 80046d6:	438a      	bics	r2, r1
 80046d8:	609a      	str	r2, [r3, #8]
 80046da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80046dc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e0:	f383 8810 	msr	PRIMASK, r3
}
 80046e4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2288      	movs	r2, #136	; 0x88
 80046ea:	2120      	movs	r1, #32
 80046ec:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	228c      	movs	r2, #140	; 0x8c
 80046f2:	2120      	movs	r1, #32
 80046f4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2290      	movs	r2, #144	; 0x90
 80046fa:	2120      	movs	r1, #32
 80046fc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2284      	movs	r2, #132	; 0x84
 8004702:	2100      	movs	r1, #0
 8004704:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e010      	b.n	800472c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	69db      	ldr	r3, [r3, #28]
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	4013      	ands	r3, r2
 8004714:	68ba      	ldr	r2, [r7, #8]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	425a      	negs	r2, r3
 800471a:	4153      	adcs	r3, r2
 800471c:	b2db      	uxtb	r3, r3
 800471e:	001a      	movs	r2, r3
 8004720:	1dfb      	adds	r3, r7, #7
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	429a      	cmp	r2, r3
 8004726:	d100      	bne.n	800472a <UART_WaitOnFlagUntilTimeout+0x182>
 8004728:	e747      	b.n	80045ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	0018      	movs	r0, r3
 800472e:	46bd      	mov	sp, r7
 8004730:	b014      	add	sp, #80	; 0x50
 8004732:	bd80      	pop	{r7, pc}
 8004734:	fffffe5f 	.word	0xfffffe5f

08004738 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2284      	movs	r2, #132	; 0x84
 8004744:	5c9b      	ldrb	r3, [r3, r2]
 8004746:	2b01      	cmp	r3, #1
 8004748:	d101      	bne.n	800474e <HAL_UARTEx_DisableFifoMode+0x16>
 800474a:	2302      	movs	r3, #2
 800474c:	e027      	b.n	800479e <HAL_UARTEx_DisableFifoMode+0x66>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2284      	movs	r2, #132	; 0x84
 8004752:	2101      	movs	r1, #1
 8004754:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2288      	movs	r2, #136	; 0x88
 800475a:	2124      	movs	r1, #36	; 0x24
 800475c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2101      	movs	r1, #1
 8004772:	438a      	bics	r2, r1
 8004774:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4a0b      	ldr	r2, [pc, #44]	; (80047a8 <HAL_UARTEx_DisableFifoMode+0x70>)
 800477a:	4013      	ands	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2288      	movs	r2, #136	; 0x88
 8004790:	2120      	movs	r1, #32
 8004792:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2284      	movs	r2, #132	; 0x84
 8004798:	2100      	movs	r1, #0
 800479a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	0018      	movs	r0, r3
 80047a0:	46bd      	mov	sp, r7
 80047a2:	b004      	add	sp, #16
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	46c0      	nop			; (mov r8, r8)
 80047a8:	dfffffff 	.word	0xdfffffff

080047ac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2284      	movs	r2, #132	; 0x84
 80047ba:	5c9b      	ldrb	r3, [r3, r2]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d101      	bne.n	80047c4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80047c0:	2302      	movs	r3, #2
 80047c2:	e02e      	b.n	8004822 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2284      	movs	r2, #132	; 0x84
 80047c8:	2101      	movs	r1, #1
 80047ca:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2288      	movs	r2, #136	; 0x88
 80047d0:	2124      	movs	r1, #36	; 0x24
 80047d2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2101      	movs	r1, #1
 80047e8:	438a      	bics	r2, r1
 80047ea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	08d9      	lsrs	r1, r3, #3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	683a      	ldr	r2, [r7, #0]
 80047fc:	430a      	orrs	r2, r1
 80047fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	0018      	movs	r0, r3
 8004804:	f000 f854 	bl	80048b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2288      	movs	r2, #136	; 0x88
 8004814:	2120      	movs	r1, #32
 8004816:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2284      	movs	r2, #132	; 0x84
 800481c:	2100      	movs	r1, #0
 800481e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	0018      	movs	r0, r3
 8004824:	46bd      	mov	sp, r7
 8004826:	b004      	add	sp, #16
 8004828:	bd80      	pop	{r7, pc}
	...

0800482c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2284      	movs	r2, #132	; 0x84
 800483a:	5c9b      	ldrb	r3, [r3, r2]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d101      	bne.n	8004844 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004840:	2302      	movs	r3, #2
 8004842:	e02f      	b.n	80048a4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2284      	movs	r2, #132	; 0x84
 8004848:	2101      	movs	r1, #1
 800484a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2288      	movs	r2, #136	; 0x88
 8004850:	2124      	movs	r1, #36	; 0x24
 8004852:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2101      	movs	r1, #1
 8004868:	438a      	bics	r2, r1
 800486a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	4a0e      	ldr	r2, [pc, #56]	; (80048ac <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004874:	4013      	ands	r3, r2
 8004876:	0019      	movs	r1, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	430a      	orrs	r2, r1
 8004880:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	0018      	movs	r0, r3
 8004886:	f000 f813 	bl	80048b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2288      	movs	r2, #136	; 0x88
 8004896:	2120      	movs	r1, #32
 8004898:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2284      	movs	r2, #132	; 0x84
 800489e:	2100      	movs	r1, #0
 80048a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	0018      	movs	r0, r3
 80048a6:	46bd      	mov	sp, r7
 80048a8:	b004      	add	sp, #16
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	f1ffffff 	.word	0xf1ffffff

080048b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80048b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d108      	bne.n	80048d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	226a      	movs	r2, #106	; 0x6a
 80048c4:	2101      	movs	r1, #1
 80048c6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2268      	movs	r2, #104	; 0x68
 80048cc:	2101      	movs	r1, #1
 80048ce:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80048d0:	e043      	b.n	800495a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80048d2:	260f      	movs	r6, #15
 80048d4:	19bb      	adds	r3, r7, r6
 80048d6:	2208      	movs	r2, #8
 80048d8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80048da:	200e      	movs	r0, #14
 80048dc:	183b      	adds	r3, r7, r0
 80048de:	2208      	movs	r2, #8
 80048e0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	0e5b      	lsrs	r3, r3, #25
 80048ea:	b2da      	uxtb	r2, r3
 80048ec:	240d      	movs	r4, #13
 80048ee:	193b      	adds	r3, r7, r4
 80048f0:	2107      	movs	r1, #7
 80048f2:	400a      	ands	r2, r1
 80048f4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	0f5b      	lsrs	r3, r3, #29
 80048fe:	b2da      	uxtb	r2, r3
 8004900:	250c      	movs	r5, #12
 8004902:	197b      	adds	r3, r7, r5
 8004904:	2107      	movs	r1, #7
 8004906:	400a      	ands	r2, r1
 8004908:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800490a:	183b      	adds	r3, r7, r0
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	197a      	adds	r2, r7, r5
 8004910:	7812      	ldrb	r2, [r2, #0]
 8004912:	4914      	ldr	r1, [pc, #80]	; (8004964 <UARTEx_SetNbDataToProcess+0xb4>)
 8004914:	5c8a      	ldrb	r2, [r1, r2]
 8004916:	435a      	muls	r2, r3
 8004918:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800491a:	197b      	adds	r3, r7, r5
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	4a12      	ldr	r2, [pc, #72]	; (8004968 <UARTEx_SetNbDataToProcess+0xb8>)
 8004920:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004922:	0019      	movs	r1, r3
 8004924:	f7fb fc78 	bl	8000218 <__divsi3>
 8004928:	0003      	movs	r3, r0
 800492a:	b299      	uxth	r1, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	226a      	movs	r2, #106	; 0x6a
 8004930:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004932:	19bb      	adds	r3, r7, r6
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	193a      	adds	r2, r7, r4
 8004938:	7812      	ldrb	r2, [r2, #0]
 800493a:	490a      	ldr	r1, [pc, #40]	; (8004964 <UARTEx_SetNbDataToProcess+0xb4>)
 800493c:	5c8a      	ldrb	r2, [r1, r2]
 800493e:	435a      	muls	r2, r3
 8004940:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004942:	193b      	adds	r3, r7, r4
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	4a08      	ldr	r2, [pc, #32]	; (8004968 <UARTEx_SetNbDataToProcess+0xb8>)
 8004948:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800494a:	0019      	movs	r1, r3
 800494c:	f7fb fc64 	bl	8000218 <__divsi3>
 8004950:	0003      	movs	r3, r0
 8004952:	b299      	uxth	r1, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2268      	movs	r2, #104	; 0x68
 8004958:	5299      	strh	r1, [r3, r2]
}
 800495a:	46c0      	nop			; (mov r8, r8)
 800495c:	46bd      	mov	sp, r7
 800495e:	b005      	add	sp, #20
 8004960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004962:	46c0      	nop			; (mov r8, r8)
 8004964:	08004d50 	.word	0x08004d50
 8004968:	08004d58 	.word	0x08004d58

0800496c <LED1202_RegisterBusIO>:
 * @param  pObj the device pObj
 * @param  pIO the IO pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LED1202_RegisterBusIO (LED1202_Object_TypeDef* pObj, LED1202_IO_TypeDef *pIO)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  int32_t ret = (int32_t)LED1202_OK;
 8004976:	2300      	movs	r3, #0
 8004978:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d102      	bne.n	8004986 <LED1202_RegisterBusIO+0x1a>
  {
    ret = (int32_t)LED1202_ERROR;
 8004980:	2303      	movs	r3, #3
 8004982:	60fb      	str	r3, [r7, #12]
 8004984:	e032      	b.n	80049ec <LED1202_RegisterBusIO+0x80>
  }
  else
  {
    pObj->IO.BusType     = pIO->BusType;
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	601a      	str	r2, [r3, #0]
    pObj->IO.Address     = pIO->Address;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	791a      	ldrb	r2, [r3, #4]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	711a      	strb	r2, [r3, #4]
    pObj->IO.Init        = pIO->Init;
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	609a      	str	r2, [r3, #8]
    pObj->IO.DeInit      = pIO->DeInit;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68da      	ldr	r2, [r3, #12]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	60da      	str	r2, [r3, #12]
    pObj->IO.Write       = pIO->Write;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	691a      	ldr	r2, [r3, #16]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	611a      	str	r2, [r3, #16]
    pObj->IO.Read        = pIO->Read;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	695a      	ldr	r2, [r3, #20]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	615a      	str	r2, [r3, #20]
    pObj->IO.Delay     =   pIO->Delay;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	699a      	ldr	r2, [r3, #24]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	619a      	str	r2, [r3, #24]

    pObj->Ctx.ReadReg  = ReadRegWrap;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a0d      	ldr	r2, [pc, #52]	; (80049f8 <LED1202_RegisterBusIO+0x8c>)
 80049c2:	621a      	str	r2, [r3, #32]
    pObj->Ctx.WriteReg = WriteRegWrap;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a0d      	ldr	r2, [pc, #52]	; (80049fc <LED1202_RegisterBusIO+0x90>)
 80049c8:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d102      	bne.n	80049de <LED1202_RegisterBusIO+0x72>
    {
      ret = (int32_t)LED1202_ERROR;
 80049d8:	2303      	movs	r3, #3
 80049da:	60fb      	str	r3, [r7, #12]
 80049dc:	e006      	b.n	80049ec <LED1202_RegisterBusIO+0x80>
    } else if (pObj->IO.Init() != 0) {
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	4798      	blx	r3
 80049e4:	1e03      	subs	r3, r0, #0
 80049e6:	d001      	beq.n	80049ec <LED1202_RegisterBusIO+0x80>
      ret = (int32_t)LED1202_ERROR;
 80049e8:	2303      	movs	r3, #3
 80049ea:	60fb      	str	r3, [r7, #12]
    {
      /*DO nothing*/
    }
  }

  return ret;
 80049ec:	68fb      	ldr	r3, [r7, #12]
}
 80049ee:	0018      	movs	r0, r3
 80049f0:	46bd      	mov	sp, r7
 80049f2:	b004      	add	sp, #16
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	08000fc1 	.word	0x08000fc1
 80049fc:	08001005 	.word	0x08001005

08004a00 <LED1202_ReadID>:
 * @param  pID pointer to the buffer
 * @param  DevAddr 7-Bit Device Address
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LED1202_ReadID(LED1202_Object_TypeDef* pObj, uint8_t *pID, uint8_t DevAddr)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	1dfb      	adds	r3, r7, #7
 8004a0c:	701a      	strb	r2, [r3, #0]
  int32_t ret;
  pObj->IO.Address = DevAddr<<1;
 8004a0e:	1dfb      	adds	r3, r7, #7
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	18db      	adds	r3, r3, r3
 8004a14:	b2da      	uxtb	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	711a      	strb	r2, [r3, #4]
  TmpStatus = LED1202_ReadReg(&(pObj->Ctx), LED1202_DEVICE_ID, pID, 1);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	331c      	adds	r3, #28
 8004a1e:	0018      	movs	r0, r3
 8004a20:	68ba      	ldr	r2, [r7, #8]
 8004a22:	2301      	movs	r3, #1
 8004a24:	2100      	movs	r1, #0
 8004a26:	f000 f8c8 	bl	8004bba <LED1202_ReadReg>
 8004a2a:	0002      	movs	r2, r0
 8004a2c:	4b07      	ldr	r3, [pc, #28]	; (8004a4c <LED1202_ReadID+0x4c>)
 8004a2e:	601a      	str	r2, [r3, #0]
  
  if((*pID) == I_AM_LED1202)
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	2b12      	cmp	r3, #18
 8004a36:	d102      	bne.n	8004a3e <LED1202_ReadID+0x3e>
  {
    ret = (int32_t)LED1202_OK;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	617b      	str	r3, [r7, #20]
 8004a3c:	e001      	b.n	8004a42 <LED1202_ReadID+0x42>
  }
  else
  {
    ret = (int32_t)LED1202_ERROR;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	617b      	str	r3, [r7, #20]
  }
  return (ret);
 8004a42:	697b      	ldr	r3, [r7, #20]
}
 8004a44:	0018      	movs	r0, r3
 8004a46:	46bd      	mov	sp, r7
 8004a48:	b006      	add	sp, #24
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	200001e4 	.word	0x200001e4

08004a50 <LED1202_SetChannelState>:
 * @param  Channel LED_CHANNEL_0,LED_CHANNEL_1,LED_CHANNEL_2..LED_CHANNEL_11 can be passed
 * @param  DevAddr 7-Bit Device Address
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LED1202_SetChannelState( LED1202_Object_TypeDef* pObj , uint16_t Channel ,StateEnum_TypeDef State, uint8_t DevAddr)
{
 8004a50:	b590      	push	{r4, r7, lr}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	000c      	movs	r4, r1
 8004a5a:	0010      	movs	r0, r2
 8004a5c:	0019      	movs	r1, r3
 8004a5e:	1cbb      	adds	r3, r7, #2
 8004a60:	1c22      	adds	r2, r4, #0
 8004a62:	801a      	strh	r2, [r3, #0]
 8004a64:	1c7b      	adds	r3, r7, #1
 8004a66:	1c02      	adds	r2, r0, #0
 8004a68:	701a      	strb	r2, [r3, #0]
 8004a6a:	003b      	movs	r3, r7
 8004a6c:	1c0a      	adds	r2, r1, #0
 8004a6e:	701a      	strb	r2, [r3, #0]
  volatile int32_t ret;
  uint16_t readReg;
  uint16_t chRegVal;
  pObj->IO.Address = DevAddr<<1;
 8004a70:	003b      	movs	r3, r7
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	18db      	adds	r3, r3, r3
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	711a      	strb	r2, [r3, #4]
  
  ret = LED1202_ReadReg(&(pObj->Ctx), LED1202_LED_CH_ENABLE, (uint8_t *)&readReg, 2);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	331c      	adds	r3, #28
 8004a80:	0018      	movs	r0, r3
 8004a82:	240a      	movs	r4, #10
 8004a84:	193a      	adds	r2, r7, r4
 8004a86:	2302      	movs	r3, #2
 8004a88:	2102      	movs	r1, #2
 8004a8a:	f000 f896 	bl	8004bba <LED1202_ReadReg>
 8004a8e:	0003      	movs	r3, r0
 8004a90:	60fb      	str	r3, [r7, #12]
    
  if(State == CH_STATE_ENABLE)
 8004a92:	1c7b      	adds	r3, r7, #1
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d113      	bne.n	8004ac2 <LED1202_SetChannelState+0x72>
  {
    chRegVal = readReg | Channel;
 8004a9a:	193b      	adds	r3, r7, r4
 8004a9c:	881a      	ldrh	r2, [r3, #0]
 8004a9e:	1cbb      	adds	r3, r7, #2
 8004aa0:	881b      	ldrh	r3, [r3, #0]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	2108      	movs	r1, #8
 8004aa8:	187b      	adds	r3, r7, r1
 8004aaa:	801a      	strh	r2, [r3, #0]
    ret = LED1202_WriteReg(&(pObj->Ctx), LED1202_LED_CH_ENABLE, (uint8_t *)&chRegVal, 2);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	331c      	adds	r3, #28
 8004ab0:	0018      	movs	r0, r3
 8004ab2:	187a      	adds	r2, r7, r1
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	2102      	movs	r1, #2
 8004ab8:	f000 f8a0 	bl	8004bfc <LED1202_WriteReg>
 8004abc:	0003      	movs	r3, r0
 8004abe:	60fb      	str	r3, [r7, #12]
 8004ac0:	e036      	b.n	8004b30 <LED1202_SetChannelState+0xe0>
  }
  else if(State == CH_STATE_DISABLE)
 8004ac2:	1c7b      	adds	r3, r7, #1
 8004ac4:	781b      	ldrb	r3, [r3, #0]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d119      	bne.n	8004afe <LED1202_SetChannelState+0xae>
  {
    chRegVal = readReg & (~Channel);  
 8004aca:	1cbb      	adds	r3, r7, #2
 8004acc:	2200      	movs	r2, #0
 8004ace:	5e9b      	ldrsh	r3, [r3, r2]
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	b21b      	sxth	r3, r3
 8004ad4:	220a      	movs	r2, #10
 8004ad6:	18ba      	adds	r2, r7, r2
 8004ad8:	8812      	ldrh	r2, [r2, #0]
 8004ada:	b212      	sxth	r2, r2
 8004adc:	4013      	ands	r3, r2
 8004ade:	b21b      	sxth	r3, r3
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	2108      	movs	r1, #8
 8004ae4:	187b      	adds	r3, r7, r1
 8004ae6:	801a      	strh	r2, [r3, #0]
    ret = LED1202_WriteReg(&(pObj->Ctx), LED1202_LED_CH_ENABLE, (uint8_t *)&chRegVal, 2);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	331c      	adds	r3, #28
 8004aec:	0018      	movs	r0, r3
 8004aee:	187a      	adds	r2, r7, r1
 8004af0:	2302      	movs	r3, #2
 8004af2:	2102      	movs	r1, #2
 8004af4:	f000 f882 	bl	8004bfc <LED1202_WriteReg>
 8004af8:	0003      	movs	r3, r0
 8004afa:	60fb      	str	r3, [r7, #12]
 8004afc:	e018      	b.n	8004b30 <LED1202_SetChannelState+0xe0>
  }
  else
  {
    chRegVal = readReg & (~Channel);
 8004afe:	1cbb      	adds	r3, r7, #2
 8004b00:	2200      	movs	r2, #0
 8004b02:	5e9b      	ldrsh	r3, [r3, r2]
 8004b04:	43db      	mvns	r3, r3
 8004b06:	b21b      	sxth	r3, r3
 8004b08:	220a      	movs	r2, #10
 8004b0a:	18ba      	adds	r2, r7, r2
 8004b0c:	8812      	ldrh	r2, [r2, #0]
 8004b0e:	b212      	sxth	r2, r2
 8004b10:	4013      	ands	r3, r2
 8004b12:	b21b      	sxth	r3, r3
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	2108      	movs	r1, #8
 8004b18:	187b      	adds	r3, r7, r1
 8004b1a:	801a      	strh	r2, [r3, #0]
    ret = LED1202_WriteReg(&(pObj->Ctx), LED1202_LED_CH_ENABLE, (uint8_t *)&chRegVal, 2);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	331c      	adds	r3, #28
 8004b20:	0018      	movs	r0, r3
 8004b22:	187a      	adds	r2, r7, r1
 8004b24:	2302      	movs	r3, #2
 8004b26:	2102      	movs	r1, #2
 8004b28:	f000 f868 	bl	8004bfc <LED1202_WriteReg>
 8004b2c:	0003      	movs	r3, r0
 8004b2e:	60fb      	str	r3, [r7, #12]
  }
  return(ret);
 8004b30:	68fb      	ldr	r3, [r7, #12]
}
 8004b32:	0018      	movs	r0, r3
 8004b34:	46bd      	mov	sp, r7
 8004b36:	b005      	add	sp, #20
 8004b38:	bd90      	pop	{r4, r7, pc}

08004b3a <LED1202_WriteLEDCurrentReg>:
 * @param  Channel Channel number (0 to 11)
 * @param  DevAddr 7-Bit Device Address
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LED1202_WriteLEDCurrentReg( LED1202_Object_TypeDef* pObj , uint8_t Current, uint16_t Channel, uint8_t DevAddr)
{
 8004b3a:	b590      	push	{r4, r7, lr}
 8004b3c:	b085      	sub	sp, #20
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
 8004b42:	000c      	movs	r4, r1
 8004b44:	0010      	movs	r0, r2
 8004b46:	0019      	movs	r1, r3
 8004b48:	1cfb      	adds	r3, r7, #3
 8004b4a:	1c22      	adds	r2, r4, #0
 8004b4c:	701a      	strb	r2, [r3, #0]
 8004b4e:	003b      	movs	r3, r7
 8004b50:	1c02      	adds	r2, r0, #0
 8004b52:	801a      	strh	r2, [r3, #0]
 8004b54:	1cbb      	adds	r3, r7, #2
 8004b56:	1c0a      	adds	r2, r1, #0
 8004b58:	701a      	strb	r2, [r3, #0]
  int32_t ret;
  uint8_t currentRegValue;
  
  pObj->IO.Address = DevAddr<<1;
 8004b5a:	1cbb      	adds	r3, r7, #2
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	18db      	adds	r3, r3, r3
 8004b60:	b2da      	uxtb	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	711a      	strb	r2, [r3, #4]
  
  if(Current < MAX_CH_CURRENT)
 8004b66:	1cfb      	adds	r3, r7, #3
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	2b13      	cmp	r3, #19
 8004b6c:	d80e      	bhi.n	8004b8c <LED1202_WriteLEDCurrentReg+0x52>
  {
    currentRegValue = (uint8_t ) (((uint16_t)Current *(uint16_t) MAX_VARIABLE)/(uint16_t)MAX_CH_CURRENT);
 8004b6e:	1cfb      	adds	r3, r7, #3
 8004b70:	781a      	ldrb	r2, [r3, #0]
 8004b72:	0013      	movs	r3, r2
 8004b74:	021b      	lsls	r3, r3, #8
 8004b76:	1a9b      	subs	r3, r3, r2
 8004b78:	2114      	movs	r1, #20
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f7fb fb4c 	bl	8000218 <__divsi3>
 8004b80:	0003      	movs	r3, r0
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	230b      	movs	r3, #11
 8004b86:	18fb      	adds	r3, r7, r3
 8004b88:	701a      	strb	r2, [r3, #0]
 8004b8a:	e003      	b.n	8004b94 <LED1202_WriteLEDCurrentReg+0x5a>
  }
  else
  {
    currentRegValue = MAX_VARIABLE;
 8004b8c:	230b      	movs	r3, #11
 8004b8e:	18fb      	adds	r3, r7, r3
 8004b90:	22ff      	movs	r2, #255	; 0xff
 8004b92:	701a      	strb	r2, [r3, #0]
  }
  
  ret = LED1202_WriteReg(&(pObj->Ctx), (LED1202_CS0_LED_CURRENT + Channel), &currentRegValue, 1); 
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	331c      	adds	r3, #28
 8004b98:	0018      	movs	r0, r3
 8004b9a:	003b      	movs	r3, r7
 8004b9c:	881b      	ldrh	r3, [r3, #0]
 8004b9e:	3309      	adds	r3, #9
 8004ba0:	b299      	uxth	r1, r3
 8004ba2:	230b      	movs	r3, #11
 8004ba4:	18fa      	adds	r2, r7, r3
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	f000 f828 	bl	8004bfc <LED1202_WriteReg>
 8004bac:	0003      	movs	r3, r0
 8004bae:	60fb      	str	r3, [r7, #12]
  
  return(ret);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
}
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	b005      	add	sp, #20
 8004bb8:	bd90      	pop	{r4, r7, pc}

08004bba <LED1202_ReadReg>:
* @param  len   number of consecutive register to read
* @retval          interface status (MANDATORY: return 0 -> no Error)
*
*/
int32_t LED1202_ReadReg (const LED1202_Ctx_TypeDef *pLed, uint16_t Reg, const uint8_t *Data, uint16_t len)
{
 8004bba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bbc:	b087      	sub	sp, #28
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	60f8      	str	r0, [r7, #12]
 8004bc2:	0008      	movs	r0, r1
 8004bc4:	607a      	str	r2, [r7, #4]
 8004bc6:	0019      	movs	r1, r3
 8004bc8:	250a      	movs	r5, #10
 8004bca:	197b      	adds	r3, r7, r5
 8004bcc:	1c02      	adds	r2, r0, #0
 8004bce:	801a      	strh	r2, [r3, #0]
 8004bd0:	2608      	movs	r6, #8
 8004bd2:	19bb      	adds	r3, r7, r6
 8004bd4:	1c0a      	adds	r2, r1, #0
 8004bd6:	801a      	strh	r2, [r3, #0]
  int32_t tmp;
  tmp =(int32_t)( pLed->ReadReg(pLed->handle, Reg,  Data, len));
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	685c      	ldr	r4, [r3, #4]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6898      	ldr	r0, [r3, #8]
 8004be0:	197b      	adds	r3, r7, r5
 8004be2:	881b      	ldrh	r3, [r3, #0]
 8004be4:	b2d9      	uxtb	r1, r3
 8004be6:	19bb      	adds	r3, r7, r6
 8004be8:	881b      	ldrh	r3, [r3, #0]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	47a0      	blx	r4
 8004bee:	0003      	movs	r3, r0
 8004bf0:	617b      	str	r3, [r7, #20]
  return (tmp);
 8004bf2:	697b      	ldr	r3, [r7, #20]
}
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	b007      	add	sp, #28
 8004bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004bfc <LED1202_WriteReg>:
* @param  len   number of consecutive register to read
* @retval          interface status (MANDATORY: return 0 -> no Error)
*
*/
int32_t LED1202_WriteReg (const LED1202_Ctx_TypeDef *pLed, uint16_t Reg, const uint8_t* Data, uint16_t len)
{
 8004bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bfe:	b087      	sub	sp, #28
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	0008      	movs	r0, r1
 8004c06:	607a      	str	r2, [r7, #4]
 8004c08:	0019      	movs	r1, r3
 8004c0a:	250a      	movs	r5, #10
 8004c0c:	197b      	adds	r3, r7, r5
 8004c0e:	1c02      	adds	r2, r0, #0
 8004c10:	801a      	strh	r2, [r3, #0]
 8004c12:	2608      	movs	r6, #8
 8004c14:	19bb      	adds	r3, r7, r6
 8004c16:	1c0a      	adds	r2, r1, #0
 8004c18:	801a      	strh	r2, [r3, #0]
  int32_t tmp;
  tmp = (int32_t)(pLed->WriteReg(pLed->handle, Reg, Data, len));
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681c      	ldr	r4, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6898      	ldr	r0, [r3, #8]
 8004c22:	197b      	adds	r3, r7, r5
 8004c24:	881b      	ldrh	r3, [r3, #0]
 8004c26:	b2d9      	uxtb	r1, r3
 8004c28:	19bb      	adds	r3, r7, r6
 8004c2a:	881b      	ldrh	r3, [r3, #0]
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	47a0      	blx	r4
 8004c30:	0003      	movs	r3, r0
 8004c32:	617b      	str	r3, [r7, #20]
  return (tmp);
 8004c34:	697b      	ldr	r3, [r7, #20]
}
 8004c36:	0018      	movs	r0, r3
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	b007      	add	sp, #28
 8004c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004c40 <__libc_init_array>:
 8004c40:	b570      	push	{r4, r5, r6, lr}
 8004c42:	2600      	movs	r6, #0
 8004c44:	4d0c      	ldr	r5, [pc, #48]	; (8004c78 <__libc_init_array+0x38>)
 8004c46:	4c0d      	ldr	r4, [pc, #52]	; (8004c7c <__libc_init_array+0x3c>)
 8004c48:	1b64      	subs	r4, r4, r5
 8004c4a:	10a4      	asrs	r4, r4, #2
 8004c4c:	42a6      	cmp	r6, r4
 8004c4e:	d109      	bne.n	8004c64 <__libc_init_array+0x24>
 8004c50:	2600      	movs	r6, #0
 8004c52:	f000 f821 	bl	8004c98 <_init>
 8004c56:	4d0a      	ldr	r5, [pc, #40]	; (8004c80 <__libc_init_array+0x40>)
 8004c58:	4c0a      	ldr	r4, [pc, #40]	; (8004c84 <__libc_init_array+0x44>)
 8004c5a:	1b64      	subs	r4, r4, r5
 8004c5c:	10a4      	asrs	r4, r4, #2
 8004c5e:	42a6      	cmp	r6, r4
 8004c60:	d105      	bne.n	8004c6e <__libc_init_array+0x2e>
 8004c62:	bd70      	pop	{r4, r5, r6, pc}
 8004c64:	00b3      	lsls	r3, r6, #2
 8004c66:	58eb      	ldr	r3, [r5, r3]
 8004c68:	4798      	blx	r3
 8004c6a:	3601      	adds	r6, #1
 8004c6c:	e7ee      	b.n	8004c4c <__libc_init_array+0xc>
 8004c6e:	00b3      	lsls	r3, r6, #2
 8004c70:	58eb      	ldr	r3, [r5, r3]
 8004c72:	4798      	blx	r3
 8004c74:	3601      	adds	r6, #1
 8004c76:	e7f2      	b.n	8004c5e <__libc_init_array+0x1e>
 8004c78:	08004d68 	.word	0x08004d68
 8004c7c:	08004d68 	.word	0x08004d68
 8004c80:	08004d68 	.word	0x08004d68
 8004c84:	08004d6c 	.word	0x08004d6c

08004c88 <memset>:
 8004c88:	0003      	movs	r3, r0
 8004c8a:	1882      	adds	r2, r0, r2
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d100      	bne.n	8004c92 <memset+0xa>
 8004c90:	4770      	bx	lr
 8004c92:	7019      	strb	r1, [r3, #0]
 8004c94:	3301      	adds	r3, #1
 8004c96:	e7f9      	b.n	8004c8c <memset+0x4>

08004c98 <_init>:
 8004c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c9e:	bc08      	pop	{r3}
 8004ca0:	469e      	mov	lr, r3
 8004ca2:	4770      	bx	lr

08004ca4 <_fini>:
 8004ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca6:	46c0      	nop			; (mov r8, r8)
 8004ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004caa:	bc08      	pop	{r3}
 8004cac:	469e      	mov	lr, r3
 8004cae:	4770      	bx	lr
