// Seed: 2945046124
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    output supply1 id_7
    , id_34,
    output wire id_8,
    input tri1 id_9,
    input uwire id_10,
    output supply1 id_11,
    output wor id_12,
    input tri id_13
    , id_35,
    output wor id_14,
    input tri0 id_15,
    input wor id_16,
    input tri1 id_17,
    input wand id_18,
    output uwire id_19,
    input tri1 id_20,
    input supply1 id_21,
    output wand id_22,
    input wor id_23,
    input supply0 id_24,
    input wand id_25,
    input wor id_26,
    input tri id_27,
    input uwire id_28,
    input supply0 id_29,
    input supply0 id_30,
    input supply1 id_31,
    input supply0 id_32
);
  wire id_36;
  assign id_7 = id_15;
  tri1 id_37 = 1;
  module_0 modCall_1 (
      id_36,
      id_36
  );
  always @(negedge id_30) begin : LABEL_0
    id_14 = 1;
    #1;
    if (1) begin : LABEL_0
      id_34 <= 1;
    end
  end
endmodule
