#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Mar 30 22:41:58 2025
# Process ID         : 21880
# Current directory  : E:/GitHub/viVado_Projects/Bike/Bike.runs/synth_1
# Command line       : vivado.exe -log TB_BIKE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TB_BIKE.tcl
# Log file           : E:/GitHub/viVado_Projects/Bike/Bike.runs/synth_1/TB_BIKE.vds
# Journal file       : E:/GitHub/viVado_Projects/Bike/Bike.runs/synth_1\vivado.jou
# Running On         : AbdelazizPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22635
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 42772 MB
# Swap memory        : 6174 MB
# Total Virtual      : 48946 MB
# Available Virtual  : 30265 MB
#-----------------------------------------------------------
source TB_BIKE.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental E:/GitHub/viVado_Projects/Bike/Bike.srcs/utils_1/imports/synth_1/TB_BIKE.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/GitHub/viVado_Projects/Bike/Bike.srcs/utils_1/imports/synth_1/TB_BIKE.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TB_BIKE -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1131.023 ; gain = 468.914
---------------------------------------------------------------------------------
WARNING: [Synth 8-8943] 'blk_mem_gen_v8_4_9' is not compiled in library 'blk_mem_gen_v8_4_9' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_pk/synth/blk_mem_gen_pk.vhd:57]
WARNING: [Synth 8-8943] 'blk_mem_gen_v8_4_9' is not compiled in library 'blk_mem_gen_v8_4_9' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/synth/blk_mem_gen_pk.vhd:57]
CRITICAL WARNING: [Synth 8-9871] overwriting existing primary unit 'blk_mem_gen_pk' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_pk/blk_mem_gen_pk_stub.vhdl:16]
WARNING: [Synth 8-8943] 'blk_mem_gen_v8_4_9' is not compiled in library 'blk_mem_gen_v8_4_9' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/synth/blk_mem_gen_sk0.vhd:57]
CRITICAL WARNING: [Synth 8-9871] overwriting existing primary unit 'blk_mem_gen_sk0' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_sk0/blk_mem_gen_sk0_stub.vhdl:16]
WARNING: [Synth 8-8943] 'blk_mem_gen_v8_4_9' is not compiled in library 'blk_mem_gen_v8_4_9' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_sk1/synth/blk_mem_gen_sk1.vhd:57]
CRITICAL WARNING: [Synth 8-9871] overwriting existing primary unit 'blk_mem_gen_sk1' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_sk1/blk_mem_gen_sk1_stub.vhdl:16]
WARNING: [Synth 8-8943] 'blk_mem_gen_v8_4_9' is not compiled in library 'blk_mem_gen_v8_4_9' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_sigma/synth/blk_mem_gen_sigma.vhd:57]
CRITICAL WARNING: [Synth 8-9871] overwriting existing primary unit 'blk_mem_gen_sigma' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_sigma/blk_mem_gen_sigma_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'TB_BIKE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:56]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_blk_mem_gen_pk' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_pk/blk_mem_gen_pk_stub.vhdl:34]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_blk_mem_gen_sk0' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_sk0/blk_mem_gen_sk0_stub.vhdl:34]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_blk_mem_gen_sk1' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_sk1/blk_mem_gen_sk1_stub.vhdl:34]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_blk_mem_gen_sigma' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_sigma/blk_mem_gen_sigma_stub.vhdl:34]
INFO: [Synth 8-3491] module 'button_led' declared at 'E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/Bike_Implementation/mohab_led.vhd:4' bound to instance 'UUT_BUFF' of component 'button_led' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:180]
INFO: [Synth 8-638] synthesizing module 'button_led' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/Bike_Implementation/mohab_led.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'button_led' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/Bike_Implementation/mohab_led.vhd:11]
INFO: [Synth 8-3491] module 'BIKE' declared at 'E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE.vhd:44' bound to instance 'UUT' of component 'BIKE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:186]
INFO: [Synth 8-638] synthesizing module 'BIKE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE.vhd:64]
INFO: [Synth 8-638] synthesizing module 'BIKE_SAMPLER' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler.vhd:69]
	Parameter THRESHOLD bound to: 71 - type: integer 
	Parameter SIZE bound to: 14 - type: integer 
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler.vhd:101]
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler.vhd:101]
INFO: [Synth 8-638] synthesizing module 'RegisterFDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
	Parameter SIZE bound to: 5 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'RegisterFDRE' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
INFO: [Synth 8-226] default block is never used [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler.vhd:112]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC_STOP' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter MAX_VALUE bound to: 71 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC_STOP' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'BIKE_SAMPLER' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler.vhd:69]
INFO: [Synth 8-638] synthesizing module 'BIKE_BRAM' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_BRAM.vhd:83]
INFO: [Synth 8-638] synthesizing module 'BIKE_GENERIC_BRAM_SHARED' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:80]
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:115]
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:115]
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:115]
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:115]
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:116]
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:116]
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:116]
CRITICAL WARNING: [Synth 8-507] null range (8 downto 9) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:116]
INFO: [Synth 8-638] synthesizing module 'BIKE_BRAM_DUAL_PORT' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_bram_dual_port.vhd:68]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'RAMB36E1_inst' to cell 'RAMB36E1' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_bram_dual_port.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'BIKE_BRAM_DUAL_PORT' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_bram_dual_port.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'BIKE_GENERIC_BRAM_SHARED' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram_shared.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'BIKE_BRAM' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_BRAM.vhd:83]
INFO: [Synth 8-638] synthesizing module 'BIKE_INVERSION' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion.vhd:68]
INFO: [Synth 8-638] synthesizing module 'BIKE_INVERSION_BRAM_ASSIGNMENT' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion_bram_assignment.vhd:67]
	Parameter OUTPUT_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_INVERSION_BRAM_ASSIGNMENT' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion_bram_assignment.vhd:67]
INFO: [Synth 8-638] synthesizing module 'BIKE_INVERSION_BRAM_ASSIGNMENT__parameterized0' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion_bram_assignment.vhd:67]
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_INVERSION_BRAM_ASSIGNMENT__parameterized0' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion_bram_assignment.vhd:67]
INFO: [Synth 8-638] synthesizing module 'BIKE_INVERSION_BRAM_ASSIGNMENT__parameterized1' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion_bram_assignment.vhd:67]
	Parameter OUTPUT_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_INVERSION_BRAM_ASSIGNMENT__parameterized1' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion_bram_assignment.vhd:67]
INFO: [Synth 8-638] synthesizing module 'BIKE_INVERSION_FSM_BRAM' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion_fsm_bram.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'BIKE_INVERSION_FSM_BRAM' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion_fsm_bram.vhd:61]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized0' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
	Parameter SIZE bound to: 13 - type: integer 
	Parameter MAX_VALUE bound to: 6160 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized0' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized1' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter MAX_VALUE bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized1' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
INFO: [Synth 8-638] synthesizing module 'BIKE_SQUARING_K1_GENERIC' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_squaring_k1_generic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized2' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
	Parameter SIZE bound to: 9 - type: integer 
	Parameter MAX_VALUE bound to: 386 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized2' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized3' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter MAX_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized3' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC_INIT' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_init.vhd:51]
	Parameter SIZE bound to: 9 - type: integer 
	Parameter MAX_VALUE bound to: 386 - type: integer 
	Parameter INITIAL bound to: 192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC_INIT' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_init.vhd:51]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC_INIT__parameterized0' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_init.vhd:51]
	Parameter SIZE bound to: 9 - type: integer 
	Parameter MAX_VALUE bound to: 193 - type: integer 
	Parameter INITIAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC_INIT__parameterized0' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_init.vhd:51]
WARNING: [Synth 8-11358] null range expression ignored [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_squaring_k1_generic.vhd:198]
INFO: [Synth 8-638] synthesizing module 'RegisterFDRE__parameterized0' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'RegisterFDRE__parameterized0' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'BIKE_SQUARING_K1_GENERIC' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_squaring_k1_generic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'BIKE_MULTIPLIER' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_multiplier.vhd:74]
INFO: [Synth 8-226] default block is never used [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_multiplier.vhd:142]
INFO: [Synth 8-638] synthesizing module 'RegisterFDRE__parameterized1' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
	Parameter SIZE bound to: 29 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'RegisterFDRE__parameterized1' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
INFO: [Synth 8-638] synthesizing module 'RegisterFDRE__parameterized2' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'RegisterFDRE__parameterized2' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
INFO: [Synth 8-226] default block is never used [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_multiplier.vhd:233]
INFO: [Synth 8-638] synthesizing module 'RegisterFDRE__parameterized3' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
	Parameter SIZE bound to: 31 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF' to cell 'FDRE' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:66]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'RegisterFDRE__parameterized3' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/RegisterFDRE.vhd:56]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc.vhd:50]
	Parameter SIZE bound to: 9 - type: integer 
	Parameter MAX_VALUE bound to: 386 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc.vhd:50]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC__parameterized0' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc.vhd:50]
	Parameter SIZE bound to: 9 - type: integer 
	Parameter MAX_VALUE bound to: 385 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC__parameterized0' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'BIKE_MULTIPLIER' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_multiplier.vhd:74]
INFO: [Synth 8-638] synthesizing module 'BIKE_BRAM_SP' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_BRAM_single_port.vhd:73]
	Parameter OUTPUT_BRAM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BIKE_GENERIC_BRAM' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram.vhd:73]
	Parameter OUTPUT_BRAM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_GENERIC_BRAM' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_generic_bram.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'BIKE_BRAM_SP' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_BRAM_single_port.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'BIKE_INVERSION' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion.vhd:68]
INFO: [Synth 8-638] synthesizing module 'BIKE_SAMPLER_UNIFORM' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler_uniform.vhd:67]
	Parameter SAMPLE_LENGTH bound to: 256 - type: integer 
CRITICAL WARNING: [Synth 8-507] null range (31 downto 32) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler_uniform.vhd:96]
CRITICAL WARNING: [Synth 8-507] null range (31 downto 32) not supported [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler_uniform.vhd:96]
INFO: [Synth 8-638] synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized4' [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter MAX_VALUE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BIKE_COUNTER_INC_STOP__parameterized4' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_counter_inc_stop.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'BIKE_SAMPLER_UNIFORM' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler_uniform.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'BIKE' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE.vhd:64]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:255]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:264]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:268]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:324]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'TB_BIKE' (0#1) [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element STATE_INT_reg was removed.  [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion_fsm_bram.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element CNT_RST_reg was removed.  [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_squaring_k1_generic.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element REN_IN_reg was removed.  [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_squaring_k1_generic.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element WEN_OUT_reg was removed.  [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_squaring_k1_generic.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element M_RDEN_reg was removed.  [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_multiplier.vhd:308]
WARNING: [Synth 8-6014] Unused sequential element CNT_SHIFT_RST_reg was removed.  [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_multiplier.vhd:281]
WARNING: [Synth 8-3848] Net CNT_OUTPUT_DONE in module/entity BIKE_INVERSION does not have driver. [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_inversion.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element WREN_reg was removed.  [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE_sampler_uniform.vhd:120]
WARNING: [Synth 8-3848] Net SK0_INV_WREN in module/entity BIKE does not have driver. [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE.vhd:100]
WARNING: [Synth 8-3848] Net SK1_INV_WREN in module/entity BIKE does not have driver. [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/BIKE.vhd:100]
WARNING: [Synth 8-3848] Net KEYGEN_DONE in module/entity TB_BIKE does not have driver. [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/B32S1/TB_BIKE.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.715 ; gain = 630.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.715 ; gain = 630.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.715 ; gain = 630.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1292.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_pk/blk_mem_gen_pk/blk_mem_gen_pk_in_context.xdc] for cell 'blk_mem_gen_pk_inst'
Finished Parsing XDC File [E:/GitHub/viVado_Projects/Bike/Bike.srcs/sources_1/imports/ip/blk_mem_gen_pk/blk_mem_gen_pk/blk_mem_gen_pk_in_context.xdc] for cell 'blk_mem_gen_pk_inst'
Parsing XDC File [e:/GitHub/viVado_Projects/Bike/Bike.gen/sources_1/ip/blk_mem_gen_sk0/blk_mem_gen_sk0/blk_mem_gen_sk0_in_context.xdc] for cell 'blk_mem_gen_sk0_inst'
Finished Parsing XDC File [e:/GitHub/viVado_Projects/Bike/Bike.gen/sources_1/ip/blk_mem_gen_sk0/blk_mem_gen_sk0/blk_mem_gen_sk0_in_context.xdc] for cell 'blk_mem_gen_sk0_inst'
Parsing XDC File [e:/GitHub/viVado_Projects/Bike/Bike.gen/sources_1/ip/blk_mem_gen_sk1/blk_mem_gen_sk1/blk_mem_gen_sk1_in_context.xdc] for cell 'blk_mem_gen_sk1_inst'
Finished Parsing XDC File [e:/GitHub/viVado_Projects/Bike/Bike.gen/sources_1/ip/blk_mem_gen_sk1/blk_mem_gen_sk1/blk_mem_gen_sk1_in_context.xdc] for cell 'blk_mem_gen_sk1_inst'
Parsing XDC File [e:/GitHub/viVado_Projects/Bike/Bike.gen/sources_1/ip/blk_mem_gen_sigma/blk_mem_gen_sigma/blk_mem_gen_sigma_in_context.xdc] for cell 'blk_mem_gen_sigma_inst'
Finished Parsing XDC File [e:/GitHub/viVado_Projects/Bike/Bike.gen/sources_1/ip/blk_mem_gen_sigma/blk_mem_gen_sigma/blk_mem_gen_sigma_in_context.xdc] for cell 'blk_mem_gen_sigma_inst'
Parsing XDC File [E:/GitHub/viVado_Projects/Bike/Bike.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [E:/GitHub/viVado_Projects/Bike/Bike.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/GitHub/viVado_Projects/Bike/Bike.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TB_BIKE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TB_BIKE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1359.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1359.711 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'blk_mem_gen_pk_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'blk_mem_gen_sigma_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'blk_mem_gen_sk0_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'blk_mem_gen_sk1_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1360.855 ; gain = 698.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1360.855 ; gain = 698.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for blk_mem_gen_sk0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for blk_mem_gen_sk1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for blk_mem_gen_sigma_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1360.855 ; gain = 698.746
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'BIKE_SAMPLER'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'BIKE_INVERSION_FSM_BRAM'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'BIKE_SQUARING_K1_GENERIC'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'BIKE_MULTIPLIER'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'BIKE_INVERSION'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'BIKE_SAMPLER_UNIFORM'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'BIKE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                               00 |                               00
           s_sample_read |                               01 |                               01
                  s_done |                               10 |                               11
          s_sample_write |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'BIKE_SAMPLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_squ_0 |                        000000001 |                             0000
                   s_rmv |                        000000010 |                             0111
                   s_mrv |                        000000100 |                             0101
                 s_squ_1 |                        000001000 |                             0001
                   s_mvr |                        000010000 |                             0011
                   s_rvm |                        000100000 |                             1000
                 s_squ_2 |                        001000000 |                             0010
                   s_vrm |                        010000000 |                             0110
                   s_vmr |                        100000000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'BIKE_INVERSION_FSM_BRAM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                              000 |                              000
                 s_init0 |                              001 |                              001
                 s_init1 |                              010 |                              010
                 s_write |                              011 |                              011
                  s_done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'BIKE_SQUARING_K1_GENERIC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                              000 |                              000
      s_read_second_last |                              001 |                              001
             s_read_last |                              010 |                              010
          s_first_column |                              011 |                              011
                s_column |                              100 |                              100
            s_write_last |                              101 |                              110
                  s_done |                              110 |                              111
         s_switch_column |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'BIKE_MULTIPLIER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                      00000000001 |                             0000
              s_squ_init |                      00000000010 |                             0001
              s_mul_init |                      00000000100 |                             0010
             s_squaring0 |                      00000001000 |                             0011
              s_mul_last |                      00000010000 |                             1000
                s_output |                      00000100000 |                             1001
                  s_done |                      00001000000 |                             1010
             s_squaring1 |                      00010000000 |                             0100
                   s_mul |                      00100000000 |                             0110
          s_squaring_add |                      01000000000 |                             0101
               s_mul_add |                      10000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'BIKE_INVERSION'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                               00 |                               00
                s_sample |                               01 |                               01
           s_sample_last |                               10 |                               10
                  s_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'BIKE_SAMPLER_UNIFORM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                            00001 |                              000
         s_keygen_sample |                            00010 |                              001
             s_keygen_pk |                            00100 |                              010
                s_output |                            01000 |                              011
                  s_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'BIKE'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1360.855 ; gain = 698.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 2     
	  32 Input      1 Bit         XORs := 1     
	  31 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 2     
	  29 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 2     
	  27 Input      1 Bit         XORs := 2     
	  26 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 2     
	  24 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 57    
+---Muxes : 
	   4 Input  496 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 50    
	   4 Input   32 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 2     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 16    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 24    
	   9 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   9 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 9     
	   8 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 35    
	   9 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 12    
	  14 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_STATE_reg[8]) is unused and will be removed from module BIKE_INVERSION_FSM_BRAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_STATE_reg[7]) is unused and will be removed from module BIKE_INVERSION_FSM_BRAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_STATE_reg[6]) is unused and will be removed from module BIKE_INVERSION_FSM_BRAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_STATE_reg[5]) is unused and will be removed from module BIKE_INVERSION_FSM_BRAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_STATE_reg[4]) is unused and will be removed from module BIKE_INVERSION_FSM_BRAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_STATE_reg[3]) is unused and will be removed from module BIKE_INVERSION_FSM_BRAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_STATE_reg[2]) is unused and will be removed from module BIKE_INVERSION_FSM_BRAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_STATE_reg[1]) is unused and will be removed from module BIKE_INVERSION_FSM_BRAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_STATE_reg[0]) is unused and will be removed from module BIKE_INVERSION_FSM_BRAM.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[0].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[1].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[2].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[3].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[4].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[5].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[6].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[7].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[8].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[9].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[10].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[11].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[12].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[13].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[14].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[15].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[16].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[17].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[18].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[19].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[20].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[21].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[22].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[23].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[24].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[25].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[26].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[27].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[28].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[29].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[30].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG0/REG[31].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[0].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[1].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[2].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[3].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[4].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[5].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[6].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[7].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[8].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[9].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[10].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[11].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[12].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[13].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[14].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[15].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[16].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[17].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[18].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[19].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[20].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[21].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[22].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[23].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[24].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[25].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[26].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[27].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[28].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[29].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[30].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG1/REG[31].FF) is unused and will be removed from module BIKE_SQUARING_K1_GENERIC.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[0].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[1].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[2].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[3].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[4].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[5].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[6].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[7].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[8].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[9].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[10].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[11].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[12].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[13].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[14].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[15].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[16].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[17].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[18].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[19].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[20].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[21].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[22].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[23].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[24].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[25].FF) is unused and will be removed from module BIKE_MULTIPLIER.
WARNING: [Synth 8-3332] Sequential element (REG_KEY0_MSBs/REG[26].FF) is unused and will be removed from module BIKE_MULTIPLIER.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1360.855 ; gain = 698.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1453.730 ; gain = 791.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1492.422 ; gain = 830.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1495.434 ; gain = 833.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance blk_mem_gen_pk_inst of module xil_defaultlib_blk_mem_gen_pk having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1686.730 ; gain = 1024.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1686.730 ; gain = 1024.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1686.730 ; gain = 1024.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1686.730 ; gain = 1024.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1686.730 ; gain = 1024.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1686.730 ; gain = 1024.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |xil_defaultlib_blk_mem_gen_sk0   |         1|
|2     |xil_defaultlib_blk_mem_gen_sk1   |         1|
|3     |xil_defaultlib_blk_mem_gen_sigma |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |xil_defaultlib_blk_mem_gen_sigma |     1|
|2     |xil_defaultlib_blk_mem_gen_sk0   |     1|
|3     |xil_defaultlib_blk_mem_gen_sk1   |     1|
|4     |BUFG                             |     1|
|5     |CARRY4                           |     6|
|6     |LUT1                             |    12|
|7     |LUT2                             |    40|
|8     |LUT3                             |    53|
|9     |LUT4                             |    57|
|10    |LUT5                             |    41|
|11    |LUT6                             |   136|
|12    |RAMB36E1                         |     1|
|13    |FDRE                             |   436|
|14    |FDSE                             |     4|
|15    |IBUF                             |     2|
|16    |OBUF                             |     2|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1686.730 ; gain = 1024.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 138 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1686.730 ; gain = 956.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1686.730 ; gain = 1024.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1686.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 277a8007
INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 189 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1699.547 ; gain = 1273.043
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1699.547 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/GitHub/viVado_Projects/Bike/Bike.runs/synth_1/TB_BIKE.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TB_BIKE_utilization_synth.rpt -pb TB_BIKE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 22:42:50 2025...
