Project Information                     c:\univer\circuits\myschem1\ctr_20.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 09/22/2009 21:45:27

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ctr_20    EPM7064LC68-7    26       21       0      21      2           32 %

User Pins:                 26       21       0  



Project Information                     c:\univer\circuits\myschem1\ctr_20.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information                     c:\univer\circuits\myschem1\ctr_20.rpt

** FILE HIERARCHY **



|ctr-i:106|
|ctr-i:102|
|ctr-i:103|
|ctr-i:104|
|ctr-i:105|
|ctr-i:91|
|ctr-i:90|
|ctr-i:89|
|ctr-i:88|
|ctr-i:87|
|ctr-i:77|
|ctr-i:78|
|ctr-i:79|
|ctr-i:80|
|ctr-i:81|
|ctr-i:76|
|ctr-i:73|
|ctr-i:74|
|ctr-i:72|
|ctr-i:71|


Device-Specific Information:            c:\univer\circuits\myschem1\ctr_20.rpt
ctr_20

***** Logic for device 'ctr_20' compiled without errors.




Device: EPM7064LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:            c:\univer\circuits\myschem1\ctr_20.rpt
ctr_20

** ERROR SUMMARY **

Info: Chip 'ctr_20' in device 'EPM7064LC68-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                              R  
                                                              E  
                                V                             S  
                                C                       V     E  
                                C                       C     R  
              D  D  D  G  D  D  I  G  G  G  C  G  Q  Q  C  Q  V  
              1  1  1  N  1  1  N  N  N  N  L  N  1  1  I  1  E  
              3  4  5  D  6  7  T  D  D  D  K  D  3  9  O  1  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     D12 | 10                                                  60 | C1_19 
   VCCIO | 11                                                  59 | D07 
     D08 | 12                                                  58 | GND 
      C0 | 13                                                  57 | Q17 
      F2 | 14                                                  56 | Q18 
      F3 | 15                                                  55 | Q16 
     GND | 16                                                  54 | Q15 
      F1 | 17                                                  53 | VCCIO 
      F0 | 18                  EPM7064LC68-7                   52 | Q12 
RESERVED | 19                                                  51 | Q14 
     D03 | 20                                                  50 | Q03 
   VCCIO | 21                                                  49 | Q04 
     D02 | 22                                                  48 | GND 
     D05 | 23                                                  47 | Q09 
     D04 | 24                                                  46 | D06 
     D01 | 25                                                  45 | Q10 
     GND | 26                                                  44 | Q02 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              D  D  D  D  V  D  D  G  V  Q  Q  G  Q  Q  Q  Q  V  
              0  1  1  1  C  1  0  N  C  0  0  N  0  0  0  0  C  
              0  0  1  9  C  8  9  D  C  7  6  D  0  8  1  5  C  
                          I           I                       I  
                          O           N                       O  
                                      T                          
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:            c:\univer\circuits\myschem1\ctr_20.rpt
ctr_20

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)  12/12(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     0/16(  0%)  11/12( 91%)   0/16(  0%)   0/36(  0%) 
C:    LC33 - LC48    11/16( 68%)  12/12(100%)   1/16(  6%)  26/36( 72%) 
D:    LC49 - LC64    10/16( 62%)  11/12( 91%)   1/16(  6%)  34/36( 94%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            46/48     ( 95%)
Total logic cells used:                         21/64     ( 32%)
Total shareable expanders used:                  2/64     (  3%)
Total Turbo logic cells used:                   21/64     ( 32%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  16.71
Total fan-in:                                   351

Total input pins required:                      26
Total output pins required:                     21
Total bidirectional pins required:               0
Total logic cells required:                     21
Total flipflops required:                       20
Total product terms required:                   83
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           1

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:            c:\univer\circuits\myschem1\ctr_20.rpt
ctr_20

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  67      -   -       INPUT  G            0      0   0    0    0    0    0  CLK
  13    (6)  (A)      INPUT               0      0   0    0    0   21    0  C0
  27   (24)  (B)      INPUT               0      0   0    0    0    1    0  D00
  25   (25)  (B)      INPUT               0      0   0    0    0    1    0  D01
  22   (29)  (B)      INPUT               0      0   0    0    0    1    0  D02
  20   (30)  (B)      INPUT               0      0   0    0    0    1    0  D03
  24   (27)  (B)      INPUT               0      0   0    0    0    1    0  D04
  23   (28)  (B)      INPUT               0      0   0    0    0    1    0  D05
  46   (44)  (C)      INPUT               0      0   0    0    0    1    0  D06
  59   (57)  (D)      INPUT               0      0   0    0    0    1    0  D07
  12    (8)  (A)      INPUT               0      0   0    0    0    1    0  D08
  33   (17)  (B)      INPUT               0      0   0    0    0    1    0  D09
  28   (22)  (B)      INPUT               0      0   0    0    0    1    0  D10
  29   (21)  (B)      INPUT               0      0   0    0    0    1    0  D11
  10    (9)  (A)      INPUT               0      0   0    0    0    1    0  D12
   9   (11)  (A)      INPUT               0      0   0    0    0    1    0  D13
   8   (12)  (A)      INPUT               0      0   0    0    0    1    0  D14
   7   (13)  (A)      INPUT               0      0   0    0    0    1    0  D15
   5   (14)  (A)      INPUT               0      0   0    0    0    1    0  D16
   4   (16)  (A)      INPUT               0      0   0    0    0    1    0  D17
  32   (19)  (B)      INPUT               0      0   0    0    0    1    0  D18
  30   (20)  (B)      INPUT               0      0   0    0    0    1    0  D19
  18    (1)  (A)      INPUT               0      0   0    0    0   20    0  F0
  17    (3)  (A)      INPUT               0      0   0    0    0   20    0  F1
  14    (5)  (A)      INPUT               0      0   0    0    0   20    0  F2
  15    (4)  (A)      INPUT               0      0   0    0    0   20    0  F3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:            c:\univer\circuits\myschem1\ctr_20.rpt
ctr_20

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  60     59    D     OUTPUT      t        0      0   0    1   20    0    0  C1_19
  39     36    C         FF   +  t        1      1   0    6    0   20    0  Q00 (|ctr-i:71|:31)
  41     38    C         FF   +  t        1      1   0    6    1   19    0  Q01 (|ctr-i:72|:31)
  44     41    C         FF   +  t        1      1   0    6    2   18    0  Q02 (|ctr-i:74|:31)
  50     48    C         FF   +  t        1      1   0    6    3   17    0  Q03 (|ctr-i:73|:31)
  49     46    C         FF   +  t        1      1   0    6    4   16    0  Q04 (|ctr-i:76|:31)
  42     40    C         FF   +  t        1      1   0    6    5   15    0  Q05 (|ctr-i:81|:31)
  37     35    C         FF   +  t        1      1   0    6    6   14    0  Q06 (|ctr-i:80|:31)
  36     33    C         FF   +  t        1      1   0    6    7   13    0  Q07 (|ctr-i:79|:31)
  40     37    C         FF   +  t        1      1   0    6    8   12    0  Q08 (|ctr-i:78|:31)
  47     45    C         FF   +  t        1      1   0    6    9   11    0  Q09 (|ctr-i:77|:31)
  45     43    C         FF   +  t        1      1   0    6   10   10    0  Q10 (|ctr-i:91|:31)
  62     61    D         FF   +  t        1      1   0    6   11    9    0  Q11 (|ctr-i:90|:31)
  52     51    D         FF   +  t        1      1   0    6   12    8    0  Q12 (|ctr-i:89|:31)
  65     64    D         FF   +  t        1      1   0    6   13    7    0  Q13 (|ctr-i:88|:31)
  51     49    D         FF   +  t        1      1   0    6   14    6    0  Q14 (|ctr-i:87|:31)
  54     52    D         FF   +  t        1      1   0    6   15    5    0  Q15 (|ctr-i:106|:31)
  55     53    D         FF   +  t        1      1   0    6   16    4    0  Q16 (|ctr-i:105|:31)
  57     56    D         FF   +  t        1      1   0    6   17    3    0  Q17 (|ctr-i:104|:31)
  56     54    D         FF   +  t        1      1   0    6   18    2    0  Q18 (|ctr-i:103|:31)
  64     62    D         FF   +  t        1      1   0    6   19    1    0  Q19 (|ctr-i:102|:31)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:            c:\univer\circuits\myschem1\ctr_20.rpt
ctr_20

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                               Logic cells placed in LAB 'C'
        +--------------------- LC36 Q00
        | +------------------- LC38 Q01
        | | +----------------- LC41 Q02
        | | | +--------------- LC48 Q03
        | | | | +------------- LC46 Q04
        | | | | | +----------- LC40 Q05
        | | | | | | +--------- LC35 Q06
        | | | | | | | +------- LC33 Q07
        | | | | | | | | +----- LC37 Q08
        | | | | | | | | | +--- LC45 Q09
        | | | | | | | | | | +- LC43 Q10
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC36 -> - * * * * * * * * * * | - - * * | <-- Q00
LC38 -> - - * * * * * * * * * | - - * * | <-- Q01
LC41 -> - - - * * * * * * * * | - - * * | <-- Q02
LC48 -> - - - - * * * * * * * | - - * * | <-- Q03
LC46 -> - - - - - * * * * * * | - - * * | <-- Q04
LC40 -> - - - - - - * * * * * | - - * * | <-- Q05
LC35 -> - - - - - - - * * * * | - - * * | <-- Q06
LC33 -> - - - - - - - - * * * | - - * * | <-- Q07
LC37 -> - - - - - - - - - * * | - - * * | <-- Q08
LC45 -> - - - - - - - - - - * | - - * * | <-- Q09

Pin
67   -> - - - - - - - - - - - | - - - - | <-- CLK
13   -> * * * * * * * * * * * | - - * * | <-- C0
27   -> * - - - - - - - - - - | - - * - | <-- D00
25   -> - * - - - - - - - - - | - - * - | <-- D01
22   -> - - * - - - - - - - - | - - * - | <-- D02
20   -> - - - * - - - - - - - | - - * - | <-- D03
24   -> - - - - * - - - - - - | - - * - | <-- D04
23   -> - - - - - * - - - - - | - - * - | <-- D05
46   -> - - - - - - * - - - - | - - * - | <-- D06
59   -> - - - - - - - * - - - | - - * - | <-- D07
12   -> - - - - - - - - * - - | - - * - | <-- D08
33   -> - - - - - - - - - * - | - - * - | <-- D09
28   -> - - - - - - - - - - * | - - * - | <-- D10
18   -> * * * * * * * * * * * | - - * * | <-- F0
17   -> * * * * * * * * * * * | - - * * | <-- F1
14   -> * * * * * * * * * * * | - - * * | <-- F2
15   -> * * * * * * * * * * * | - - * * | <-- F3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            c:\univer\circuits\myschem1\ctr_20.rpt
ctr_20

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                             Logic cells placed in LAB 'D'
        +------------------- LC59 C1_19
        | +----------------- LC61 Q11
        | | +--------------- LC51 Q12
        | | | +------------- LC64 Q13
        | | | | +----------- LC49 Q14
        | | | | | +--------- LC52 Q15
        | | | | | | +------- LC53 Q16
        | | | | | | | +----- LC56 Q17
        | | | | | | | | +--- LC54 Q18
        | | | | | | | | | +- LC62 Q19
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC61 -> * - * * * * * * * * | - - - * | <-- Q11
LC51 -> * - - * * * * * * * | - - - * | <-- Q12
LC64 -> * - - - * * * * * * | - - - * | <-- Q13
LC49 -> * - - - - * * * * * | - - - * | <-- Q14
LC52 -> * - - - - - * * * * | - - - * | <-- Q15
LC53 -> * - - - - - - * * * | - - - * | <-- Q16
LC56 -> * - - - - - - - * * | - - - * | <-- Q17
LC54 -> * - - - - - - - - * | - - - * | <-- Q18
LC62 -> * - - - - - - - - - | - - - * | <-- Q19

Pin
67   -> - - - - - - - - - - | - - - - | <-- CLK
13   -> * * * * * * * * * * | - - * * | <-- C0
29   -> - * - - - - - - - - | - - - * | <-- D11
10   -> - - * - - - - - - - | - - - * | <-- D12
9    -> - - - * - - - - - - | - - - * | <-- D13
8    -> - - - - * - - - - - | - - - * | <-- D14
7    -> - - - - - * - - - - | - - - * | <-- D15
5    -> - - - - - - * - - - | - - - * | <-- D16
4    -> - - - - - - - * - - | - - - * | <-- D17
32   -> - - - - - - - - * - | - - - * | <-- D18
30   -> - - - - - - - - - * | - - - * | <-- D19
18   -> - * * * * * * * * * | - - * * | <-- F0
17   -> - * * * * * * * * * | - - * * | <-- F1
14   -> - * * * * * * * * * | - - * * | <-- F2
15   -> - * * * * * * * * * | - - * * | <-- F3
LC36 -> * * * * * * * * * * | - - * * | <-- Q00
LC38 -> * * * * * * * * * * | - - * * | <-- Q01
LC41 -> * * * * * * * * * * | - - * * | <-- Q02
LC48 -> * * * * * * * * * * | - - * * | <-- Q03
LC46 -> * * * * * * * * * * | - - * * | <-- Q04
LC40 -> * * * * * * * * * * | - - * * | <-- Q05
LC35 -> * * * * * * * * * * | - - * * | <-- Q06
LC33 -> * * * * * * * * * * | - - * * | <-- Q07
LC37 -> * * * * * * * * * * | - - * * | <-- Q08
LC45 -> * * * * * * * * * * | - - * * | <-- Q09
LC43 -> * * * * * * * * * * | - - - * | <-- Q10


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            c:\univer\circuits\myschem1\ctr_20.rpt
ctr_20

** EQUATIONS **

CLK      : INPUT;
C0       : INPUT;
D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;

-- Node name is 'C1_19' 
-- Equation name is 'C1_19', location is LC059, type is output.
 C1_19   = LCELL( _EQ001 $  GND);
  _EQ001 =  C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19;

-- Node name is 'Q00' = '|ctr-i:71|Qi' 
-- Equation name is 'Q00', type is output 
 Q00     = DFFE( _EQ002 $ !C0, GLOBAL( CLK), !_EQ003,  VCC,  VCC);
  _EQ002 =  C0 &  D00 &  F2 &  F3
         # !C0 & !D00 &  F2 &  F3;
  _EQ003 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q01' = '|ctr-i:72|Qi' 
-- Equation name is 'Q01', type is output 
 Q01     = DFFE( _EQ004 $  VCC, GLOBAL( CLK), !_EQ005,  VCC,  VCC);
  _EQ004 = !D01 &  F2 &  F3
         #  C0 & !F3 &  Q00
         #  C0 & !F2 &  Q00;
  _EQ005 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q02' = '|ctr-i:74|Qi' 
-- Equation name is 'Q02', type is output 
 Q02     = DFFE( _EQ006 $  VCC, GLOBAL( CLK), !_EQ007,  VCC,  VCC);
  _EQ006 =  C0 & !F3 &  Q00 &  Q01
         #  C0 & !F2 &  Q00 &  Q01
         # !D02 &  F2 &  F3;
  _EQ007 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q03' = '|ctr-i:73|Qi' 
-- Equation name is 'Q03', type is output 
 Q03     = DFFE( _EQ008 $  VCC, GLOBAL( CLK), !_EQ009,  VCC,  VCC);
  _EQ008 =  C0 & !F3 &  Q00 &  Q01 &  Q02
         #  C0 & !F2 &  Q00 &  Q01 &  Q02
         # !D03 &  F2 &  F3;
  _EQ009 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q04' = '|ctr-i:76|Qi' 
-- Equation name is 'Q04', type is output 
 Q04     = DFFE( _EQ010 $  VCC, GLOBAL( CLK), !_EQ011,  VCC,  VCC);
  _EQ010 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03
         # !D04 &  F2 &  F3;
  _EQ011 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q05' = '|ctr-i:81|Qi' 
-- Equation name is 'Q05', type is output 
 Q05     = DFFE( _EQ012 $  VCC, GLOBAL( CLK), !_EQ013,  VCC,  VCC);
  _EQ012 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04
         # !D05 &  F2 &  F3;
  _EQ013 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q06' = '|ctr-i:80|Qi' 
-- Equation name is 'Q06', type is output 
 Q06     = DFFE( _EQ014 $  VCC, GLOBAL( CLK), !_EQ015,  VCC,  VCC);
  _EQ014 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05
         # !D06 &  F2 &  F3;
  _EQ015 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q07' = '|ctr-i:79|Qi' 
-- Equation name is 'Q07', type is output 
 Q07     = DFFE( _EQ016 $  VCC, GLOBAL( CLK), !_EQ017,  VCC,  VCC);
  _EQ016 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06
         # !D07 &  F2 &  F3;
  _EQ017 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q08' = '|ctr-i:78|Qi' 
-- Equation name is 'Q08', type is output 
 Q08     = DFFE( _EQ018 $  VCC, GLOBAL( CLK), !_EQ019,  VCC,  VCC);
  _EQ018 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07
         # !D08 &  F2 &  F3;
  _EQ019 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q09' = '|ctr-i:77|Qi' 
-- Equation name is 'Q09', type is output 
 Q09     = DFFE( _EQ020 $  VCC, GLOBAL( CLK), !_EQ021,  VCC,  VCC);
  _EQ020 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08
         # !D09 &  F2 &  F3;
  _EQ021 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q10' = '|ctr-i:91|Qi' 
-- Equation name is 'Q10', type is output 
 Q10     = DFFE( _EQ022 $  VCC, GLOBAL( CLK), !_EQ023,  VCC,  VCC);
  _EQ022 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09
         # !D10 &  F2 &  F3;
  _EQ023 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q11' = '|ctr-i:90|Qi' 
-- Equation name is 'Q11', type is output 
 Q11     = DFFE( _EQ024 $  VCC, GLOBAL( CLK), !_EQ025,  VCC,  VCC);
  _EQ024 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10
         # !D11 &  F2 &  F3;
  _EQ025 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q12' = '|ctr-i:89|Qi' 
-- Equation name is 'Q12', type is output 
 Q12     = DFFE( _EQ026 $  VCC, GLOBAL( CLK), !_EQ027,  VCC,  VCC);
  _EQ026 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11
         # !D12 &  F2 &  F3;
  _EQ027 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q13' = '|ctr-i:88|Qi' 
-- Equation name is 'Q13', type is output 
 Q13     = DFFE( _EQ028 $  VCC, GLOBAL( CLK), !_EQ029,  VCC,  VCC);
  _EQ028 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12
         # !D13 &  F2 &  F3;
  _EQ029 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q14' = '|ctr-i:87|Qi' 
-- Equation name is 'Q14', type is output 
 Q14     = DFFE( _EQ030 $  VCC, GLOBAL( CLK), !_EQ031,  VCC,  VCC);
  _EQ030 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13
         # !D14 &  F2 &  F3;
  _EQ031 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q15' = '|ctr-i:106|Qi' 
-- Equation name is 'Q15', type is output 
 Q15     = DFFE( _EQ032 $  VCC, GLOBAL( CLK), !_EQ033,  VCC,  VCC);
  _EQ032 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14
         # !D15 &  F2 &  F3;
  _EQ033 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q16' = '|ctr-i:105|Qi' 
-- Equation name is 'Q16', type is output 
 Q16     = DFFE( _EQ034 $  VCC, GLOBAL( CLK), !_EQ035,  VCC,  VCC);
  _EQ034 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15
         # !D16 &  F2 &  F3;
  _EQ035 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q17' = '|ctr-i:104|Qi' 
-- Equation name is 'Q17', type is output 
 Q17     = DFFE( _EQ036 $  VCC, GLOBAL( CLK), !_EQ037,  VCC,  VCC);
  _EQ036 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16
         # !D17 &  F2 &  F3;
  _EQ037 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q18' = '|ctr-i:103|Qi' 
-- Equation name is 'Q18', type is output 
 Q18     = DFFE( _EQ038 $  VCC, GLOBAL( CLK), !_EQ039,  VCC,  VCC);
  _EQ038 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17
         # !D18 &  F2 &  F3;
  _EQ039 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);

-- Node name is 'Q19' = '|ctr-i:102|Qi' 
-- Equation name is 'Q19', type is output 
 Q19     = DFFE( _EQ040 $  VCC, GLOBAL( CLK), !_EQ041,  VCC,  VCC);
  _EQ040 =  C0 & !F3 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18
         #  C0 & !F2 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18
         # !D19 &  F2 &  F3;
  _EQ041 =  _X001;
  _X001  = EXP( F0 &  F1 &  F2);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs C, D




Project Information                     c:\univer\circuits\myschem1\ctr_20.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,303K
