
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -source top.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source top.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir E:/FPGA/final/project_new/project_2.cache/wt [current_project]
# set_property parent.project_path E:/FPGA/final/project_new/project_2.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/coe/pipe.coe
# add_files E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/coe/bird.coe
# add_files E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/coe/back.coe
# add_files E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/coe/bird0.coe
# add_files E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/coe/bird2.coe
# read_ip E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/bird.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/bird_ooc.xdc]
# set_property is_locked true [get_files E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/bird.xci]
# read_ip E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/back/back.xci
# set_property used_in_implementation false [get_files -all e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/back/back_ooc.xdc]
# set_property is_locked true [get_files E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/back/back.xci]
# read_ip E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird0/bird0.xci
# set_property used_in_implementation false [get_files -all e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird0/bird0_ooc.xdc]
# set_property is_locked true [get_files E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird0/bird0.xci]
# read_ip E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird2/bird2.xci
# set_property used_in_implementation false [get_files -all e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird2/bird2_ooc.xdc]
# set_property is_locked true [get_files E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird2/bird2.xci]
# read_ip E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/pipe/pipe.xci
# set_property used_in_implementation false [get_files -all e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/pipe/pipe_ooc.xdc]
# set_property is_locked true [get_files E:/FPGA/final/project_new/project_2.srcs/sources_1/ip/pipe/pipe.xci]
# read_verilog -library xil_defaultlib {
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/ff_lib.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/one_pulse.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/rs232.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/DSP.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/timer_1ms.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpostion.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_back.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_pipe.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/expand.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/button.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/vga_640x480.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/status.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/running.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/pipeControl.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/pbdebounce.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/display.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/clkdiv.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calScore.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calculateXY.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v
#   E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/top.v
# }
# read_xdc E:/FPGA/final/project_new/project_2.srcs/constrs_1/imports/project_2/basys.xdc
# set_property used_in_implementation false [get_files E:/FPGA/final/project_new/project_2.srcs/constrs_1/imports/project_2/basys.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top -part xc7a35tcpg236-1
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 249.922 ; gain = 56.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/top.v:3]
	Parameter halfWidth bound to: 16'b0000000000001010 
	Parameter pipeWidth bound to: 16'b0000000000011110 
INFO: [Synth 8-638] synthesizing module 'pbdebounce' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/pbdebounce.v:3]
INFO: [Synth 8-638] synthesizing module 'timer_1ms' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/timer_1ms.v:3]
INFO: [Synth 8-256] done synthesizing module 'timer_1ms' (1#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/timer_1ms.v:3]
INFO: [Synth 8-256] done synthesizing module 'pbdebounce' (2#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/pbdebounce.v:3]
INFO: [Synth 8-638] synthesizing module 'button' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/button.v:1]
INFO: [Synth 8-638] synthesizing module 'Baud' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/rs232.v:92]
INFO: [Synth 8-256] done synthesizing module 'Baud' (3#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/rs232.v:92]
INFO: [Synth 8-638] synthesizing module 'RxD' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/rs232.v:2]
INFO: [Synth 8-638] synthesizing module 'one_pulse' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/one_pulse.v:5]
INFO: [Synth 8-638] synthesizing module 'dffr' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/ff_lib.v:20]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dffr' (4#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/ff_lib.v:20]
INFO: [Synth 8-256] done synthesizing module 'one_pulse' (5#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/one_pulse.v:5]
INFO: [Synth 8-256] done synthesizing module 'RxD' (6#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/rs232.v:2]
INFO: [Synth 8-638] synthesizing module 'ReceiveBag' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/DSP.v:1]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBag' (7#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/DSP.v:1]
INFO: [Synth 8-638] synthesizing module 'compute' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/DSP.v:88]
INFO: [Synth 8-256] done synthesizing module 'compute' (8#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/DSP.v:88]
INFO: [Synth 8-638] synthesizing module 'Dsend' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/DSP.v:109]
INFO: [Synth 8-638] synthesizing module 'TxD' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/rs232.v:48]
INFO: [Synth 8-256] done synthesizing module 'TxD' (9#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/rs232.v:48]
INFO: [Synth 8-256] done synthesizing module 'Dsend' (10#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/DSP.v:109]
INFO: [Synth 8-638] synthesizing module 'jump' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/DSP.v:180]
INFO: [Synth 8-256] done synthesizing module 'jump' (11#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/DSP.v:180]
INFO: [Synth 8-256] done synthesizing module 'button' (12#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/button.v:1]
INFO: [Synth 8-638] synthesizing module 'expand' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/expand.v:1]
INFO: [Synth 8-256] done synthesizing module 'expand' (13#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/expand.v:1]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/clkdiv.v:3]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (14#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/clkdiv.v:3]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/vga_640x480.v:3]
	Parameter hpixels bound to: 800 - type: integer 
	Parameter vlines bound to: 521 - type: integer 
	Parameter hbp bound to: 144 - type: integer 
	Parameter hfp bound to: 784 - type: integer 
	Parameter vbp bound to: 31 - type: integer 
	Parameter vfp bound to: 511 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (15#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/vga_640x480.v:3]
INFO: [Synth 8-638] synthesizing module 'calculateXY' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calculateXY.v:2]
	Parameter hbp bound to: 16'b0000000010010000 
	Parameter hfp bound to: 16'b0000001100010000 
	Parameter vbp bound to: 16'b0000000000011111 
	Parameter vfp bound to: 16'b0000000111111111 
INFO: [Synth 8-256] done synthesizing module 'calculateXY' (16#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calculateXY.v:2]
INFO: [Synth 8-638] synthesizing module 'display' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/display.v:3]
INFO: [Synth 8-226] default block is never used [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/display.v:38]
INFO: [Synth 8-256] done synthesizing module 'display' (17#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/display.v:3]
INFO: [Synth 8-638] synthesizing module 'status' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/status.v:3]
INFO: [Synth 8-226] default block is never used [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/status.v:21]
INFO: [Synth 8-256] done synthesizing module 'status' (18#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/status.v:3]
INFO: [Synth 8-638] synthesizing module 'running' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/running.v:3]
	Parameter a bound to: 19'b0000000000000000001 
	Parameter upSpeed bound to: 19'b0000000000000011110 
INFO: [Synth 8-256] done synthesizing module 'running' (19#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/running.v:3]
INFO: [Synth 8-638] synthesizing module 'pipeControl' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/pipeControl.v:3]
	Parameter v bound to: 16'b0000000000000001 
	Parameter scapeWidth bound to: 15'b000000010100000 
	Parameter startPosition bound to: 16'b0000001010111100 
INFO: [Synth 8-256] done synthesizing module 'pipeControl' (20#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/pipeControl.v:3]
INFO: [Synth 8-638] synthesizing module 'calScore' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calScore.v:3]
INFO: [Synth 8-256] done synthesizing module 'calScore' (21#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calScore.v:3]
INFO: [Synth 8-638] synthesizing module 'draw' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:3]
	Parameter Height bound to: 16'b0000000000100000 
	Parameter Width bound to: 16'b0000000000101101 
	Parameter pipeWidth bound to: 16'b0000000001000101 
INFO: [Synth 8-638] synthesizing module 'bird0' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird0/synth/bird0.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: bird0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:130' bound to instance 'U0' of component 'dist_mem_gen_v8_0' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird0/synth/bird0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0__parameterized0' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: bird0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0_synth' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: bird0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 11 - type: integer 
	Parameter c_depth bound to: 2048 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: bird0.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rom' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:523' bound to instance 'rom_inst' of component 'rom' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2888]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized0' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
	Parameter c_addr_width bound to: 11 - type: integer 
	Parameter c_depth bound to: 2048 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: bird0.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-63] RTL assertion: "MIF file size does not match memory size.Remaining addresses in memory are padded with c_default_data." [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:678]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:745]
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized0' (22#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0_synth' (23#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0__parameterized0' (24#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'bird0' (25#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird0/synth/bird0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'bird' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/synth/bird.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: bird.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:130' bound to instance 'U0' of component 'dist_mem_gen_v8_0' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/synth/bird.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0__parameterized2' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: bird.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0_synth__parameterized0' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: bird.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 11 - type: integer 
	Parameter c_depth bound to: 2048 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: bird.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rom' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:523' bound to instance 'rom_inst' of component 'rom' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2888]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized2' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
	Parameter c_addr_width bound to: 11 - type: integer 
	Parameter c_depth bound to: 2048 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: bird.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-63] RTL assertion: "MIF file size does not match memory size.Remaining addresses in memory are padded with c_default_data." [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:678]
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized2' (25#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0_synth__parameterized0' (25#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0__parameterized2' (25#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'bird' (26#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/synth/bird.vhd:66]
INFO: [Synth 8-638] synthesizing module 'bird2' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird2/synth/bird2.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: bird2.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:130' bound to instance 'U0' of component 'dist_mem_gen_v8_0' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird2/synth/bird2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0__parameterized4' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: bird2.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0_synth__parameterized1' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: bird2.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 11 - type: integer 
	Parameter c_depth bound to: 2048 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: bird2.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rom' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:523' bound to instance 'rom_inst' of component 'rom' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2888]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized4' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
	Parameter c_addr_width bound to: 11 - type: integer 
	Parameter c_depth bound to: 2048 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: bird2.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-63] RTL assertion: "MIF file size does not match memory size.Remaining addresses in memory are padded with c_default_data." [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:678]
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized4 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized4' (26#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth__parameterized1 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth__parameterized1 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0_synth__parameterized1' (26#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized4 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized4 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized4 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0__parameterized4' (26#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'bird2' (27#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird2/synth/bird2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'pipe' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/pipe/synth/pipe.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: pipe.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:130' bound to instance 'U0' of component 'dist_mem_gen_v8_0' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/pipe/synth/pipe.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0__parameterized6' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: pipe.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0_synth__parameterized2' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: pipe.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 11 - type: integer 
	Parameter c_depth bound to: 2048 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: pipe.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rom' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:523' bound to instance 'rom_inst' of component 'rom' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2888]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized6' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
	Parameter c_addr_width bound to: 11 - type: integer 
	Parameter c_depth bound to: 2048 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: pipe.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-63] RTL assertion: "MIF file size does not match memory size.Remaining addresses in memory are padded with c_default_data." [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:678]
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized6 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized6' (27#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0_synth__parameterized2' (27#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized6 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized6 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized6 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0__parameterized6' (27#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'pipe' (28#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/pipe/synth/pipe.vhd:66]
WARNING: [Synth 8-689] width (15) of port connection 'a' does not match port width (11) of module 'pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:76]
INFO: [Synth 8-638] synthesizing module 'back' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/back/synth/back.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 10624 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: back.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:130' bound to instance 'U0' of component 'dist_mem_gen_v8_0' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/back/synth/back.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0__parameterized8' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 10624 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: back.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0_synth__parameterized3' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 10624 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: back.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 14 - type: integer 
	Parameter c_depth bound to: 10624 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: back.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rom' declared at 'e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:523' bound to instance 'rom_inst' of component 'rom' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2888]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized8' [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
	Parameter c_addr_width bound to: 14 - type: integer 
	Parameter c_depth bound to: 10624 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: back.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-63] RTL assertion: "MIF file size does not match memory size.Remaining addresses in memory are padded with c_default_data." [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:678]
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized8 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized8' (28#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:551]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth__parameterized3 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth__parameterized3 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0_synth__parameterized3' (28#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2867]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized8 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized8 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized8 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0__parameterized8' (28#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'back' (29#1) [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/back/synth/back.vhd:66]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (14) of module 'back' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:77]
INFO: [Synth 8-638] synthesizing module 'calpos_bird' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpostion.v:3]
INFO: [Synth 8-256] done synthesizing module 'calpos_bird' (30#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpostion.v:3]
WARNING: [Synth 8-689] width (11) of port connection 'addr' does not match port width (32) of module 'calpos_bird' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:78]
WARNING: [Synth 8-689] width (11) of port connection 'addr' does not match port width (32) of module 'calpos_bird' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:79]
WARNING: [Synth 8-689] width (11) of port connection 'addr' does not match port width (32) of module 'calpos_bird' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:80]
INFO: [Synth 8-638] synthesizing module 'calpos_pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_pipe.v:3]
INFO: [Synth 8-256] done synthesizing module 'calpos_pipe' (31#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_pipe.v:3]
WARNING: [Synth 8-689] width (15) of port connection 'addr' does not match port width (17) of module 'calpos_pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:82]
WARNING: [Synth 8-689] width (15) of port connection 'addr' does not match port width (17) of module 'calpos_pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:83]
WARNING: [Synth 8-689] width (15) of port connection 'addr' does not match port width (17) of module 'calpos_pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:84]
WARNING: [Synth 8-689] width (15) of port connection 'addr' does not match port width (17) of module 'calpos_pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:85]
WARNING: [Synth 8-689] width (15) of port connection 'addr' does not match port width (17) of module 'calpos_pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:87]
WARNING: [Synth 8-689] width (15) of port connection 'addr' does not match port width (17) of module 'calpos_pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:88]
WARNING: [Synth 8-689] width (15) of port connection 'addr' does not match port width (17) of module 'calpos_pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:89]
WARNING: [Synth 8-689] width (15) of port connection 'addr' does not match port width (17) of module 'calpos_pipe' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:90]
INFO: [Synth 8-638] synthesizing module 'calpos_back' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_back.v:3]
INFO: [Synth 8-256] done synthesizing module 'calpos_back' (32#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_back.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (17) of module 'calpos_back' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:93]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (17) of module 'calpos_back' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:94]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (17) of module 'calpos_back' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:95]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (17) of module 'calpos_back' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:96]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (17) of module 'calpos_back' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:97]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (17) of module 'calpos_back' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:98]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (17) of module 'calpos_back' [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:99]
INFO: [Synth 8-256] done synthesizing module 'draw' (33#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:3]
INFO: [Synth 8-256] done synthesizing module 'top' (34#1) [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/top.v:3]
WARNING: [Synth 8-3331] design top has unconnected port anode[11]
WARNING: [Synth 8-3331] design top has unconnected port anode[10]
WARNING: [Synth 8-3331] design top has unconnected port anode[9]
WARNING: [Synth 8-3331] design top has unconnected port anode[8]
WARNING: [Synth 8-3331] design top has unconnected port anode[7]
WARNING: [Synth 8-3331] design top has unconnected port anode[6]
WARNING: [Synth 8-3331] design top has unconnected port anode[5]
WARNING: [Synth 8-3331] design top has unconnected port anode[4]
WARNING: [Synth 8-3331] design top has unconnected port segment[15]
WARNING: [Synth 8-3331] design top has unconnected port segment[14]
WARNING: [Synth 8-3331] design top has unconnected port segment[13]
WARNING: [Synth 8-3331] design top has unconnected port segment[12]
WARNING: [Synth 8-3331] design top has unconnected port segment[11]
WARNING: [Synth 8-3331] design top has unconnected port segment[10]
WARNING: [Synth 8-3331] design top has unconnected port segment[9]
WARNING: [Synth 8-3331] design top has unconnected port segment[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:47 ; elapsed = 00:05:54 . Memory (MB): peak = 1284.566 ; gain = 1090.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[7] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[6] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[5] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[4] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[3] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[2] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[1] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[0] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[10] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[9] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[8] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[7] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[6] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[5] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[4] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[3] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[2] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[1] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[0] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :clk to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :we to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :i_ce to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_ce to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_ce to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_clk to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_rst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_rst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_srst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_srst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[7] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[6] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[5] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[4] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[3] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[2] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[1] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[0] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[10] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[9] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[8] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[7] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[6] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[5] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[4] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[3] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[2] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[1] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[0] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :clk to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :we to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :i_ce to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_ce to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_ce to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_clk to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_rst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_rst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_srst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_srst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[7] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[6] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[5] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[4] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[3] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[2] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[1] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[0] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[10] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[9] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[8] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[7] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[6] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[5] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[4] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[3] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[2] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[1] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[0] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :clk to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :we to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :i_ce to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_ce to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_ce to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_clk to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_rst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_rst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_srst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_srst to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[7] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[6] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[5] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[4] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[3] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[2] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[1] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :d[0] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[10] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[9] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[8] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[7] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :dpra[6] to constant 0 [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:222]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:47 ; elapsed = 00:05:55 . Memory (MB): peak = 1284.566 ; gain = 1090.699
---------------------------------------------------------------------------------
Loading clock regions from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from F:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from F:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA/final/project_new/project_2.srcs/constrs_1/imports/project_2/basys.xdc]
Finished Parsing XDC File [E:/FPGA/final/project_new/project_2.srcs/constrs_1/imports/project_2/basys.xdc]
Parsing XDC File [E:/FPGA/final/project_new/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA/final/project_new/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1355.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:56 ; elapsed = 00:06:04 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:56 ; elapsed = 00:06:04 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for draw_unit/bird_unit. (constraint file  E:/FPGA/final/project_new/project_2.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for draw_unit/back_unit. (constraint file  E:/FPGA/final/project_new/project_2.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for draw_unit/bird_unit0. (constraint file  E:/FPGA/final/project_new/project_2.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for draw_unit/bird_unit2. (constraint file  E:/FPGA/final/project_new/project_2.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for draw_unit/pipe_unit. (constraint file  E:/FPGA/final/project_new/project_2.runs/synth_1/dont_touch.xdc, line 19).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:57 ; elapsed = 00:06:04 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
ROM "pbreg" won't be mapped to RAM because it is too sparse.
ROM "pbreg" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'ReceiveBag'
ROM "raw3" won't be mapped to RAM because it is too sparse.
ROM "raw4" won't be mapped to RAM because it is too sparse.
ROM "raw7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "raw6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "raw5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "cnt" won't be mapped to RAM because it is too sparse.
ROM "cnt" won't be mapped to RAM because it is too sparse.
ROM "cnt" won't be mapped to RAM because it is too sparse.
ROM "cnt" won't be mapped to RAM because it is too sparse.
ROM "cnt" won't be mapped to RAM because it is too sparse.
ROM "datasend" won't be mapped to RAM because it is too sparse.
ROM "vsenable" won't be mapped to RAM because it is too sparse.
ROM "x" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpostion.v:13]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpostion.v:13]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpostion.v:13]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_back.v:23]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_back.v:24]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_back.v:24]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpos_back.v:24]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:119]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:125]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:131]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:137]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:119]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:125]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:131]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:137]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:119]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:125]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:131]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:137]
ROM "rgb_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/top.v:83]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/top.v:83]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/top.v:83]
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'ReceiveBag'
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth__parameterized0 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized4 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth__parameterized1 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth__parameterized1 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized4 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized4 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized4 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized6 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth__parameterized2 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized6 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized6 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized6 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
WARNING: [Synth 8-3848] Net qspo in module/entity rom__parameterized8 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:548]
WARNING: [Synth 8-3848] Net dpo in module/entity dist_mem_gen_v8_0_synth__parameterized3 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2859]
WARNING: [Synth 8-3848] Net qdpo in module/entity dist_mem_gen_v8_0_synth__parameterized3 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2861]
WARNING: [Synth 8-3848] Net gnd_bus in module/entity dist_mem_gen_v8_0__parameterized8 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:214]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0__parameterized8 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:213]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0__parameterized8 does not have driver. [e:/FPGA/final/project_new/project_2.srcs/sources_1/ip/bird/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:215]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:10 ; elapsed = 00:06:18 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'draw_unit/calposition_bird0' (calpos_bird) to 'draw_unit/calposition_bird1'
INFO: [Synth 8-223] decloning instance 'draw_unit/calposition_bird0' (calpos_bird) to 'draw_unit/calposition_bird2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 5     
	   5 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 61    
	   3 Input     16 Bit       Adders := 23    
	   4 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 16    
	   4 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 24    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 8     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 62    
	   4 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 6     
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   8 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module timer_1ms 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pbdebounce 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Baud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module dffr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module one_pulse 
Detailed RTL Component Info : 
Module RxD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module ReceiveBag 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 6     
Module compute 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
Module TxD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module Dsend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jump 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module button 
Detailed RTL Component Info : 
Module expand 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module calculateXY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module status 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
Module running 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 8     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pipeControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module calScore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rom__parameterized0 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0_synth 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0__parameterized0 
Detailed RTL Component Info : 
Module bird0 
Detailed RTL Component Info : 
Module rom__parameterized2 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0_synth__parameterized0 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0__parameterized2 
Detailed RTL Component Info : 
Module bird 
Detailed RTL Component Info : 
Module rom__parameterized4 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0_synth__parameterized1 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0__parameterized4 
Detailed RTL Component Info : 
Module bird2 
Detailed RTL Component Info : 
Module rom__parameterized6 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0_synth__parameterized2 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0__parameterized6 
Detailed RTL Component Info : 
Module pipe 
Detailed RTL Component Info : 
Module rom__parameterized8 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0_synth__parameterized3 
Detailed RTL Component Info : 
Module dist_mem_gen_v8_0__parameterized8 
Detailed RTL Component Info : 
Module back 
Detailed RTL Component Info : 
Module calpos_bird 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
Module calpos_pipe 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module calpos_back 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module draw 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:06:10 ; elapsed = 00:06:18 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_pipe_reg' and it is trimmed from '15' to '11' bits. [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/draw.v:76]
ROM "rgb_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "pipe1/x" won't be mapped to RAM because it is too sparse.
ROM "pipe2/x" won't be mapped to RAM because it is too sparse.
ROM "pipe3/x" won't be mapped to RAM because it is too sparse.
ROM "pipe4/x" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'pbshift_reg' and it is trimmed from '6' to '5' bits. [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/pbdebounce.v:19]
ROM "ReceiveBag/raw4" won't be mapped to RAM because it is too sparse.
ROM "ReceiveBag/raw3" won't be mapped to RAM because it is too sparse.
ROM "Dsend/datasend" won't be mapped to RAM because it is too sparse.
ROM "vsenable" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/FPGA/final/project_new/project_2.srcs/sources_1/imports/flapyBird/calpostion.v:13]
DSP Report: Generating DSP addr, operation Mode is: C+A*B.
DSP Report: operator addr is absorbed into DSP addr.
DSP Report: operator op1 is absorbed into DSP addr.
DSP Report: Generating DSP calposition_back7/addr0, operation Mode is: C+A*(B:0x69).
DSP Report: operator calposition_back7/addr0 is absorbed into DSP calposition_back7/addr0.
DSP Report: operator calposition_back7/addr1 is absorbed into DSP calposition_back7/addr0.
DSP Report: Generating DSP calposition_back6/addr0, operation Mode is: C+A*(B:0x69).
DSP Report: operator calposition_back6/addr0 is absorbed into DSP calposition_back6/addr0.
DSP Report: operator calposition_back7/addr1 is absorbed into DSP calposition_back6/addr0.
DSP Report: Generating DSP calposition_back5/addr0, operation Mode is: C+A*(B:0x69).
DSP Report: operator calposition_back5/addr0 is absorbed into DSP calposition_back5/addr0.
DSP Report: operator calposition_back7/addr1 is absorbed into DSP calposition_back5/addr0.
DSP Report: Generating DSP calposition_back4/addr0, operation Mode is: C+A*(B:0x69).
DSP Report: operator calposition_back4/addr0 is absorbed into DSP calposition_back4/addr0.
DSP Report: operator calposition_back7/addr1 is absorbed into DSP calposition_back4/addr0.
DSP Report: Generating DSP calposition_back3/addr0, operation Mode is: C+A*(B:0x69).
DSP Report: operator calposition_back3/addr0 is absorbed into DSP calposition_back3/addr0.
DSP Report: operator calposition_back7/addr1 is absorbed into DSP calposition_back3/addr0.
DSP Report: Generating DSP calposition_back2/addr0, operation Mode is: C+A*(B:0x69).
DSP Report: operator calposition_back2/addr0 is absorbed into DSP calposition_back2/addr0.
DSP Report: operator calposition_back7/addr1 is absorbed into DSP calposition_back2/addr0.
DSP Report: Generating DSP calposition_back1/addr0, operation Mode is: C+A*(B:0x69).
DSP Report: operator calposition_back1/addr0 is absorbed into DSP calposition_back1/addr0.
DSP Report: operator calposition_back7/addr1 is absorbed into DSP calposition_back1/addr0.
ROM "pipe2/x" won't be mapped to RAM because it is too sparse.
ROM "pipe3/x" won't be mapped to RAM because it is too sparse.
ROM "pipe4/x" won't be mapped to RAM because it is too sparse.
ROM "pipe1/x" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3331] design top has unconnected port anode[11]
WARNING: [Synth 8-3331] design top has unconnected port anode[10]
WARNING: [Synth 8-3331] design top has unconnected port anode[9]
WARNING: [Synth 8-3331] design top has unconnected port anode[8]
WARNING: [Synth 8-3331] design top has unconnected port anode[7]
WARNING: [Synth 8-3331] design top has unconnected port anode[6]
WARNING: [Synth 8-3331] design top has unconnected port anode[5]
WARNING: [Synth 8-3331] design top has unconnected port anode[4]
WARNING: [Synth 8-3331] design top has unconnected port segment[15]
WARNING: [Synth 8-3331] design top has unconnected port segment[14]
WARNING: [Synth 8-3331] design top has unconnected port segment[13]
WARNING: [Synth 8-3331] design top has unconnected port segment[12]
WARNING: [Synth 8-3331] design top has unconnected port segment[11]
WARNING: [Synth 8-3331] design top has unconnected port segment[10]
WARNING: [Synth 8-3331] design top has unconnected port segment[9]
WARNING: [Synth 8-3331] design top has unconnected port segment[8]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:25 ; elapsed = 00:06:33 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:25 ; elapsed = 00:06:33 . Memory (MB): peak = 1355.246 ; gain = 1161.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null addr_0 : 0 0 : 2041 2041 : Used 1 time 0
 Sort Area is null calposition_back1/addr0_2 : 0 0 : 176 176 : Used 1 time 0
 Sort Area is null calposition_back2/addr0_4 : 0 0 : 176 176 : Used 1 time 0
 Sort Area is null calposition_back3/addr0_5 : 0 0 : 176 176 : Used 1 time 0
 Sort Area is null calposition_back4/addr0_6 : 0 0 : 176 176 : Used 1 time 0
 Sort Area is null calposition_back5/addr0_7 : 0 0 : 176 176 : Used 1 time 0
 Sort Area is null calposition_back6/addr0_8 : 0 0 : 176 176 : Used 1 time 0
 Sort Area is null calposition_back7/addr0_9 : 0 0 : 176 176 : Used 1 time 0
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calpos_bird | C+A*B        | No           | 16     | 16     | 16     | 25     | 32     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|calpos_back | C+A*(B:0x69) | No           | 10     | 7      | 16     | 25     | 16     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|calpos_back | C+A*(B:0x69) | No           | 10     | 7      | 16     | 25     | 16     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|calpos_back | C+A*(B:0x69) | No           | 10     | 7      | 16     | 25     | 16     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|calpos_back | C+A*(B:0x69) | No           | 10     | 7      | 16     | 25     | 16     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|calpos_back | C+A*(B:0x69) | No           | 10     | 7      | 16     | 25     | 16     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|calpos_back | C+A*(B:0x69) | No           | 10     | 7      | 16     | 25     | 16     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
|calpos_back | C+A*(B:0x69) | No           | 10     | 7      | 16     | 25     | 16     | 0    | 0    | 0    | 1    | 1     | 0    | 0    | 
+------------+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\x_reg[14] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\x_reg[13] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\x_reg[12] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\x_reg[11] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\x_reg[10] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\y_reg[14] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\y_reg[13] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\y_reg[12] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\y_reg[11] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\y_reg[10] ) is unused and will be removed from module calculateXY.
WARNING: [Synth 8-3332] Sequential element (\addr_back_reg[15] ) is unused and will be removed from module draw.
WARNING: [Synth 8-3332] Sequential element (\addr_back_reg[14] ) is unused and will be removed from module draw.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:36 ; elapsed = 00:06:44 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:36 ; elapsed = 00:06:44 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:06:36 ; elapsed = 00:06:44 . Memory (MB): peak = 1355.246 ; gain = 1161.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:06:36 ; elapsed = 00:06:44 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:54 ; elapsed = 00:07:02 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:57 ; elapsed = 00:07:05 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:02 ; elapsed = 00:07:11 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:03 ; elapsed = 00:07:11 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:03 ; elapsed = 00:07:12 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:04 ; elapsed = 00:07:12 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     4|
|2     |CARRY4  |   623|
|3     |DSP48E1 |     5|
|4     |INV     |     1|
|5     |LUT1    |   787|
|6     |LUT2    |  1022|
|7     |LUT3    |   703|
|8     |LUT4    |   759|
|9     |LUT5    |   530|
|10    |LUT6    |  1879|
|11    |MUXF7   |   484|
|12    |MUXF8   |    11|
|13    |FDCE    |    40|
|14    |FDPE    |     9|
|15    |FDRE    |   610|
|16    |FDSE    |    32|
|17    |IBUF    |     6|
|18    |OBUF    |    24|
|19    |OBUFT   |    16|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------+----------------------------------------+------+
|      |Instance                              |Module                                  |Cells |
+------+--------------------------------------+----------------------------------------+------+
|1     |top                                   |                                        |  7545|
|2     |  button1                             |button                                  |  1992|
|3     |    Baud                              |Baud                                    |    41|
|4     |    Dsend                             |Dsend                                   |    59|
|5     |      TxD                             |TxD                                     |    13|
|6     |      pulse_en                        |one_pulse_18                            |     9|
|7     |        last_value_storage            |dffr_19                                 |     9|
|8     |    ReceiveBag                        |ReceiveBag                              |   101|
|9     |      pulse0                          |one_pulse_14                            |     4|
|10    |        last_value_storage            |dffr_17                                 |     4|
|11    |      pulse1                          |one_pulse_15                            |     4|
|12    |        last_value_storage            |dffr_16                                 |     4|
|13    |    RxD                               |RxD                                     |    39|
|14    |      one_pulse                       |one_pulse_12                            |     3|
|15    |        last_value_storage            |dffr_13                                 |     3|
|16    |    compute                           |compute                                 |  1722|
|17    |    jump                              |jump                                    |    30|
|18    |      one_pulse                       |one_pulse                               |     2|
|19    |        last_value_storage            |dffr                                    |     2|
|20    |  calScore_unit                       |calScore                                |    40|
|21    |  calculateXY_unit                    |calculateXY                             |   627|
|22    |  clkdiv_unit                         |clkdiv                                  |     4|
|23    |  draw_unit                           |draw                                    |  2043|
|24    |    bird_unit0                        |bird0                                   |   272|
|25    |      U0                              |dist_mem_gen_v8_0__parameterized0       |   272|
|26    |    bird_unit                         |bird                                    |   272|
|27    |      U0                              |dist_mem_gen_v8_0__parameterized2       |   272|
|28    |    bird_unit2                        |bird2                                   |   251|
|29    |      U0                              |dist_mem_gen_v8_0__parameterized4       |   251|
|30    |        \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_synth__parameterized1 |   250|
|31    |          \gen_rom.rom_inst           |rom__parameterized4                     |   250|
|32    |    pipe_unit                         |pipe                                    |   296|
|33    |      U0                              |dist_mem_gen_v8_0__parameterized6       |   296|
|34    |    back_unit                         |back                                    |   825|
|35    |      U0                              |dist_mem_gen_v8_0__parameterized8       |   825|
|36    |    calposition_back1                 |calpos_back                             |    30|
|37    |    calposition_back5                 |calpos_back_9                           |     1|
|38    |    calposition_back6                 |calpos_back_10                          |     1|
|39    |    calposition_back7                 |calpos_back_11                          |     1|
|40    |    calposition_bird0                 |calpos_bird                             |     1|
|41    |  expand1                             |expand                                  |     6|
|42    |  key1                                |pbdebounce                              |    51|
|43    |    m0                                |timer_1ms_8                             |    42|
|44    |  key2                                |pbdebounce_0                            |    52|
|45    |    m0                                |timer_1ms_7                             |    42|
|46    |  key3                                |pbdebounce_1                            |    51|
|47    |    m0                                |timer_1ms_6                             |    42|
|48    |  key4                                |pbdebounce_2                            |    52|
|49    |    m0                                |timer_1ms                               |    42|
|50    |  m0                                  |display                                 |    63|
|51    |  pipe1                               |pipeControl                             |   282|
|52    |  pipe2                               |pipeControl_3                           |   261|
|53    |  pipe3                               |pipeControl_4                           |   280|
|54    |  pipe4                               |pipeControl_5                           |   261|
|55    |  run_uint                            |running                                 |   274|
|56    |  status_unit                         |status                                  |   440|
|57    |  vsync_unit                          |vga_640x480                             |    92|
+------+--------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:04 ; elapsed = 00:07:12 . Memory (MB): peak = 1355.246 ; gain = 1161.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:06:55 . Memory (MB): peak = 1355.246 ; gain = 1064.449
Synthesis Optimization Complete : Time (s): cpu = 00:07:04 ; elapsed = 00:07:13 . Memory (MB): peak = 1355.246 ; gain = 1161.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 634 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 47 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 226 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:05 ; elapsed = 00:07:13 . Memory (MB): peak = 1355.246 ; gain = 1152.859
# write_checkpoint -noxdef top.dcp
# catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1355.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 28 13:55:33 2015...
