<<<<<<< HEAD
ARM GAS  /tmp/cck5lt1t.s 			page 1
=======
ARM GAS  /tmp/ccqCvedd.s 			page 1
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB1999:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** #include "menu.hpp"
  27:Core/Src/main.cpp **** #include "adc.hpp"
  28:Core/Src/main.cpp **** #include "stm32f4xx_hal_conf.h"
  29:Core/Src/main.cpp **** #include "pin.hpp"
  30:Core/Src/main.cpp **** #include "sa818.h"
<<<<<<< HEAD
ARM GAS  /tmp/cck5lt1t.s 			page 2


  31:Core/Src/main.cpp **** #include "uart.hpp"
=======
ARM GAS  /tmp/ccqCvedd.s 			page 2


  31:Core/Src/main.cpp **** #include "keyboard.hpp"
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
  32:Core/Src/main.cpp **** /* USER CODE END Includes */
  33:Core/Src/main.cpp **** 
  34:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** /* USER CODE END PTD */
  38:Core/Src/main.cpp **** 
  39:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  41:Core/Src/main.cpp **** /* USER CODE END PD */
  42:Core/Src/main.cpp **** 
  43:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  45:Core/Src/main.cpp **** 
  46:Core/Src/main.cpp **** /* USER CODE END PM */
  47:Core/Src/main.cpp **** 
  48:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  50:Core/Src/main.cpp **** 
  51:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  52:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  53:Core/Src/main.cpp **** 
  54:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  55:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  56:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  57:Core/Src/main.cpp **** 
  58:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  59:Core/Src/main.cpp **** 
  60:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  61:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  62:Core/Src/main.cpp **** 
  63:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  64:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  65:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  66:Core/Src/main.cpp **** 
<<<<<<< HEAD
  67:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  68:Core/Src/main.cpp **** 
  69:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  70:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_rx;
  71:Core/Src/main.cpp **** DMA_HandleTypeDef hdma_usart2_tx;
  72:Core/Src/main.cpp **** /* USER CODE END PV */
  73:Core/Src/main.cpp **** 
  74:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.cpp **** void SystemClock_Config(void);
  76:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  77:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  78:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  79:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  80:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  81:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  82:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  83:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  84:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
  85:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  86:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
  87:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
ARM GAS  /tmp/cck5lt1t.s 			page 3


  88:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  89:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  90:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  91:Core/Src/main.cpp **** 
  92:Core/Src/main.cpp **** /* USER CODE END PFP */
  93:Core/Src/main.cpp **** 
  94:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  95:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  96:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
  97:Core/Src/main.cpp **** menu menu1(&oled1);
  98:Core/Src/main.cpp **** adc adc_bat(&hadc1);
  99:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 100:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 101:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 102:Core/Src/main.cpp **** uart uart_pc(uart::uart1,115200);
 103:Core/Src/main.cpp **** sa818 sa8181(&uart_sa818, &radio_pd, &radio_ptt);
 104:Core/Src/main.cpp **** 
 105:Core/Src/main.cpp **** /* USER CODE END 0 */
 106:Core/Src/main.cpp **** 
 107:Core/Src/main.cpp **** /**
 108:Core/Src/main.cpp ****   * @brief  The application entry point.
 109:Core/Src/main.cpp ****   * @retval int
 110:Core/Src/main.cpp ****   */
 111:Core/Src/main.cpp **** int main(void)
 112:Core/Src/main.cpp **** {
 113:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 114:Core/Src/main.cpp **** 
 115:Core/Src/main.cpp ****   /* USER CODE END 1 */
 116:Core/Src/main.cpp **** 
 117:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 118:Core/Src/main.cpp **** 
 119:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 120:Core/Src/main.cpp ****   HAL_Init();
 121:Core/Src/main.cpp **** 
 122:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 123:Core/Src/main.cpp **** 
 124:Core/Src/main.cpp ****   /* USER CODE END Init */
 125:Core/Src/main.cpp **** 
 126:Core/Src/main.cpp ****   /* Configure the system clock */
 127:Core/Src/main.cpp ****   SystemClock_Config();
 128:Core/Src/main.cpp **** 
 129:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 130:Core/Src/main.cpp **** 
 131:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 132:Core/Src/main.cpp **** 
 133:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 134:Core/Src/main.cpp ****   MX_GPIO_Init();
 135:Core/Src/main.cpp ****   MX_I2C1_Init();
 136:Core/Src/main.cpp ****   MX_I2C3_Init();
 137:Core/Src/main.cpp ****   MX_I2S2_Init();
 138:Core/Src/main.cpp ****   MX_I2S3_Init();
 139:Core/Src/main.cpp ****   MX_I2S4_Init();
 140:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 141:Core/Src/main.cpp ****   MX_SPI1_Init();
 142:Core/Src/main.cpp ****   MX_SPI5_Init();
 143:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 144:Core/Src/main.cpp ****   MX_ADC1_Init();
ARM GAS  /tmp/cck5lt1t.s 			page 4


 145:Core/Src/main.cpp ****   MX_TIM10_Init();
 146:Core/Src/main.cpp ****   MX_TIM5_Init();
 147:Core/Src/main.cpp ****   MX_TIM9_Init();
 148:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 149:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3*2/4096,0);
 150:Core/Src/main.cpp ****   oled1.init();
 151:Core/Src/main.cpp ****   radio_pd.init();
 152:Core/Src/main.cpp ****   radio_ptt.init();
 153:Core/Src/main.cpp ****   
 154:Core/Src/main.cpp ****   /* USER CODE END 2 */
 155:Core/Src/main.cpp **** 
 156:Core/Src/main.cpp ****   /* Infinite loop */
 157:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 158:Core/Src/main.cpp ****   while (1)
 159:Core/Src/main.cpp ****   {
 160:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 161:Core/Src/main.cpp **** 
 162:Core/Src/main.cpp ****     
 163:Core/Src/main.cpp **** 
 164:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 165:Core/Src/main.cpp ****   }
 166:Core/Src/main.cpp ****   /* USER CODE END 3 */
 167:Core/Src/main.cpp **** }
 168:Core/Src/main.cpp **** 
 169:Core/Src/main.cpp **** /**x
 170:Core/Src/main.cpp ****   * @brief System Clock Configuration
 171:Core/Src/main.cpp ****   * @retval None
 172:Core/Src/main.cpp ****   */
 173:Core/Src/main.cpp **** void SystemClock_Config(void)
 174:Core/Src/main.cpp **** {
 175:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 176:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 177:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 178:Core/Src/main.cpp **** 
 179:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 180:Core/Src/main.cpp ****   */
 181:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 182:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 183:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 184:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 185:Core/Src/main.cpp ****   */
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 196:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 197:Core/Src/main.cpp ****   {
 198:Core/Src/main.cpp ****     Error_Handler();
 199:Core/Src/main.cpp ****   }
 200:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 201:Core/Src/main.cpp ****   */
ARM GAS  /tmp/cck5lt1t.s 			page 5


 202:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 203:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 208:Core/Src/main.cpp **** 
 209:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 210:Core/Src/main.cpp ****   {
 211:Core/Src/main.cpp ****     Error_Handler();
 212:Core/Src/main.cpp ****   }
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 217:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 218:Core/Src/main.cpp ****   {
 219:Core/Src/main.cpp ****     Error_Handler();
 220:Core/Src/main.cpp ****   }
 221:Core/Src/main.cpp **** }
 222:Core/Src/main.cpp **** 
 223:Core/Src/main.cpp **** /**
 224:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 225:Core/Src/main.cpp ****   * @param None
 226:Core/Src/main.cpp ****   * @retval None
 227:Core/Src/main.cpp ****   */
 228:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 229:Core/Src/main.cpp **** {
 230:Core/Src/main.cpp **** 
 231:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 232:Core/Src/main.cpp **** 
 233:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 234:Core/Src/main.cpp **** 
 235:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 236:Core/Src/main.cpp **** 
 237:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 238:Core/Src/main.cpp **** 
 239:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 240:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 241:Core/Src/main.cpp ****   */
 242:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 243:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 244:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 245:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 246:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 247:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 248:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 249:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 250:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 251:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 252:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 253:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 254:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 255:Core/Src/main.cpp ****   {
 256:Core/Src/main.cpp ****     Error_Handler();
 257:Core/Src/main.cpp ****   }
 258:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
ARM GAS  /tmp/cck5lt1t.s 			page 6


 259:Core/Src/main.cpp ****   */
 260:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
 261:Core/Src/main.cpp ****   sConfig.Rank = 1;
 262:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 263:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 264:Core/Src/main.cpp ****   {
 265:Core/Src/main.cpp ****     Error_Handler();
 266:Core/Src/main.cpp ****   }
 267:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 268:Core/Src/main.cpp **** 
 269:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 270:Core/Src/main.cpp **** 
 271:Core/Src/main.cpp **** }
 272:Core/Src/main.cpp **** 
 273:Core/Src/main.cpp **** /**
 274:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 275:Core/Src/main.cpp ****   * @param None
 276:Core/Src/main.cpp ****   * @retval None
 277:Core/Src/main.cpp ****   */
 278:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 279:Core/Src/main.cpp **** {
 280:Core/Src/main.cpp **** 
 281:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 282:Core/Src/main.cpp **** 
 283:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 284:Core/Src/main.cpp **** 
 285:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 286:Core/Src/main.cpp **** 
 287:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 288:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 289:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 290:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 291:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 292:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 293:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 294:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 295:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 296:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 297:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 298:Core/Src/main.cpp ****   {
 299:Core/Src/main.cpp ****     Error_Handler();
 300:Core/Src/main.cpp ****   }
 301:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 302:Core/Src/main.cpp **** 
 303:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 304:Core/Src/main.cpp **** 
 305:Core/Src/main.cpp **** }
 306:Core/Src/main.cpp **** 
 307:Core/Src/main.cpp **** /**
 308:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 309:Core/Src/main.cpp ****   * @param None
 310:Core/Src/main.cpp ****   * @retval None
 311:Core/Src/main.cpp ****   */
 312:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
 313:Core/Src/main.cpp **** {
 314:Core/Src/main.cpp **** 
 315:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
ARM GAS  /tmp/cck5lt1t.s 			page 7


 316:Core/Src/main.cpp **** 
 317:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
 318:Core/Src/main.cpp **** 
 319:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 320:Core/Src/main.cpp **** 
 321:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 322:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 323:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 324:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 325:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 326:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 327:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 328:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 329:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 330:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 331:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 332:Core/Src/main.cpp ****   {
 333:Core/Src/main.cpp ****     Error_Handler();
 334:Core/Src/main.cpp ****   }
 335:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 336:Core/Src/main.cpp **** 
 337:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 338:Core/Src/main.cpp **** 
 339:Core/Src/main.cpp **** }
 340:Core/Src/main.cpp **** 
 341:Core/Src/main.cpp **** /**
 342:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 343:Core/Src/main.cpp ****   * @param None
 344:Core/Src/main.cpp ****   * @retval None
 345:Core/Src/main.cpp ****   */
 346:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 347:Core/Src/main.cpp **** {
 348:Core/Src/main.cpp **** 
 349:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 350:Core/Src/main.cpp **** 
 351:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 352:Core/Src/main.cpp **** 
 353:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 354:Core/Src/main.cpp **** 
 355:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 356:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 357:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 358:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 359:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 360:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 361:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 362:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 363:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 364:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 365:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 366:Core/Src/main.cpp ****   {
 367:Core/Src/main.cpp ****     Error_Handler();
 368:Core/Src/main.cpp ****   }
 369:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
 370:Core/Src/main.cpp **** 
 371:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 372:Core/Src/main.cpp **** 
ARM GAS  /tmp/cck5lt1t.s 			page 8


 373:Core/Src/main.cpp **** }
 374:Core/Src/main.cpp **** 
 375:Core/Src/main.cpp **** /**
 376:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 377:Core/Src/main.cpp ****   * @param None
 378:Core/Src/main.cpp ****   * @retval None
 379:Core/Src/main.cpp ****   */
 380:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 381:Core/Src/main.cpp **** {
 382:Core/Src/main.cpp **** 
 383:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 384:Core/Src/main.cpp **** 
 385:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 386:Core/Src/main.cpp **** 
 387:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 388:Core/Src/main.cpp **** 
 389:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 390:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 391:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 392:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 393:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 394:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 395:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 396:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 397:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 398:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 399:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 400:Core/Src/main.cpp ****   {
 401:Core/Src/main.cpp ****     Error_Handler();
 402:Core/Src/main.cpp ****   }
 403:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 404:Core/Src/main.cpp **** 
 405:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 406:Core/Src/main.cpp **** 
 407:Core/Src/main.cpp **** }
 408:Core/Src/main.cpp **** 
 409:Core/Src/main.cpp **** /**
 410:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 411:Core/Src/main.cpp ****   * @param None
 412:Core/Src/main.cpp ****   * @retval None
 413:Core/Src/main.cpp ****   */
 414:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 415:Core/Src/main.cpp **** {
 416:Core/Src/main.cpp **** 
 417:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 418:Core/Src/main.cpp **** 
 419:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 420:Core/Src/main.cpp **** 
 421:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 422:Core/Src/main.cpp **** 
 423:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 424:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 425:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 426:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 427:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 428:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 429:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
ARM GAS  /tmp/cck5lt1t.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 431:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 432:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 433:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 434:Core/Src/main.cpp ****   {
 435:Core/Src/main.cpp ****     Error_Handler();
 436:Core/Src/main.cpp ****   }
 437:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 438:Core/Src/main.cpp **** 
 439:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 440:Core/Src/main.cpp **** 
 441:Core/Src/main.cpp **** }
 442:Core/Src/main.cpp **** 
 443:Core/Src/main.cpp **** /**
 444:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 445:Core/Src/main.cpp ****   * @param None
 446:Core/Src/main.cpp ****   * @retval None
 447:Core/Src/main.cpp ****   */
 448:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 449:Core/Src/main.cpp **** {
 450:Core/Src/main.cpp **** 
 451:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 452:Core/Src/main.cpp **** 
 453:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 454:Core/Src/main.cpp **** 
 455:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 456:Core/Src/main.cpp **** 
 457:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 458:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 459:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 460:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 461:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 462:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 463:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 464:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 465:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 466:Core/Src/main.cpp ****   {
 467:Core/Src/main.cpp ****     Error_Handler();
 468:Core/Src/main.cpp ****   }
 469:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 470:Core/Src/main.cpp ****   {
 471:Core/Src/main.cpp ****     Error_Handler();
 472:Core/Src/main.cpp ****   }
 473:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 474:Core/Src/main.cpp **** 
 475:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 476:Core/Src/main.cpp **** 
 477:Core/Src/main.cpp **** }
 478:Core/Src/main.cpp **** 
 479:Core/Src/main.cpp **** /**
 480:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 481:Core/Src/main.cpp ****   * @param None
 482:Core/Src/main.cpp ****   * @retval None
 483:Core/Src/main.cpp ****   */
 484:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 485:Core/Src/main.cpp **** {
 486:Core/Src/main.cpp **** 
ARM GAS  /tmp/cck5lt1t.s 			page 10


 487:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 488:Core/Src/main.cpp **** 
 489:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 490:Core/Src/main.cpp **** 
 491:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 492:Core/Src/main.cpp **** 
 493:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 494:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 495:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 496:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 497:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 498:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 499:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 500:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 501:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 502:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 503:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 504:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 505:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 506:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 507:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 508:Core/Src/main.cpp ****   {
 509:Core/Src/main.cpp ****     Error_Handler();
 510:Core/Src/main.cpp ****   }
 511:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 512:Core/Src/main.cpp **** 
 513:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 514:Core/Src/main.cpp **** 
 515:Core/Src/main.cpp **** }
 516:Core/Src/main.cpp **** 
 517:Core/Src/main.cpp **** /**
 518:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 519:Core/Src/main.cpp ****   * @param None
 520:Core/Src/main.cpp ****   * @retval None
 521:Core/Src/main.cpp ****   */
 522:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 523:Core/Src/main.cpp **** {
 524:Core/Src/main.cpp **** 
 525:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 526:Core/Src/main.cpp **** 
 527:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 528:Core/Src/main.cpp **** 
 529:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 530:Core/Src/main.cpp **** 
 531:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 532:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 533:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 534:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 535:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 536:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 537:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 538:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 539:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 540:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 541:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 542:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 543:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /tmp/cck5lt1t.s 			page 11


 544:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 545:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 546:Core/Src/main.cpp ****   {
 547:Core/Src/main.cpp ****     Error_Handler();
 548:Core/Src/main.cpp ****   }
 549:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 550:Core/Src/main.cpp **** 
 551:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 552:Core/Src/main.cpp **** 
 553:Core/Src/main.cpp **** }
 554:Core/Src/main.cpp **** 
 555:Core/Src/main.cpp **** /**
 556:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 557:Core/Src/main.cpp ****   * @param None
 558:Core/Src/main.cpp ****   * @retval None
 559:Core/Src/main.cpp ****   */
 560:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 561:Core/Src/main.cpp **** {
 562:Core/Src/main.cpp **** 
 563:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 564:Core/Src/main.cpp **** 
 565:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 566:Core/Src/main.cpp **** 
 567:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 568:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 569:Core/Src/main.cpp **** 
 570:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 571:Core/Src/main.cpp **** 
 572:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 573:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 574:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 575:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 576:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 577:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 578:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 579:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 580:Core/Src/main.cpp ****   {
 581:Core/Src/main.cpp ****     Error_Handler();
 582:Core/Src/main.cpp ****   }
 583:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 584:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 585:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 586:Core/Src/main.cpp ****   {
 587:Core/Src/main.cpp ****     Error_Handler();
 588:Core/Src/main.cpp ****   }
 589:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 590:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 591:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 592:Core/Src/main.cpp ****   {
 593:Core/Src/main.cpp ****     Error_Handler();
 594:Core/Src/main.cpp ****   }
 595:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 596:Core/Src/main.cpp **** 
 597:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
 598:Core/Src/main.cpp **** 
 599:Core/Src/main.cpp **** }
 600:Core/Src/main.cpp **** 
ARM GAS  /tmp/cck5lt1t.s 			page 12


 601:Core/Src/main.cpp **** /**
 602:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
 603:Core/Src/main.cpp ****   * @param None
 604:Core/Src/main.cpp ****   * @retval None
 605:Core/Src/main.cpp ****   */
 606:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 607:Core/Src/main.cpp **** {
 608:Core/Src/main.cpp **** 
 609:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 610:Core/Src/main.cpp **** 
 611:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 612:Core/Src/main.cpp **** 
 613:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 614:Core/Src/main.cpp **** 
 615:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 616:Core/Src/main.cpp **** 
 617:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 618:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 619:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 620:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 621:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 622:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 623:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 624:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 625:Core/Src/main.cpp ****   {
 626:Core/Src/main.cpp ****     Error_Handler();
 627:Core/Src/main.cpp ****   }
 628:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 629:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 630:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 631:Core/Src/main.cpp ****   {
 632:Core/Src/main.cpp ****     Error_Handler();
 633:Core/Src/main.cpp ****   }
 634:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 635:Core/Src/main.cpp **** 
 636:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 637:Core/Src/main.cpp **** 
 638:Core/Src/main.cpp **** }
 639:Core/Src/main.cpp **** 
 640:Core/Src/main.cpp **** /**
 641:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 642:Core/Src/main.cpp ****   * @param None
 643:Core/Src/main.cpp ****   * @retval None
 644:Core/Src/main.cpp ****   */
 645:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 646:Core/Src/main.cpp **** {
 647:Core/Src/main.cpp **** 
 648:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 649:Core/Src/main.cpp **** 
 650:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 651:Core/Src/main.cpp **** 
 652:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 653:Core/Src/main.cpp **** 
 654:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 655:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 656:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 657:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/cck5lt1t.s 			page 13


 658:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 659:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 660:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 661:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 662:Core/Src/main.cpp ****   {
 663:Core/Src/main.cpp ****     Error_Handler();
 664:Core/Src/main.cpp ****   }
 665:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 666:Core/Src/main.cpp **** 
 667:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 668:Core/Src/main.cpp **** 
 669:Core/Src/main.cpp **** }
 670:Core/Src/main.cpp **** 
 671:Core/Src/main.cpp **** /**
 672:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 673:Core/Src/main.cpp ****   * @param None
 674:Core/Src/main.cpp ****   * @retval None
 675:Core/Src/main.cpp ****   */
 676:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 677:Core/Src/main.cpp **** {
 678:Core/Src/main.cpp **** 
 679:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 680:Core/Src/main.cpp **** 
 681:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 682:Core/Src/main.cpp **** 
 683:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 684:Core/Src/main.cpp **** 
 685:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 686:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 687:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 688:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 694:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 695:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 696:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 697:Core/Src/main.cpp ****   {
 698:Core/Src/main.cpp ****     Error_Handler();
 699:Core/Src/main.cpp ****   }
 700:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 701:Core/Src/main.cpp **** 
 702:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 703:Core/Src/main.cpp **** 
 704:Core/Src/main.cpp **** }
 705:Core/Src/main.cpp **** 
 706:Core/Src/main.cpp **** /**
 707:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 708:Core/Src/main.cpp ****   * @param None
 709:Core/Src/main.cpp ****   * @retval None
 710:Core/Src/main.cpp ****   */
 711:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 712:Core/Src/main.cpp **** {
  29              		.loc 1 712 1 view -0
=======
  67:Core/Src/main.cpp **** UART_HandleTypeDef huart1;
  68:Core/Src/main.cpp **** UART_HandleTypeDef huart2;
  69:Core/Src/main.cpp **** UART_HandleTypeDef huart6;
  70:Core/Src/main.cpp **** 
  71:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  72:Core/Src/main.cpp **** 
  73:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  74:Core/Src/main.cpp **** 
  75:Core/Src/main.cpp **** /* USER CODE END PV */
  76:Core/Src/main.cpp **** 
  77:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  78:Core/Src/main.cpp **** void SystemClock_Config(void);
  79:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  80:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  81:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  82:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  83:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  84:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  85:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  86:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  87:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
ARM GAS  /tmp/ccqCvedd.s 			page 3


  88:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void);
  89:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void);
  90:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void);
  91:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  92:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
  93:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
  94:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  95:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  96:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  97:Core/Src/main.cpp **** 
  98:Core/Src/main.cpp **** /* USER CODE END PFP */
  99:Core/Src/main.cpp **** 
 100:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
 101:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
 102:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
 103:Core/Src/main.cpp **** menu menu1(&oled1);
 104:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 105:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 106:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 107:Core/Src/main.cpp **** sa818 sa8181(&huart2, &radio_pd, &radio_ptt);
 108:Core/Src/main.cpp **** /* USER CODE END 0 */
 109:Core/Src/main.cpp **** 
 110:Core/Src/main.cpp **** /**
 111:Core/Src/main.cpp ****   * @brief  The application entry point.
 112:Core/Src/main.cpp ****   * @retval int
 113:Core/Src/main.cpp ****   */
 114:Core/Src/main.cpp **** int main(void)
 115:Core/Src/main.cpp **** {
 116:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 117:Core/Src/main.cpp **** 
 118:Core/Src/main.cpp ****   /* USER CODE END 1 */
 119:Core/Src/main.cpp **** 
 120:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 121:Core/Src/main.cpp **** 
 122:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 123:Core/Src/main.cpp ****   HAL_Init();
 124:Core/Src/main.cpp **** 
 125:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 126:Core/Src/main.cpp **** 
 127:Core/Src/main.cpp ****   /* USER CODE END Init */
 128:Core/Src/main.cpp **** 
 129:Core/Src/main.cpp ****   /* Configure the system clock */
 130:Core/Src/main.cpp ****   SystemClock_Config();
 131:Core/Src/main.cpp **** 
 132:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 133:Core/Src/main.cpp **** 
 134:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 135:Core/Src/main.cpp **** 
 136:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 137:Core/Src/main.cpp ****   MX_GPIO_Init();
 138:Core/Src/main.cpp ****   MX_I2C1_Init();
 139:Core/Src/main.cpp ****   MX_I2C3_Init();
 140:Core/Src/main.cpp ****   MX_I2S2_Init();
 141:Core/Src/main.cpp ****   MX_I2S3_Init();
 142:Core/Src/main.cpp ****   MX_I2S4_Init();
 143:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 144:Core/Src/main.cpp ****   MX_SPI1_Init();
ARM GAS  /tmp/ccqCvedd.s 			page 4


 145:Core/Src/main.cpp ****   MX_SPI5_Init();
 146:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 147:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 148:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 149:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 150:Core/Src/main.cpp ****   MX_ADC1_Init();
 151:Core/Src/main.cpp ****   MX_TIM10_Init();
 152:Core/Src/main.cpp ****   MX_TIM5_Init();
 153:Core/Src/main.cpp ****   MX_TIM9_Init();
 154:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 155:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3*2/4096,0);
 156:Core/Src/main.cpp ****   oled1.init();
 157:Core/Src/main.cpp ****   radio_pd.init();
 158:Core/Src/main.cpp ****   radio_ptt.init();
 159:Core/Src/main.cpp **** 
 160:Core/Src/main.cpp ****   /* USER CODE END 2 */
 161:Core/Src/main.cpp **** 
 162:Core/Src/main.cpp ****   /* Infinite loop */
 163:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 164:Core/Src/main.cpp ****   while (1)
 165:Core/Src/main.cpp ****   {
 166:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 167:Core/Src/main.cpp **** 
 168:Core/Src/main.cpp ****     
 169:Core/Src/main.cpp **** 
 170:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 171:Core/Src/main.cpp ****   }
 172:Core/Src/main.cpp ****   /* USER CODE END 3 */
 173:Core/Src/main.cpp **** }
 174:Core/Src/main.cpp **** 
 175:Core/Src/main.cpp **** /**
 176:Core/Src/main.cpp ****   * @brief System Clock Configuration
 177:Core/Src/main.cpp ****   * @retval None
 178:Core/Src/main.cpp ****   */
 179:Core/Src/main.cpp **** void SystemClock_Config(void)
 180:Core/Src/main.cpp **** {
 181:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 182:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 183:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 184:Core/Src/main.cpp **** 
 185:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 186:Core/Src/main.cpp ****   */
 187:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 188:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 189:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 190:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 191:Core/Src/main.cpp ****   */
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 198:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 199:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 200:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 201:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
ARM GAS  /tmp/ccqCvedd.s 			page 5


 202:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 203:Core/Src/main.cpp ****   {
 204:Core/Src/main.cpp ****     Error_Handler();
 205:Core/Src/main.cpp ****   }
 206:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 207:Core/Src/main.cpp ****   */
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 209:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 210:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 211:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 212:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 213:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 214:Core/Src/main.cpp **** 
 215:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 216:Core/Src/main.cpp ****   {
 217:Core/Src/main.cpp ****     Error_Handler();
 218:Core/Src/main.cpp ****   }
 219:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 220:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 221:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 222:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 223:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 224:Core/Src/main.cpp ****   {
 225:Core/Src/main.cpp ****     Error_Handler();
 226:Core/Src/main.cpp ****   }
 227:Core/Src/main.cpp **** }
 228:Core/Src/main.cpp **** 
 229:Core/Src/main.cpp **** /**
 230:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 231:Core/Src/main.cpp ****   * @param None
 232:Core/Src/main.cpp ****   * @retval None
 233:Core/Src/main.cpp ****   */
 234:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 235:Core/Src/main.cpp **** {
 236:Core/Src/main.cpp **** 
 237:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 238:Core/Src/main.cpp **** 
 239:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 240:Core/Src/main.cpp **** 
 241:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 242:Core/Src/main.cpp **** 
 243:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 244:Core/Src/main.cpp **** 
 245:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 246:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 247:Core/Src/main.cpp ****   */
 248:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 249:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 250:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 251:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 252:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 253:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 254:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 255:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 256:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 257:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 258:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
ARM GAS  /tmp/ccqCvedd.s 			page 6


 259:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 260:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 261:Core/Src/main.cpp ****   {
 262:Core/Src/main.cpp ****     Error_Handler();
 263:Core/Src/main.cpp ****   }
 264:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 265:Core/Src/main.cpp ****   */
 266:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
 267:Core/Src/main.cpp ****   sConfig.Rank = 1;
 268:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 269:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 270:Core/Src/main.cpp ****   {
 271:Core/Src/main.cpp ****     Error_Handler();
 272:Core/Src/main.cpp ****   }
 273:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 274:Core/Src/main.cpp **** 
 275:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 276:Core/Src/main.cpp **** 
 277:Core/Src/main.cpp **** }
 278:Core/Src/main.cpp **** 
 279:Core/Src/main.cpp **** /**
 280:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 281:Core/Src/main.cpp ****   * @param None
 282:Core/Src/main.cpp ****   * @retval None
 283:Core/Src/main.cpp ****   */
 284:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 285:Core/Src/main.cpp **** {
 286:Core/Src/main.cpp **** 
 287:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 288:Core/Src/main.cpp **** 
 289:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 290:Core/Src/main.cpp **** 
 291:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 292:Core/Src/main.cpp **** 
 293:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 294:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 295:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 296:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 297:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 298:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 299:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 300:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 301:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 302:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 303:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 304:Core/Src/main.cpp ****   {
 305:Core/Src/main.cpp ****     Error_Handler();
 306:Core/Src/main.cpp ****   }
 307:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 308:Core/Src/main.cpp **** 
 309:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 310:Core/Src/main.cpp **** 
 311:Core/Src/main.cpp **** }
 312:Core/Src/main.cpp **** 
 313:Core/Src/main.cpp **** /**
 314:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 315:Core/Src/main.cpp ****   * @param None
ARM GAS  /tmp/ccqCvedd.s 			page 7


 316:Core/Src/main.cpp ****   * @retval None
 317:Core/Src/main.cpp ****   */
 318:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
 319:Core/Src/main.cpp **** {
 320:Core/Src/main.cpp **** 
 321:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
 322:Core/Src/main.cpp **** 
 323:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
 324:Core/Src/main.cpp **** 
 325:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 326:Core/Src/main.cpp **** 
 327:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 328:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 329:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 330:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 331:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 332:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 333:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 334:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 335:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 336:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 337:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 338:Core/Src/main.cpp ****   {
 339:Core/Src/main.cpp ****     Error_Handler();
 340:Core/Src/main.cpp ****   }
 341:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 342:Core/Src/main.cpp **** 
 343:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 344:Core/Src/main.cpp **** 
 345:Core/Src/main.cpp **** }
 346:Core/Src/main.cpp **** 
 347:Core/Src/main.cpp **** /**
 348:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 349:Core/Src/main.cpp ****   * @param None
 350:Core/Src/main.cpp ****   * @retval None
 351:Core/Src/main.cpp ****   */
 352:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 353:Core/Src/main.cpp **** {
 354:Core/Src/main.cpp **** 
 355:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 356:Core/Src/main.cpp **** 
 357:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 358:Core/Src/main.cpp **** 
 359:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 360:Core/Src/main.cpp **** 
 361:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 362:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 363:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 364:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 365:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 366:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 367:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 368:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 369:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 370:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 371:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 372:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccqCvedd.s 			page 8


 373:Core/Src/main.cpp ****     Error_Handler();
 374:Core/Src/main.cpp ****   }
 375:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
 376:Core/Src/main.cpp **** 
 377:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 378:Core/Src/main.cpp **** 
 379:Core/Src/main.cpp **** }
 380:Core/Src/main.cpp **** 
 381:Core/Src/main.cpp **** /**
 382:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 383:Core/Src/main.cpp ****   * @param None
 384:Core/Src/main.cpp ****   * @retval None
 385:Core/Src/main.cpp ****   */
 386:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 387:Core/Src/main.cpp **** {
 388:Core/Src/main.cpp **** 
 389:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 390:Core/Src/main.cpp **** 
 391:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 392:Core/Src/main.cpp **** 
 393:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 394:Core/Src/main.cpp **** 
 395:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 396:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 397:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 398:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 399:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 400:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 401:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 402:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 403:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 404:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 405:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 406:Core/Src/main.cpp ****   {
 407:Core/Src/main.cpp ****     Error_Handler();
 408:Core/Src/main.cpp ****   }
 409:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 410:Core/Src/main.cpp **** 
 411:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 412:Core/Src/main.cpp **** 
 413:Core/Src/main.cpp **** }
 414:Core/Src/main.cpp **** 
 415:Core/Src/main.cpp **** /**
 416:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 417:Core/Src/main.cpp ****   * @param None
 418:Core/Src/main.cpp ****   * @retval None
 419:Core/Src/main.cpp ****   */
 420:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 421:Core/Src/main.cpp **** {
 422:Core/Src/main.cpp **** 
 423:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 424:Core/Src/main.cpp **** 
 425:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 426:Core/Src/main.cpp **** 
 427:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 428:Core/Src/main.cpp **** 
 429:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
ARM GAS  /tmp/ccqCvedd.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 431:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 432:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 433:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 434:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 435:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 436:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 437:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 438:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 439:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 440:Core/Src/main.cpp ****   {
 441:Core/Src/main.cpp ****     Error_Handler();
 442:Core/Src/main.cpp ****   }
 443:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 444:Core/Src/main.cpp **** 
 445:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 446:Core/Src/main.cpp **** 
 447:Core/Src/main.cpp **** }
 448:Core/Src/main.cpp **** 
 449:Core/Src/main.cpp **** /**
 450:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 451:Core/Src/main.cpp ****   * @param None
 452:Core/Src/main.cpp ****   * @retval None
 453:Core/Src/main.cpp ****   */
 454:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 455:Core/Src/main.cpp **** {
 456:Core/Src/main.cpp **** 
 457:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 458:Core/Src/main.cpp **** 
 459:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 460:Core/Src/main.cpp **** 
 461:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 462:Core/Src/main.cpp **** 
 463:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 464:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 465:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 466:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 467:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 468:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 469:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 470:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 471:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 472:Core/Src/main.cpp ****   {
 473:Core/Src/main.cpp ****     Error_Handler();
 474:Core/Src/main.cpp ****   }
 475:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 476:Core/Src/main.cpp ****   {
 477:Core/Src/main.cpp ****     Error_Handler();
 478:Core/Src/main.cpp ****   }
 479:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 480:Core/Src/main.cpp **** 
 481:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 482:Core/Src/main.cpp **** 
 483:Core/Src/main.cpp **** }
 484:Core/Src/main.cpp **** 
 485:Core/Src/main.cpp **** /**
 486:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
ARM GAS  /tmp/ccqCvedd.s 			page 10


 487:Core/Src/main.cpp ****   * @param None
 488:Core/Src/main.cpp ****   * @retval None
 489:Core/Src/main.cpp ****   */
 490:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 491:Core/Src/main.cpp **** {
 492:Core/Src/main.cpp **** 
 493:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 494:Core/Src/main.cpp **** 
 495:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 496:Core/Src/main.cpp **** 
 497:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 498:Core/Src/main.cpp **** 
 499:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 500:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 501:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 502:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 503:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 504:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 505:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 506:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 507:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 508:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 509:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 510:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 511:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 512:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 513:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 514:Core/Src/main.cpp ****   {
 515:Core/Src/main.cpp ****     Error_Handler();
 516:Core/Src/main.cpp ****   }
 517:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 518:Core/Src/main.cpp **** 
 519:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 520:Core/Src/main.cpp **** 
 521:Core/Src/main.cpp **** }
 522:Core/Src/main.cpp **** 
 523:Core/Src/main.cpp **** /**
 524:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 525:Core/Src/main.cpp ****   * @param None
 526:Core/Src/main.cpp ****   * @retval None
 527:Core/Src/main.cpp ****   */
 528:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 529:Core/Src/main.cpp **** {
 530:Core/Src/main.cpp **** 
 531:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 532:Core/Src/main.cpp **** 
 533:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 534:Core/Src/main.cpp **** 
 535:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 536:Core/Src/main.cpp **** 
 537:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 538:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 539:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 540:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 541:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 542:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 543:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
ARM GAS  /tmp/ccqCvedd.s 			page 11


 544:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 545:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 546:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 547:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 548:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 549:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 550:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 551:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 552:Core/Src/main.cpp ****   {
 553:Core/Src/main.cpp ****     Error_Handler();
 554:Core/Src/main.cpp ****   }
 555:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 556:Core/Src/main.cpp **** 
 557:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 558:Core/Src/main.cpp **** 
 559:Core/Src/main.cpp **** }
 560:Core/Src/main.cpp **** 
 561:Core/Src/main.cpp **** /**
 562:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 563:Core/Src/main.cpp ****   * @param None
 564:Core/Src/main.cpp ****   * @retval None
 565:Core/Src/main.cpp ****   */
 566:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 567:Core/Src/main.cpp **** {
 568:Core/Src/main.cpp **** 
 569:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 570:Core/Src/main.cpp **** 
 571:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 572:Core/Src/main.cpp **** 
 573:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 574:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 575:Core/Src/main.cpp **** 
 576:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 577:Core/Src/main.cpp **** 
 578:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 579:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 580:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 581:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 582:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 583:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 584:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 585:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 586:Core/Src/main.cpp ****   {
 587:Core/Src/main.cpp ****     Error_Handler();
 588:Core/Src/main.cpp ****   }
 589:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 590:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 591:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 592:Core/Src/main.cpp ****   {
 593:Core/Src/main.cpp ****     Error_Handler();
 594:Core/Src/main.cpp ****   }
 595:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 596:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 597:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 598:Core/Src/main.cpp ****   {
 599:Core/Src/main.cpp ****     Error_Handler();
 600:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccqCvedd.s 			page 12


 601:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 602:Core/Src/main.cpp **** 
 603:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
 604:Core/Src/main.cpp **** 
 605:Core/Src/main.cpp **** }
 606:Core/Src/main.cpp **** 
 607:Core/Src/main.cpp **** /**
 608:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
 609:Core/Src/main.cpp ****   * @param None
 610:Core/Src/main.cpp ****   * @retval None
 611:Core/Src/main.cpp ****   */
 612:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 613:Core/Src/main.cpp **** {
 614:Core/Src/main.cpp **** 
 615:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 616:Core/Src/main.cpp **** 
 617:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 618:Core/Src/main.cpp **** 
 619:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 620:Core/Src/main.cpp **** 
 621:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 622:Core/Src/main.cpp **** 
 623:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 624:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 625:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 626:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 627:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 628:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 629:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 630:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 631:Core/Src/main.cpp ****   {
 632:Core/Src/main.cpp ****     Error_Handler();
 633:Core/Src/main.cpp ****   }
 634:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 635:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 636:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 637:Core/Src/main.cpp ****   {
 638:Core/Src/main.cpp ****     Error_Handler();
 639:Core/Src/main.cpp ****   }
 640:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 641:Core/Src/main.cpp **** 
 642:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 643:Core/Src/main.cpp **** 
 644:Core/Src/main.cpp **** }
 645:Core/Src/main.cpp **** 
 646:Core/Src/main.cpp **** /**
 647:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 648:Core/Src/main.cpp ****   * @param None
 649:Core/Src/main.cpp ****   * @retval None
 650:Core/Src/main.cpp ****   */
 651:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 652:Core/Src/main.cpp **** {
 653:Core/Src/main.cpp **** 
 654:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 655:Core/Src/main.cpp **** 
 656:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 657:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccqCvedd.s 			page 13


 658:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 659:Core/Src/main.cpp **** 
 660:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 661:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 662:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 663:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 664:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 665:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 666:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 667:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 668:Core/Src/main.cpp ****   {
 669:Core/Src/main.cpp ****     Error_Handler();
 670:Core/Src/main.cpp ****   }
 671:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 672:Core/Src/main.cpp **** 
 673:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 674:Core/Src/main.cpp **** 
 675:Core/Src/main.cpp **** }
 676:Core/Src/main.cpp **** 
 677:Core/Src/main.cpp **** /**
 678:Core/Src/main.cpp ****   * @brief USART1 Initialization Function
 679:Core/Src/main.cpp ****   * @param None
 680:Core/Src/main.cpp ****   * @retval None
 681:Core/Src/main.cpp ****   */
 682:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void)
 683:Core/Src/main.cpp **** {
 684:Core/Src/main.cpp **** 
 685:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 0 */
 686:Core/Src/main.cpp **** 
 687:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 0 */
 688:Core/Src/main.cpp **** 
 689:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 1 */
 690:Core/Src/main.cpp **** 
 691:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 1 */
 692:Core/Src/main.cpp ****   huart1.Instance = USART1;
 693:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 694:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 695:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 696:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 697:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 698:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 699:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 700:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 701:Core/Src/main.cpp ****   {
 702:Core/Src/main.cpp ****     Error_Handler();
 703:Core/Src/main.cpp ****   }
 704:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 2 */
 705:Core/Src/main.cpp **** 
 706:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 2 */
 707:Core/Src/main.cpp **** 
 708:Core/Src/main.cpp **** }
 709:Core/Src/main.cpp **** 
 710:Core/Src/main.cpp **** /**
 711:Core/Src/main.cpp ****   * @brief USART2 Initialization Function
 712:Core/Src/main.cpp ****   * @param None
 713:Core/Src/main.cpp ****   * @retval None
 714:Core/Src/main.cpp ****   */
ARM GAS  /tmp/ccqCvedd.s 			page 14


 715:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void)
 716:Core/Src/main.cpp **** {
 717:Core/Src/main.cpp **** 
 718:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 0 */
 719:Core/Src/main.cpp **** 
 720:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 0 */
 721:Core/Src/main.cpp **** 
 722:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 1 */
 723:Core/Src/main.cpp **** 
 724:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 1 */
 725:Core/Src/main.cpp ****   huart2.Instance = USART2;
 726:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 727:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 728:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 729:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 730:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 731:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 732:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 733:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 734:Core/Src/main.cpp ****   {
 735:Core/Src/main.cpp ****     Error_Handler();
 736:Core/Src/main.cpp ****   }
 737:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 2 */
 738:Core/Src/main.cpp **** 
 739:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 2 */
 740:Core/Src/main.cpp **** 
 741:Core/Src/main.cpp **** }
 742:Core/Src/main.cpp **** 
 743:Core/Src/main.cpp **** /**
 744:Core/Src/main.cpp ****   * @brief USART6 Initialization Function
 745:Core/Src/main.cpp ****   * @param None
 746:Core/Src/main.cpp ****   * @retval None
 747:Core/Src/main.cpp ****   */
 748:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void)
 749:Core/Src/main.cpp **** {
 750:Core/Src/main.cpp **** 
 751:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 0 */
 752:Core/Src/main.cpp **** 
 753:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 0 */
 754:Core/Src/main.cpp **** 
 755:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 1 */
 756:Core/Src/main.cpp **** 
 757:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 1 */
 758:Core/Src/main.cpp ****   huart6.Instance = USART6;
 759:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 760:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 761:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 762:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 763:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 764:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 765:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 766:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 767:Core/Src/main.cpp ****   {
 768:Core/Src/main.cpp ****     Error_Handler();
 769:Core/Src/main.cpp ****   }
 770:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 2 */
 771:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccqCvedd.s 			page 15


 772:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 2 */
 773:Core/Src/main.cpp **** 
 774:Core/Src/main.cpp **** }
 775:Core/Src/main.cpp **** 
 776:Core/Src/main.cpp **** /**
 777:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 778:Core/Src/main.cpp ****   * @param None
 779:Core/Src/main.cpp ****   * @retval None
 780:Core/Src/main.cpp ****   */
 781:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 782:Core/Src/main.cpp **** {
 783:Core/Src/main.cpp **** 
 784:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 785:Core/Src/main.cpp **** 
 786:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 787:Core/Src/main.cpp **** 
 788:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 789:Core/Src/main.cpp **** 
 790:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 797:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 798:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 799:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 802:Core/Src/main.cpp ****   {
 803:Core/Src/main.cpp ****     Error_Handler();
 804:Core/Src/main.cpp ****   }
 805:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 806:Core/Src/main.cpp **** 
 807:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 808:Core/Src/main.cpp **** 
 809:Core/Src/main.cpp **** }
 810:Core/Src/main.cpp **** 
 811:Core/Src/main.cpp **** /**
 812:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 813:Core/Src/main.cpp ****   * @param None
 814:Core/Src/main.cpp ****   * @retval None
 815:Core/Src/main.cpp ****   */
 816:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 817:Core/Src/main.cpp **** {
  29              		.loc 1 817 1 view -0
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
  30              		.cfi_startproc
ARM GAS  /tmp/cck5lt1t.s 			page 14


  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
<<<<<<< HEAD
=======
ARM GAS  /tmp/ccqCvedd.s 			page 16


>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.pad #52
  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
<<<<<<< HEAD
 713:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 713 3 view .LVU1
  47              		.loc 1 713 20 is_stmt 0 view .LVU2
=======
 818:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 818 3 view .LVU1
  47              		.loc 1 818 20 is_stmt 0 view .LVU2
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
<<<<<<< HEAD
 714:Core/Src/main.cpp **** 
 715:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 716:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 716 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 716 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 716 3 view .LVU5
=======
 819:Core/Src/main.cpp **** 
 820:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 821:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 821 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 821 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 821 3 view .LVU5
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
  59 0012 3A4B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
<<<<<<< HEAD
  63              		.loc 1 716 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 716 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 717:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 717 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 717 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 717 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 717 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 717 3 view .LVU12
ARM GAS  /tmp/cck5lt1t.s 			page 15


  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 718:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 718 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 718 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 718 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 718 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 718 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 719:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 719 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 719 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 719 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 719 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 719 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 720:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 720 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 720 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 720 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 720 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 720 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 721:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 721 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 721 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 721 3 view .LVU30
=======
  63              		.loc 1 821 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 821 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 822:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 822 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 822 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 822 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 822 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 822 3 view .LVU12
  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 823:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 823 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 823 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 823 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccqCvedd.s 			page 17


  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 823 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 823 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 824:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 824 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 824 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 824 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 824 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 824 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 825:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 825 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 825 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 825 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 825 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 825 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 826:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 826 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 826 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 826 3 view .LVU30
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 135 0078 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/cck5lt1t.s 			page 16


 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
<<<<<<< HEAD
 138              		.loc 1 721 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 721 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 722:Core/Src/main.cpp **** 
 723:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 724:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 724 3 view .LVU33
 146              		.loc 1 724 20 is_stmt 0 view .LVU34
=======
 138              		.loc 1 826 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 826 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
ARM GAS  /tmp/ccqCvedd.s 			page 18


 827:Core/Src/main.cpp **** 
 828:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 829:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 829 3 view .LVU33
 146              		.loc 1 829 20 is_stmt 0 view .LVU34
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 147 008a 1D4F     		ldr	r7, .L3+4
 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
<<<<<<< HEAD
 725:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 726:Core/Src/main.cpp **** 
 727:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 728:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 728 3 is_stmt 1 view .LVU35
 154              		.loc 1 728 20 is_stmt 0 view .LVU36
=======
 830:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 831:Core/Src/main.cpp **** 
 832:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 833:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 833 3 is_stmt 1 view .LVU35
 154              		.loc 1 833 20 is_stmt 0 view .LVU36
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 155 0098 1A4D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 47F61101 		movw	r1, #30737
 158 00a0 2846     		mov	r0, r5
 159 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
<<<<<<< HEAD
 729:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 730:Core/Src/main.cpp **** 
 731:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 732:Core/Src/main.cpp ****                            PE9 PE10 */
 733:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 733 3 is_stmt 1 view .LVU37
 162              		.loc 1 733 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 734:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 735:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 735 3 is_stmt 1 view .LVU39
 166              		.loc 1 735 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 736:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 736 3 is_stmt 1 view .LVU41
 170              		.loc 1 736 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 737:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 737 3 is_stmt 1 view .LVU43
 173              		.loc 1 737 25 is_stmt 0 view .LVU44
 174 00b2 0A94     		str	r4, [sp, #40]
 738:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 738 3 is_stmt 1 view .LVU45
ARM GAS  /tmp/cck5lt1t.s 			page 17


 176              		.loc 1 738 16 is_stmt 0 view .LVU46
=======
 834:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 835:Core/Src/main.cpp **** 
 836:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 837:Core/Src/main.cpp ****                            PE9 PE10 */
 838:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 838 3 is_stmt 1 view .LVU37
 162              		.loc 1 838 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 839:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 840:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 840 3 is_stmt 1 view .LVU39
 166              		.loc 1 840 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 841:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 841 3 is_stmt 1 view .LVU41
 170              		.loc 1 841 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 842:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 842 3 is_stmt 1 view .LVU43
 173              		.loc 1 842 25 is_stmt 0 view .LVU44
 174 00b2 0A94     		str	r4, [sp, #40]
 843:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 843 3 is_stmt 1 view .LVU45
 176              		.loc 1 843 16 is_stmt 0 view .LVU46
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 177 00b4 07A9     		add	r1, sp, #28
 178 00b6 3846     		mov	r0, r7
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
<<<<<<< HEAD
 739:Core/Src/main.cpp **** 
 740:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 741:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 741 3 is_stmt 1 view .LVU47
 182              		.loc 1 741 23 is_stmt 0 view .LVU48
 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
 742:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 742 3 is_stmt 1 view .LVU49
 186              		.loc 1 742 24 is_stmt 0 view .LVU50
 187 00c2 0894     		str	r4, [sp, #32]
 743:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 188              		.loc 1 743 3 is_stmt 1 view .LVU51
 189              		.loc 1 743 24 is_stmt 0 view .LVU52
 190 00c4 0223     		movs	r3, #2
 191 00c6 0993     		str	r3, [sp, #36]
 744:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 744 3 is_stmt 1 view .LVU53
 193              		.loc 1 744 16 is_stmt 0 view .LVU54
=======
 844:Core/Src/main.cpp **** 
 845:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 846:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 846 3 is_stmt 1 view .LVU47
ARM GAS  /tmp/ccqCvedd.s 			page 19


 182              		.loc 1 846 23 is_stmt 0 view .LVU48
 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
 847:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 847 3 is_stmt 1 view .LVU49
 186              		.loc 1 847 24 is_stmt 0 view .LVU50
 187 00c2 0894     		str	r4, [sp, #32]
 848:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 188              		.loc 1 848 3 is_stmt 1 view .LVU51
 189              		.loc 1 848 24 is_stmt 0 view .LVU52
 190 00c4 0223     		movs	r3, #2
 191 00c6 0993     		str	r3, [sp, #36]
 849:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 849 3 is_stmt 1 view .LVU53
 193              		.loc 1 849 16 is_stmt 0 view .LVU54
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 194 00c8 07A9     		add	r1, sp, #28
 195 00ca 0F48     		ldr	r0, .L3+12
 196 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL3:
<<<<<<< HEAD
 745:Core/Src/main.cpp **** 
 746:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 747:Core/Src/main.cpp ****                            PD1 PD3 */
 748:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 198              		.loc 1 748 3 is_stmt 1 view .LVU55
 199              		.loc 1 748 23 is_stmt 0 view .LVU56
 200 00d0 48F20A73 		movw	r3, #34570
 201 00d4 0793     		str	r3, [sp, #28]
 749:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 750:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 750 3 is_stmt 1 view .LVU57
 203              		.loc 1 750 24 is_stmt 0 view .LVU58
 204 00d6 0894     		str	r4, [sp, #32]
 751:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 205              		.loc 1 751 3 is_stmt 1 view .LVU59
 206              		.loc 1 751 24 is_stmt 0 view .LVU60
 207 00d8 0996     		str	r6, [sp, #36]
 752:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 208              		.loc 1 752 3 is_stmt 1 view .LVU61
 209              		.loc 1 752 16 is_stmt 0 view .LVU62
=======
 850:Core/Src/main.cpp **** 
 851:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 852:Core/Src/main.cpp ****                            PD1 PD3 */
 853:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 198              		.loc 1 853 3 is_stmt 1 view .LVU55
 199              		.loc 1 853 23 is_stmt 0 view .LVU56
 200 00d0 48F20A73 		movw	r3, #34570
 201 00d4 0793     		str	r3, [sp, #28]
 854:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 855:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 855 3 is_stmt 1 view .LVU57
 203              		.loc 1 855 24 is_stmt 0 view .LVU58
 204 00d6 0894     		str	r4, [sp, #32]
 856:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 205              		.loc 1 856 3 is_stmt 1 view .LVU59
 206              		.loc 1 856 24 is_stmt 0 view .LVU60
 207 00d8 0996     		str	r6, [sp, #36]
 857:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 208              		.loc 1 857 3 is_stmt 1 view .LVU61
 209              		.loc 1 857 16 is_stmt 0 view .LVU62
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 210 00da 07A9     		add	r1, sp, #28
 211 00dc 2846     		mov	r0, r5
 212 00de FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL4:
<<<<<<< HEAD
 753:Core/Src/main.cpp **** 
 754:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
 755:Core/Src/main.cpp ****                            PD0 PD4 */
 756:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 214              		.loc 1 756 3 is_stmt 1 view .LVU63
ARM GAS  /tmp/cck5lt1t.s 			page 18


 215              		.loc 1 756 23 is_stmt 0 view .LVU64
 216 00e2 47F61103 		movw	r3, #30737
 217 00e6 0793     		str	r3, [sp, #28]
 757:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 758:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 758 3 is_stmt 1 view .LVU65
 219              		.loc 1 758 24 is_stmt 0 view .LVU66
 220 00e8 0896     		str	r6, [sp, #32]
 759:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 759 3 is_stmt 1 view .LVU67
 222              		.loc 1 759 24 is_stmt 0 view .LVU68
 223 00ea 0994     		str	r4, [sp, #36]
 760:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 760 3 is_stmt 1 view .LVU69
 225              		.loc 1 760 25 is_stmt 0 view .LVU70
 226 00ec 0A94     		str	r4, [sp, #40]
 761:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 227              		.loc 1 761 3 is_stmt 1 view .LVU71
 228              		.loc 1 761 16 is_stmt 0 view .LVU72
=======
 858:Core/Src/main.cpp **** 
 859:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
 860:Core/Src/main.cpp ****                            PD0 PD4 */
 861:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 214              		.loc 1 861 3 is_stmt 1 view .LVU63
 215              		.loc 1 861 23 is_stmt 0 view .LVU64
 216 00e2 47F61103 		movw	r3, #30737
 217 00e6 0793     		str	r3, [sp, #28]
 862:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 863:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 863 3 is_stmt 1 view .LVU65
 219              		.loc 1 863 24 is_stmt 0 view .LVU66
 220 00e8 0896     		str	r6, [sp, #32]
 864:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccqCvedd.s 			page 20


 221              		.loc 1 864 3 is_stmt 1 view .LVU67
 222              		.loc 1 864 24 is_stmt 0 view .LVU68
 223 00ea 0994     		str	r4, [sp, #36]
 865:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 865 3 is_stmt 1 view .LVU69
 225              		.loc 1 865 25 is_stmt 0 view .LVU70
 226 00ec 0A94     		str	r4, [sp, #40]
 866:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 227              		.loc 1 866 3 is_stmt 1 view .LVU71
 228              		.loc 1 866 16 is_stmt 0 view .LVU72
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 229 00ee 07A9     		add	r1, sp, #28
 230 00f0 2846     		mov	r0, r5
 231 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
<<<<<<< HEAD
 762:Core/Src/main.cpp **** 
 763:Core/Src/main.cpp **** }
 233              		.loc 1 763 1 view .LVU73
=======
 867:Core/Src/main.cpp **** 
 868:Core/Src/main.cpp **** }
 233              		.loc 1 868 1 view .LVU73
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 234 00f6 0DB0     		add	sp, sp, #52
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 20
 237              		@ sp needed
 238 00f8 F0BD     		pop	{r4, r5, r6, r7, pc}
 239              	.L4:
 240 00fa 00BF     		.align	2
 241              	.L3:
 242 00fc 00380240 		.word	1073887232
 243 0100 00100240 		.word	1073876992
 244 0104 000C0240 		.word	1073875968
 245 0108 00040240 		.word	1073873920
 246              		.cfi_endproc
 247              	.LFE1999:
 248              		.fnend
 250              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	_Z41__static_initialization_and_destruction_0ii:
 258              		.fnstart
 259              	.LVL6:
<<<<<<< HEAD
 260              	.LFB2482:
 764:Core/Src/main.cpp **** 
 765:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 766:Core/Src/main.cpp **** uint8_t ok_debounce=0;
 767:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 768:Core/Src/main.cpp **** {
 769:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
ARM GAS  /tmp/cck5lt1t.s 			page 19


 770:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 771:Core/Src/main.cpp ****   {
 772:Core/Src/main.cpp ****     //Debounce OK
 773:Core/Src/main.cpp ****     if(HAL_GPIO_ReadPin(key_ok_GPIO_Port,key_ok_Pin))
 774:Core/Src/main.cpp ****     {
 775:Core/Src/main.cpp ****       if(ok_debounce==0||ok_debounce==1){
 776:Core/Src/main.cpp ****         ok_debounce++;
 777:Core/Src/main.cpp ****       }
 778:Core/Src/main.cpp ****       else
 779:Core/Src/main.cpp ****       {
 780:Core/Src/main.cpp ****         if(ok_debounce==2){
 781:Core/Src/main.cpp ****           menu1.menu_ok();
 782:Core/Src/main.cpp ****           ok_debounce=0;
 783:Core/Src/main.cpp ****         }
 784:Core/Src/main.cpp ****       }
 785:Core/Src/main.cpp ****     }
 786:Core/Src/main.cpp ****     else
 787:Core/Src/main.cpp ****     {
 788:Core/Src/main.cpp ****       ok_debounce=0;
 789:Core/Src/main.cpp ****     }
 790:Core/Src/main.cpp ****     
 791:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 792:Core/Src/main.cpp ****     {
 793:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 794:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 795:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 796:Core/Src/main.cpp ****     }
 797:Core/Src/main.cpp ****     {
 798:Core/Src/main.cpp ****       
 799:Core/Src/main.cpp ****     }
 800:Core/Src/main.cpp **** 
 801:Core/Src/main.cpp ****   }
 802:Core/Src/main.cpp **** }
 803:Core/Src/main.cpp **** 
 804:Core/Src/main.cpp **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 805:Core/Src/main.cpp **** {
 806:Core/Src/main.cpp ****   //call the function in the class
 807:Core/Src/main.cpp ****   if(huart->Instance == USART1)
 808:Core/Src/main.cpp ****   {
 809:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 810:Core/Src/main.cpp **** 
 811:Core/Src/main.cpp ****   }
 812:Core/Src/main.cpp ****   else if(huart->Instance==USART2){
 813:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 814:Core/Src/main.cpp **** 
 815:Core/Src/main.cpp ****   }
 816:Core/Src/main.cpp **** 
 817:Core/Src/main.cpp **** }
 818:Core/Src/main.cpp **** 
 819:Core/Src/main.cpp **** /* USER CODE END 4 */
 820:Core/Src/main.cpp **** 
 821:Core/Src/main.cpp **** /**
 822:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 823:Core/Src/main.cpp ****   * @retval None
 824:Core/Src/main.cpp ****   */
 825:Core/Src/main.cpp **** void Error_Handler(void)
 826:Core/Src/main.cpp **** {
ARM GAS  /tmp/cck5lt1t.s 			page 20


 827:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 828:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 829:Core/Src/main.cpp ****   __disable_irq();
 830:Core/Src/main.cpp ****   while (1)
 831:Core/Src/main.cpp ****   {
 832:Core/Src/main.cpp ****   }
 833:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 834:Core/Src/main.cpp **** }
 261              		.loc 1 834 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 834 1 is_stmt 0 view .LVU75
=======
 260              	.LFB159:
 869:Core/Src/main.cpp **** 
 870:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 871:Core/Src/main.cpp **** uint8_t ok_debounce=0;
 872:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 873:Core/Src/main.cpp **** {
 874:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 875:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 876:Core/Src/main.cpp ****   {
 877:Core/Src/main.cpp ****     //Debounce OK
 878:Core/Src/main.cpp ****     if(HAL_GPIO_ReadPin(key_ok_GPIO_Port,key_ok_Pin))
 879:Core/Src/main.cpp ****     {
 880:Core/Src/main.cpp ****       if(ok_debounce==0||ok_debounce==1){
 881:Core/Src/main.cpp ****         ok_debounce++;
 882:Core/Src/main.cpp ****       }
 883:Core/Src/main.cpp ****       else
ARM GAS  /tmp/ccqCvedd.s 			page 21


 884:Core/Src/main.cpp ****       {
 885:Core/Src/main.cpp ****         if(ok_debounce==2){
 886:Core/Src/main.cpp ****           menu1.menu_ok();
 887:Core/Src/main.cpp ****           ok_debounce=0;
 888:Core/Src/main.cpp ****         }
 889:Core/Src/main.cpp ****       }
 890:Core/Src/main.cpp ****     }
 891:Core/Src/main.cpp ****     else
 892:Core/Src/main.cpp ****     {
 893:Core/Src/main.cpp ****       ok_debounce=0;
 894:Core/Src/main.cpp ****     }
 895:Core/Src/main.cpp ****     
 896:Core/Src/main.cpp **** 
 897:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 898:Core/Src/main.cpp ****     {
 899:Core/Src/main.cpp ****       menu1.keyboard_poll();
 900:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 901:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 902:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 903:Core/Src/main.cpp ****     }
 904:Core/Src/main.cpp ****     {
 905:Core/Src/main.cpp ****       
 906:Core/Src/main.cpp ****     }
 907:Core/Src/main.cpp **** 
 908:Core/Src/main.cpp ****   }
 909:Core/Src/main.cpp **** }
 910:Core/Src/main.cpp **** 
 911:Core/Src/main.cpp **** 
 912:Core/Src/main.cpp **** /* USER CODE END 4 */
 913:Core/Src/main.cpp **** 
 914:Core/Src/main.cpp **** /**
 915:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 916:Core/Src/main.cpp ****   * @retval None
 917:Core/Src/main.cpp ****   */
 918:Core/Src/main.cpp **** void Error_Handler(void)
 919:Core/Src/main.cpp **** {
 920:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 921:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 922:Core/Src/main.cpp ****   __disable_irq();
 923:Core/Src/main.cpp ****   while (1)
 924:Core/Src/main.cpp ****   {
 925:Core/Src/main.cpp ****   }
 926:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 927:Core/Src/main.cpp **** }
 261              		.loc 1 927 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 927 1 is_stmt 0 view .LVU75
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 266 0000 0128     		cmp	r0, #1
 267 0002 00D0     		beq	.L11
 268              	.L8:
 269 0004 7047     		bx	lr
 270              	.L11:
<<<<<<< HEAD
 271              		.loc 1 834 1 discriminator 1 view .LVU76
=======
 271              		.loc 1 927 1 discriminator 1 view .LVU76
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 272 0006 4FF6FF73 		movw	r3, #65535
 273 000a 9942     		cmp	r1, r3
ARM GAS  /tmp/ccqCvedd.s 			page 22


 274 000c FAD1     		bne	.L8
<<<<<<< HEAD
 275              		.loc 1 834 1 view .LVU77
=======
 275              		.loc 1 927 1 view .LVU77
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
 276 000e 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 32
 279              		.cfi_offset 4, -32
 280              		.cfi_offset 5, -28
 281              		.cfi_offset 6, -24
 282              		.cfi_offset 7, -20
 283              		.cfi_offset 8, -16
 284              		.cfi_offset 9, -12
 285              		.cfi_offset 10, -8
 286              		.cfi_offset 14, -4
 287 0012 82B0     		sub	sp, sp, #8
 288              	.LCFI4:
 289              		.cfi_def_cfa_offset 40
<<<<<<< HEAD
 290              		.file 2 "/usr/include/newlib/c++/9.2.1/iostream"
   1:/usr/include/newlib/c++/9.2.1/iostream **** // Standard iostream objects -*- C++ -*-
   2:/usr/include/newlib/c++/9.2.1/iostream **** 
   3:/usr/include/newlib/c++/9.2.1/iostream **** // Copyright (C) 1997-2019 Free Software Foundation, Inc.
   4:/usr/include/newlib/c++/9.2.1/iostream **** //
   5:/usr/include/newlib/c++/9.2.1/iostream **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/usr/include/newlib/c++/9.2.1/iostream **** // software; you can redistribute it and/or modify it under the
   7:/usr/include/newlib/c++/9.2.1/iostream **** // terms of the GNU General Public License as published by the
   8:/usr/include/newlib/c++/9.2.1/iostream **** // Free Software Foundation; either version 3, or (at your option)
   9:/usr/include/newlib/c++/9.2.1/iostream **** // any later version.
  10:/usr/include/newlib/c++/9.2.1/iostream **** 
  11:/usr/include/newlib/c++/9.2.1/iostream **** // This library is distributed in the hope that it will be useful,
  12:/usr/include/newlib/c++/9.2.1/iostream **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/usr/include/newlib/c++/9.2.1/iostream **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/usr/include/newlib/c++/9.2.1/iostream **** // GNU General Public License for more details.
  15:/usr/include/newlib/c++/9.2.1/iostream **** 
  16:/usr/include/newlib/c++/9.2.1/iostream **** // Under Section 7 of GPL version 3, you are granted additional
  17:/usr/include/newlib/c++/9.2.1/iostream **** // permissions described in the GCC Runtime Library Exception, version
  18:/usr/include/newlib/c++/9.2.1/iostream **** // 3.1, as published by the Free Software Foundation.
  19:/usr/include/newlib/c++/9.2.1/iostream **** 
ARM GAS  /tmp/cck5lt1t.s 			page 21


  20:/usr/include/newlib/c++/9.2.1/iostream **** // You should have received a copy of the GNU General Public License and
  21:/usr/include/newlib/c++/9.2.1/iostream **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/usr/include/newlib/c++/9.2.1/iostream **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/usr/include/newlib/c++/9.2.1/iostream **** // <http://www.gnu.org/licenses/>.
  24:/usr/include/newlib/c++/9.2.1/iostream **** 
  25:/usr/include/newlib/c++/9.2.1/iostream **** /** @file include/iostream
  26:/usr/include/newlib/c++/9.2.1/iostream ****  *  This is a Standard C++ Library header.
  27:/usr/include/newlib/c++/9.2.1/iostream ****  */
  28:/usr/include/newlib/c++/9.2.1/iostream **** 
  29:/usr/include/newlib/c++/9.2.1/iostream **** //
  30:/usr/include/newlib/c++/9.2.1/iostream **** // ISO C++ 14882: 27.3  Standard iostream objects
  31:/usr/include/newlib/c++/9.2.1/iostream **** //
  32:/usr/include/newlib/c++/9.2.1/iostream **** 
  33:/usr/include/newlib/c++/9.2.1/iostream **** #ifndef _GLIBCXX_IOSTREAM
  34:/usr/include/newlib/c++/9.2.1/iostream **** #define _GLIBCXX_IOSTREAM 1
  35:/usr/include/newlib/c++/9.2.1/iostream **** 
  36:/usr/include/newlib/c++/9.2.1/iostream **** #pragma GCC system_header
  37:/usr/include/newlib/c++/9.2.1/iostream **** 
  38:/usr/include/newlib/c++/9.2.1/iostream **** #include <bits/c++config.h>
  39:/usr/include/newlib/c++/9.2.1/iostream **** #include <ostream>
  40:/usr/include/newlib/c++/9.2.1/iostream **** #include <istream>
  41:/usr/include/newlib/c++/9.2.1/iostream **** 
  42:/usr/include/newlib/c++/9.2.1/iostream **** namespace std _GLIBCXX_VISIBILITY(default)
  43:/usr/include/newlib/c++/9.2.1/iostream **** {
  44:/usr/include/newlib/c++/9.2.1/iostream **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  45:/usr/include/newlib/c++/9.2.1/iostream **** 
  46:/usr/include/newlib/c++/9.2.1/iostream ****   /**
  47:/usr/include/newlib/c++/9.2.1/iostream ****    *  @name Standard Stream Objects
  48:/usr/include/newlib/c++/9.2.1/iostream ****    *
  49:/usr/include/newlib/c++/9.2.1/iostream ****    *  The &lt;iostream&gt; header declares the eight <em>standard stream
  50:/usr/include/newlib/c++/9.2.1/iostream ****    *  objects</em>.  For other declarations, see
  51:/usr/include/newlib/c++/9.2.1/iostream ****    *  http://gcc.gnu.org/onlinedocs/libstdc++/manual/io.html
  52:/usr/include/newlib/c++/9.2.1/iostream ****    *  and the @link iosfwd I/O forward declarations @endlink
  53:/usr/include/newlib/c++/9.2.1/iostream ****    *
  54:/usr/include/newlib/c++/9.2.1/iostream ****    *  They are required by default to cooperate with the global C
  55:/usr/include/newlib/c++/9.2.1/iostream ****    *  library's @c FILE streams, and to be available during program
  56:/usr/include/newlib/c++/9.2.1/iostream ****    *  startup and termination. For more information, see the section of the
  57:/usr/include/newlib/c++/9.2.1/iostream ****    *  manual linked to above.
  58:/usr/include/newlib/c++/9.2.1/iostream ****   */
  59:/usr/include/newlib/c++/9.2.1/iostream ****   //@{
  60:/usr/include/newlib/c++/9.2.1/iostream ****   extern istream cin;		/// Linked to standard input
  61:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cout;		/// Linked to standard output
  62:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream cerr;		/// Linked to standard error (unbuffered)
  63:/usr/include/newlib/c++/9.2.1/iostream ****   extern ostream clog;		/// Linked to standard error (buffered)
  64:/usr/include/newlib/c++/9.2.1/iostream **** 
  65:/usr/include/newlib/c++/9.2.1/iostream **** #ifdef _GLIBCXX_USE_WCHAR_T
  66:/usr/include/newlib/c++/9.2.1/iostream ****   extern wistream wcin;		/// Linked to standard input
  67:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcout;	/// Linked to standard output
  68:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wcerr;	/// Linked to standard error (unbuffered)
  69:/usr/include/newlib/c++/9.2.1/iostream ****   extern wostream wclog;	/// Linked to standard error (buffered)
  70:/usr/include/newlib/c++/9.2.1/iostream **** #endif
  71:/usr/include/newlib/c++/9.2.1/iostream ****   //@}
  72:/usr/include/newlib/c++/9.2.1/iostream **** 
  73:/usr/include/newlib/c++/9.2.1/iostream ****   // For construction of filebuffers for cout, cin, cerr, clog et. al.
  74:/usr/include/newlib/c++/9.2.1/iostream ****   static ios_base::Init __ioinit;
 291              		.loc 2 74 25 view .LVU78
 292 0014 294C     		ldr	r4, .L12
ARM GAS  /tmp/cck5lt1t.s 			page 22


 293 0016 2046     		mov	r0, r4
 294              	.LVL7:
 295              		.loc 2 74 25 view .LVU79
 296 0018 FFF7FEFF 		bl	_ZNSt8ios_base4InitC1Ev
 297              	.LVL8:
 298              		.loc 2 74 25 view .LVU80
 299 001c 284F     		ldr	r7, .L12+4
 300 001e 3A46     		mov	r2, r7
 301 0020 2849     		ldr	r1, .L12+8
 302 0022 2046     		mov	r0, r4
 303 0024 FFF7FEFF 		bl	__aeabi_atexit
 304              	.LVL9:
  96:Core/Src/main.cpp **** menu menu1(&oled1);
 305              		.loc 1 96 31 view .LVU81
 306 0028 274C     		ldr	r4, .L12+12
 307 002a 284B     		ldr	r3, .L12+16
 308 002c 7822     		movs	r2, #120
 309 002e 2849     		ldr	r1, .L12+20
 310 0030 2046     		mov	r0, r4
 311 0032 FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 312              	.LVL10:
  97:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 313              		.loc 1 97 18 view .LVU82
 314 0036 2146     		mov	r1, r4
 315 0038 2648     		ldr	r0, .L12+24
 316 003a FFF7FEFF 		bl	_ZN4menuC1EP4oled
 317              	.LVL11:
  98:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 318              		.loc 1 98 19 view .LVU83
 319 003e 2649     		ldr	r1, .L12+28
 320 0040 2648     		ldr	r0, .L12+32
 321 0042 FFF7FEFF 		bl	_ZN3adcC1EP17ADC_HandleTypeDef
 322              	.LVL12:
  99:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 323              		.loc 1 99 70 view .LVU84
 324 0046 DFF8AC90 		ldr	r9, .L12+56
 325 004a 254E     		ldr	r6, .L12+36
 326 004c 4FF0000A 		mov	r10, #0
 327 0050 CDF804A0 		str	r10, [sp, #4]
 328 0054 0224     		movs	r4, #2
 329 0056 0094     		str	r4, [sp]
 330 0058 0123     		movs	r3, #1
 331 005a 2246     		mov	r2, r4
 332 005c 4946     		mov	r1, r9
 333 005e 3046     		mov	r0, r6
 334 0060 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 335              	.LVL13:
  99:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 336              		.loc 1 99 5 view .LVU85
 337 0064 DFF89080 		ldr	r8, .L12+60
 338 0068 3A46     		mov	r2, r7
 339 006a 4146     		mov	r1, r8
 340 006c 3046     		mov	r0, r6
 341 006e FFF7FEFF 		bl	__aeabi_atexit
 342              	.LVL14:
 100:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 343              		.loc 1 100 69 view .LVU86
ARM GAS  /tmp/cck5lt1t.s 			page 23


 344 0072 1C4D     		ldr	r5, .L12+40
 345 0074 CDF804A0 		str	r10, [sp, #4]
 346 0078 0094     		str	r4, [sp]
 347 007a 0123     		movs	r3, #1
 348 007c 0822     		movs	r2, #8
 349 007e 4946     		mov	r1, r9
 350 0080 2846     		mov	r0, r5
 351 0082 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 352              	.LVL15:
 100:Core/Src/main.cpp **** uart uart_sa818(uart::uart2,9600);
 353              		.loc 1 100 5 view .LVU87
 354 0086 3A46     		mov	r2, r7
 355 0088 4146     		mov	r1, r8
 356 008a 2846     		mov	r0, r5
 357 008c FFF7FEFF 		bl	__aeabi_atexit
 358              	.LVL16:
 101:Core/Src/main.cpp **** uart uart_pc(uart::uart1,115200);
 359              		.loc 1 101 33 view .LVU88
 360 0090 154F     		ldr	r7, .L12+44
 361 0092 4FF41652 		mov	r2, #9600
 362 0096 2146     		mov	r1, r4
 363 0098 3846     		mov	r0, r7
 364 009a FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 365              	.LVL17:
 102:Core/Src/main.cpp **** sa818 sa8181(&uart_sa818, &radio_pd, &radio_ptt);
 366              		.loc 1 102 32 view .LVU89
 367 009e 4FF4E132 		mov	r2, #115200
 368 00a2 0121     		movs	r1, #1
 369 00a4 1148     		ldr	r0, .L12+48
 370 00a6 FFF7FEFF 		bl	_ZN4uartC1ENS_8uart_numEm
 371              	.LVL18:
 103:Core/Src/main.cpp **** 
 372              		.loc 1 103 48 view .LVU90
 373 00aa 3346     		mov	r3, r6
 374 00ac 2A46     		mov	r2, r5
 375 00ae 3946     		mov	r1, r7
 376 00b0 0F48     		ldr	r0, .L12+52
 377 00b2 FFF7FEFF 		bl	_ZN5sa818C1EP4uartP3pinS3_
 378              	.LVL19:
 379              		.loc 1 834 1 view .LVU91
 380 00b6 02B0     		add	sp, sp, #8
 381              	.LCFI5:
 382              		.cfi_def_cfa_offset 32
 383              		@ sp needed
 384 00b8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 385              	.L13:
 386              		.align	2
 387              	.L12:
 388 00bc 00000000 		.word	.LANCHOR0
 389 00c0 00000000 		.word	__dso_handle
 390 00c4 00000000 		.word	_ZNSt8ios_base4InitD1Ev
 391 00c8 00000000 		.word	.LANCHOR3
 392 00cc 00000000 		.word	.LANCHOR1
 393 00d0 00000000 		.word	.LANCHOR2
 394 00d4 00000000 		.word	.LANCHOR4
 395 00d8 00000000 		.word	.LANCHOR5
 396 00dc 00000000 		.word	.LANCHOR6
ARM GAS  /tmp/cck5lt1t.s 			page 24


 397 00e0 00000000 		.word	.LANCHOR7
 398 00e4 00000000 		.word	.LANCHOR8
 399 00e8 00000000 		.word	.LANCHOR9
 400 00ec 00000000 		.word	.LANCHOR10
 401 00f0 00000000 		.word	.LANCHOR11
 402 00f4 00100240 		.word	1073876992
 403 00f8 00000000 		.word	_ZN3pinD1Ev
 404              		.cfi_endproc
 405              	.LFE2482:
 406              		.cantunwind
 407              		.fnend
 409              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 410              		.align	1
 411              		.global	HAL_TIM_PeriodElapsedCallback
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 415              		.fpu fpv4-sp-d16
 417              	HAL_TIM_PeriodElapsedCallback:
 418              		.fnstart
 419              	.LVL20:
 420              	.LFB2000:
 768:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 421              		.loc 1 768 1 is_stmt 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 0
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 770:Core/Src/main.cpp ****   {
 425              		.loc 1 770 3 view .LVU93
 770:Core/Src/main.cpp ****   {
 426              		.loc 1 770 12 is_stmt 0 view .LVU94
 427 0000 0268     		ldr	r2, [r0]
 770:Core/Src/main.cpp ****   {
 428              		.loc 1 770 29 view .LVU95
 429 0002 194B     		ldr	r3, .L26
 430 0004 1B68     		ldr	r3, [r3]
 770:Core/Src/main.cpp ****   {
 431              		.loc 1 770 3 view .LVU96
 432 0006 9A42     		cmp	r2, r3
 433 0008 00D0     		beq	.L23
 434 000a 7047     		bx	lr
 435              	.L23:
 768:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 436              		.loc 1 768 1 view .LVU97
 437 000c 10B5     		push	{r4, lr}
 438              		.save {r4, lr}
 439              	.LCFI6:
 440              		.cfi_def_cfa_offset 8
 441              		.cfi_offset 4, -8
 442              		.cfi_offset 14, -4
 773:Core/Src/main.cpp ****     {
 443              		.loc 1 773 5 is_stmt 1 view .LVU98
 773:Core/Src/main.cpp ****     {
 444              		.loc 1 773 24 is_stmt 0 view .LVU99
 445 000e 4FF40041 		mov	r1, #32768
 446 0012 1648     		ldr	r0, .L26+4
 447              	.LVL21:
ARM GAS  /tmp/cck5lt1t.s 			page 25


 773:Core/Src/main.cpp ****     {
 448              		.loc 1 773 24 view .LVU100
 449 0014 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 450              	.LVL22:
 773:Core/Src/main.cpp ****     {
 451              		.loc 1 773 5 view .LVU101
 452 0018 80B1     		cbz	r0, .L16
 775:Core/Src/main.cpp ****         ok_debounce++;
 453              		.loc 1 775 7 is_stmt 1 view .LVU102
 775:Core/Src/main.cpp ****         ok_debounce++;
 454              		.loc 1 775 24 is_stmt 0 view .LVU103
 455 001a 154B     		ldr	r3, .L26+8
 456 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 775:Core/Src/main.cpp ****         ok_debounce++;
 457              		.loc 1 775 7 view .LVU104
 458 001e 012B     		cmp	r3, #1
 459 0020 08D9     		bls	.L24
 780:Core/Src/main.cpp ****           menu1.menu_ok();
 460              		.loc 1 780 9 is_stmt 1 view .LVU105
 461 0022 022B     		cmp	r3, #2
 462 0024 0DD1     		bne	.L18
 781:Core/Src/main.cpp ****           ok_debounce=0;
 463              		.loc 1 781 11 view .LVU106
 781:Core/Src/main.cpp ****           ok_debounce=0;
 464              		.loc 1 781 24 is_stmt 0 view .LVU107
 465 0026 1348     		ldr	r0, .L26+12
 466 0028 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 467              	.LVL23:
 782:Core/Src/main.cpp ****         }
 468              		.loc 1 782 11 is_stmt 1 view .LVU108
 782:Core/Src/main.cpp ****         }
 469              		.loc 1 782 22 is_stmt 0 view .LVU109
 470 002c 104B     		ldr	r3, .L26+8
 471 002e 0022     		movs	r2, #0
 472 0030 1A70     		strb	r2, [r3]
 473 0032 06E0     		b	.L18
 474              	.L24:
 776:Core/Src/main.cpp ****       }
 475              		.loc 1 776 9 is_stmt 1 view .LVU110
 776:Core/Src/main.cpp ****       }
 476              		.loc 1 776 20 is_stmt 0 view .LVU111
 477 0034 0133     		adds	r3, r3, #1
 478 0036 0E4A     		ldr	r2, .L26+8
 479 0038 1370     		strb	r3, [r2]
 480 003a 02E0     		b	.L18
 481              	.L16:
 788:Core/Src/main.cpp ****     }
 482              		.loc 1 788 7 is_stmt 1 view .LVU112
 788:Core/Src/main.cpp ****     }
 483              		.loc 1 788 18 is_stmt 0 view .LVU113
 484 003c 0C4B     		ldr	r3, .L26+8
 485 003e 0022     		movs	r2, #0
 486 0040 1A70     		strb	r2, [r3]
 487              	.L18:
 791:Core/Src/main.cpp ****     {
 488              		.loc 1 791 5 is_stmt 1 view .LVU114
 791:Core/Src/main.cpp ****     {
ARM GAS  /tmp/cck5lt1t.s 			page 26


 489              		.loc 1 791 27 is_stmt 0 view .LVU115
 490 0042 0D48     		ldr	r0, .L26+16
 491 0044 FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 492              	.LVL24:
 791:Core/Src/main.cpp ****     {
 493              		.loc 1 791 5 view .LVU116
 494 0048 00B9     		cbnz	r0, .L25
 495              	.L14:
 802:Core/Src/main.cpp **** 
 496              		.loc 1 802 1 view .LVU117
 497 004a 10BD     		pop	{r4, pc}
 498              	.L25:
 793:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 499              		.loc 1 793 7 is_stmt 1 view .LVU118
 793:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 500              		.loc 1 793 32 is_stmt 0 view .LVU119
 501 004c 0B48     		ldr	r0, .L26+20
 502 004e FFF7FEFF 		bl	_ZN3adc12adc_getValueEv
 503              	.LVL25:
 504 0052 094C     		ldr	r4, .L26+16
 505 0054 2046     		mov	r0, r4
 506 0056 FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 507              	.LVL26:
 794:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 508              		.loc 1 794 7 is_stmt 1 view .LVU120
 794:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 509              		.loc 1 794 23 is_stmt 0 view .LVU121
 510 005a 0648     		ldr	r0, .L26+12
 511 005c FFF7FEFF 		bl	_ZN4menu10menu_printEv
 512              	.LVL27:
 795:Core/Src/main.cpp ****     }
 513              		.loc 1 795 7 is_stmt 1 view .LVU122
 795:Core/Src/main.cpp ****     }
 514              		.loc 1 795 25 is_stmt 0 view .LVU123
 515 0060 2046     		mov	r0, r4
 516 0062 FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 517              	.LVL28:
 802:Core/Src/main.cpp **** 
 518              		.loc 1 802 1 view .LVU124
 519 0066 F0E7     		b	.L14
 520              	.L27:
 521              		.align	2
 522              	.L26:
 523 0068 00000000 		.word	.LANCHOR1
 524 006c 00040240 		.word	1073873920
 525 0070 00000000 		.word	.LANCHOR12
 526 0074 00000000 		.word	.LANCHOR4
 527 0078 00000000 		.word	.LANCHOR3
 528 007c 00000000 		.word	.LANCHOR6
 529              		.cfi_endproc
 530              	.LFE2000:
 531              		.fnend
 533              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 534              		.align	1
 535              		.global	HAL_UART_RxCpltCallback
 536              		.syntax unified
 537              		.thumb
ARM GAS  /tmp/cck5lt1t.s 			page 27


 538              		.thumb_func
 539              		.fpu fpv4-sp-d16
 541              	HAL_UART_RxCpltCallback:
 542              		.fnstart
 543              	.LVL29:
 544              	.LFB2001:
 805:Core/Src/main.cpp ****   //call the function in the class
 545              		.loc 1 805 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 805:Core/Src/main.cpp ****   //call the function in the class
 549              		.loc 1 805 1 is_stmt 0 view .LVU126
 550 0000 08B5     		push	{r3, lr}
 551              		.save {r3, lr}
 552              	.LCFI7:
 553              		.cfi_def_cfa_offset 8
 554              		.cfi_offset 3, -8
 555              		.cfi_offset 14, -4
 807:Core/Src/main.cpp ****   {
 556              		.loc 1 807 3 is_stmt 1 view .LVU127
 807:Core/Src/main.cpp ****   {
 557              		.loc 1 807 13 is_stmt 0 view .LVU128
 558 0002 0368     		ldr	r3, [r0]
 807:Core/Src/main.cpp ****   {
 559              		.loc 1 807 3 view .LVU129
 560 0004 074A     		ldr	r2, .L34
 561 0006 9342     		cmp	r3, r2
 562 0008 03D0     		beq	.L32
 812:Core/Src/main.cpp ****     uart_pc.rx_cplt_callback();
 563              		.loc 1 812 8 is_stmt 1 view .LVU130
 564 000a 074A     		ldr	r2, .L34+4
 565 000c 9342     		cmp	r3, r2
 566 000e 04D0     		beq	.L33
 567              	.LVL30:
 568              	.L28:
 817:Core/Src/main.cpp **** 
 569              		.loc 1 817 1 is_stmt 0 view .LVU131
 570 0010 08BD     		pop	{r3, pc}
 571              	.LVL31:
 572              	.L32:
 809:Core/Src/main.cpp **** 
 573              		.loc 1 809 5 is_stmt 1 view .LVU132
 809:Core/Src/main.cpp **** 
 574              		.loc 1 809 29 is_stmt 0 view .LVU133
 575 0012 0648     		ldr	r0, .L34+8
 576              	.LVL32:
 809:Core/Src/main.cpp **** 
 577              		.loc 1 809 29 view .LVU134
 578 0014 FFF7FEFF 		bl	_ZN4uart16rx_cplt_callbackEv
 579              	.LVL33:
 580 0018 FAE7     		b	.L28
 581              	.LVL34:
 582              	.L33:
 813:Core/Src/main.cpp **** 
 583              		.loc 1 813 5 is_stmt 1 view .LVU135
 813:Core/Src/main.cpp **** 
ARM GAS  /tmp/cck5lt1t.s 			page 28


 584              		.loc 1 813 29 is_stmt 0 view .LVU136
 585 001a 0448     		ldr	r0, .L34+8
 586              	.LVL35:
 813:Core/Src/main.cpp **** 
 587              		.loc 1 813 29 view .LVU137
 588 001c FFF7FEFF 		bl	_ZN4uart16rx_cplt_callbackEv
 589              	.LVL36:
 817:Core/Src/main.cpp **** 
 590              		.loc 1 817 1 view .LVU138
 591 0020 F6E7     		b	.L28
 592              	.L35:
 593 0022 00BF     		.align	2
 594              	.L34:
 595 0024 00100140 		.word	1073811456
 596 0028 00440040 		.word	1073759232
 597 002c 00000000 		.word	.LANCHOR10
 598              		.cfi_endproc
 599              	.LFE2001:
 600              		.fnend
 602              		.section	.text.Error_Handler,"ax",%progbits
 603              		.align	1
 604              		.global	Error_Handler
 605              		.syntax unified
 606              		.thumb
 607              		.thumb_func
 608              		.fpu fpv4-sp-d16
 610              	Error_Handler:
 611              		.fnstart
 612              	.LFB2002:
 826:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 613              		.loc 1 826 1 is_stmt 1 view -0
 614              		.cfi_startproc
 615              		@ Volatile: function does not return.
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 829:Core/Src/main.cpp ****   while (1)
 619              		.loc 1 829 3 view .LVU140
 620              	.LBB10:
 621              	.LBI10:
 622              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
=======
 102:Core/Src/main.cpp **** menu menu1(&oled1);
 290              		.loc 1 102 31 view .LVU78
 291 0014 1E4C     		ldr	r4, .L12
 292 0016 1F4B     		ldr	r3, .L12+4
 293 0018 7822     		movs	r2, #120
 294 001a 1F49     		ldr	r1, .L12+8
 295              	.LVL7:
 102:Core/Src/main.cpp **** menu menu1(&oled1);
 296              		.loc 1 102 31 view .LVU79
 297 001c 2046     		mov	r0, r4
 298              	.LVL8:
 102:Core/Src/main.cpp **** menu menu1(&oled1);
 299              		.loc 1 102 31 view .LVU80
 300 001e FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 301              	.LVL9:
 103:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 302              		.loc 1 103 18 view .LVU81
 303 0022 2146     		mov	r1, r4
 304 0024 1D48     		ldr	r0, .L12+12
 305 0026 FFF7FEFF 		bl	_ZN4menuC1EP4oled
 306              	.LVL10:
 104:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 307              		.loc 1 104 19 view .LVU82
 308 002a 1D49     		ldr	r1, .L12+16
 309 002c 1D48     		ldr	r0, .L12+20
 310 002e FFF7FEFF 		bl	_ZN3adcC1EP17ADC_HandleTypeDef
 311              	.LVL11:
 105:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 312              		.loc 1 105 70 view .LVU83
 313 0032 DFF88890 		ldr	r9, .L12+44
 314 0036 1C4D     		ldr	r5, .L12+24
 315 0038 4FF0000A 		mov	r10, #0
 316 003c CDF804A0 		str	r10, [sp, #4]
 317 0040 0226     		movs	r6, #2
 318 0042 0096     		str	r6, [sp]
 319 0044 0123     		movs	r3, #1
 320 0046 3246     		mov	r2, r6
 321 0048 4946     		mov	r1, r9
 322 004a 2846     		mov	r0, r5
 323 004c FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 324              	.LVL12:
ARM GAS  /tmp/ccqCvedd.s 			page 23


 105:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 325              		.loc 1 105 5 view .LVU84
 326 0050 DFF86C80 		ldr	r8, .L12+48
 327 0054 154F     		ldr	r7, .L12+28
 328 0056 4246     		mov	r2, r8
 329 0058 3946     		mov	r1, r7
 330 005a 2846     		mov	r0, r5
 331 005c FFF7FEFF 		bl	__aeabi_atexit
 332              	.LVL13:
 106:Core/Src/main.cpp **** sa818 sa8181(&huart2, &radio_pd, &radio_ptt);
 333              		.loc 1 106 69 view .LVU85
 334 0060 134C     		ldr	r4, .L12+32
 335 0062 CDF804A0 		str	r10, [sp, #4]
 336 0066 0096     		str	r6, [sp]
 337 0068 0123     		movs	r3, #1
 338 006a 0822     		movs	r2, #8
 339 006c 4946     		mov	r1, r9
 340 006e 2046     		mov	r0, r4
 341 0070 FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 342              	.LVL14:
 106:Core/Src/main.cpp **** sa818 sa8181(&huart2, &radio_pd, &radio_ptt);
 343              		.loc 1 106 5 view .LVU86
 344 0074 4246     		mov	r2, r8
 345 0076 3946     		mov	r1, r7
 346 0078 2046     		mov	r0, r4
 347 007a FFF7FEFF 		bl	__aeabi_atexit
 348              	.LVL15:
 107:Core/Src/main.cpp **** /* USER CODE END 0 */
 349              		.loc 1 107 44 view .LVU87
 350 007e 2B46     		mov	r3, r5
 351 0080 2246     		mov	r2, r4
 352 0082 0C49     		ldr	r1, .L12+36
 353 0084 0C48     		ldr	r0, .L12+40
 354 0086 FFF7FEFF 		bl	_ZN5sa818C1EP20__UART_HandleTypeDefP3pinS3_
 355              	.LVL16:
 356              		.loc 1 927 1 view .LVU88
 357 008a 02B0     		add	sp, sp, #8
 358              	.LCFI5:
 359              		.cfi_def_cfa_offset 32
 360              		@ sp needed
 361 008c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 362              	.L13:
 363              		.align	2
 364              	.L12:
 365 0090 00000000 		.word	.LANCHOR2
 366 0094 00000000 		.word	.LANCHOR0
 367 0098 00000000 		.word	.LANCHOR1
 368 009c 00000000 		.word	.LANCHOR3
 369 00a0 00000000 		.word	.LANCHOR4
 370 00a4 00000000 		.word	.LANCHOR5
 371 00a8 00000000 		.word	.LANCHOR6
 372 00ac 00000000 		.word	_ZN3pinD1Ev
 373 00b0 00000000 		.word	.LANCHOR7
 374 00b4 00000000 		.word	.LANCHOR8
 375 00b8 00000000 		.word	.LANCHOR9
 376 00bc 00100240 		.word	1073876992
 377 00c0 00000000 		.word	__dso_handle
ARM GAS  /tmp/ccqCvedd.s 			page 24


 378              		.cfi_endproc
 379              	.LFE159:
 380              		.cantunwind
 381              		.fnend
 383              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 384              		.align	1
 385              		.global	HAL_TIM_PeriodElapsedCallback
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 391              	HAL_TIM_PeriodElapsedCallback:
 392              		.fnstart
 393              	.LVL17:
 394              	.LFB157:
 873:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 395              		.loc 1 873 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 873:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 399              		.loc 1 873 1 is_stmt 0 view .LVU90
 400 0000 38B5     		push	{r3, r4, r5, lr}
 401              		.save {r3, r4, r5, lr}
 402              	.LCFI6:
 403              		.cfi_def_cfa_offset 16
 404              		.cfi_offset 3, -16
 405              		.cfi_offset 4, -12
 406              		.cfi_offset 5, -8
 407              		.cfi_offset 14, -4
 875:Core/Src/main.cpp ****   {
 408              		.loc 1 875 3 is_stmt 1 view .LVU91
 875:Core/Src/main.cpp ****   {
 409              		.loc 1 875 12 is_stmt 0 view .LVU92
 410 0002 0268     		ldr	r2, [r0]
 875:Core/Src/main.cpp ****   {
 411              		.loc 1 875 29 view .LVU93
 412 0004 1A4B     		ldr	r3, .L22
 413 0006 1B68     		ldr	r3, [r3]
 875:Core/Src/main.cpp ****   {
 414              		.loc 1 875 3 view .LVU94
 415 0008 9A42     		cmp	r2, r3
 416 000a 00D0     		beq	.L20
 417              	.LVL18:
 418              	.L14:
 909:Core/Src/main.cpp **** 
 419              		.loc 1 909 1 view .LVU95
 420 000c 38BD     		pop	{r3, r4, r5, pc}
 421              	.LVL19:
 422              	.L20:
 878:Core/Src/main.cpp ****     {
 423              		.loc 1 878 5 is_stmt 1 view .LVU96
 878:Core/Src/main.cpp ****     {
 424              		.loc 1 878 24 is_stmt 0 view .LVU97
 425 000e 4FF40041 		mov	r1, #32768
 426 0012 1848     		ldr	r0, .L22+4
 427              	.LVL20:
ARM GAS  /tmp/ccqCvedd.s 			page 25


 878:Core/Src/main.cpp ****     {
 428              		.loc 1 878 24 view .LVU98
 429 0014 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 430              	.LVL21:
 878:Core/Src/main.cpp ****     {
 431              		.loc 1 878 5 view .LVU99
 432 0018 80B1     		cbz	r0, .L16
 880:Core/Src/main.cpp ****         ok_debounce++;
 433              		.loc 1 880 7 is_stmt 1 view .LVU100
 880:Core/Src/main.cpp ****         ok_debounce++;
 434              		.loc 1 880 24 is_stmt 0 view .LVU101
 435 001a 174B     		ldr	r3, .L22+8
 436 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 880:Core/Src/main.cpp ****         ok_debounce++;
 437              		.loc 1 880 7 view .LVU102
 438 001e 012B     		cmp	r3, #1
 439 0020 08D9     		bls	.L21
 885:Core/Src/main.cpp ****           menu1.menu_ok();
 440              		.loc 1 885 9 is_stmt 1 view .LVU103
 441 0022 022B     		cmp	r3, #2
 442 0024 0DD1     		bne	.L18
 886:Core/Src/main.cpp ****           ok_debounce=0;
 443              		.loc 1 886 11 view .LVU104
 886:Core/Src/main.cpp ****           ok_debounce=0;
 444              		.loc 1 886 24 is_stmt 0 view .LVU105
 445 0026 1548     		ldr	r0, .L22+12
 446 0028 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 447              	.LVL22:
 887:Core/Src/main.cpp ****         }
 448              		.loc 1 887 11 is_stmt 1 view .LVU106
 887:Core/Src/main.cpp ****         }
 449              		.loc 1 887 22 is_stmt 0 view .LVU107
 450 002c 124B     		ldr	r3, .L22+8
 451 002e 0022     		movs	r2, #0
 452 0030 1A70     		strb	r2, [r3]
 453 0032 06E0     		b	.L18
 454              	.L21:
 881:Core/Src/main.cpp ****       }
 455              		.loc 1 881 9 is_stmt 1 view .LVU108
 881:Core/Src/main.cpp ****       }
 456              		.loc 1 881 20 is_stmt 0 view .LVU109
 457 0034 0133     		adds	r3, r3, #1
 458 0036 104A     		ldr	r2, .L22+8
 459 0038 1370     		strb	r3, [r2]
 460 003a 02E0     		b	.L18
 461              	.L16:
 893:Core/Src/main.cpp ****     }
 462              		.loc 1 893 7 is_stmt 1 view .LVU110
 893:Core/Src/main.cpp ****     }
 463              		.loc 1 893 18 is_stmt 0 view .LVU111
 464 003c 0E4B     		ldr	r3, .L22+8
 465 003e 0022     		movs	r2, #0
 466 0040 1A70     		strb	r2, [r3]
 467              	.L18:
 897:Core/Src/main.cpp ****     {
 468              		.loc 1 897 5 is_stmt 1 view .LVU112
 897:Core/Src/main.cpp ****     {
ARM GAS  /tmp/ccqCvedd.s 			page 26


 469              		.loc 1 897 27 is_stmt 0 view .LVU113
 470 0042 0F48     		ldr	r0, .L22+16
 471 0044 FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 472              	.LVL23:
 897:Core/Src/main.cpp ****     {
 473              		.loc 1 897 5 view .LVU114
 474 0048 0028     		cmp	r0, #0
 475 004a DFD0     		beq	.L14
 899:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 476              		.loc 1 899 7 is_stmt 1 view .LVU115
 899:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 477              		.loc 1 899 26 is_stmt 0 view .LVU116
 478 004c 0B4D     		ldr	r5, .L22+12
 479 004e 2846     		mov	r0, r5
 480 0050 FFF7FEFF 		bl	_ZN4menu13keyboard_pollEv
 481              	.LVL24:
 900:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 482              		.loc 1 900 7 is_stmt 1 view .LVU117
 900:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 483              		.loc 1 900 32 is_stmt 0 view .LVU118
 484 0054 0B48     		ldr	r0, .L22+20
 485 0056 FFF7FEFF 		bl	_ZN3adc12adc_getValueEv
 486              	.LVL25:
 487 005a 094C     		ldr	r4, .L22+16
 488 005c 2046     		mov	r0, r4
 489 005e FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 490              	.LVL26:
 901:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 491              		.loc 1 901 7 is_stmt 1 view .LVU119
 901:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 492              		.loc 1 901 23 is_stmt 0 view .LVU120
 493 0062 2846     		mov	r0, r5
 494 0064 FFF7FEFF 		bl	_ZN4menu10menu_printEv
 495              	.LVL27:
 902:Core/Src/main.cpp ****     }
 496              		.loc 1 902 7 is_stmt 1 view .LVU121
 902:Core/Src/main.cpp ****     }
 497              		.loc 1 902 25 is_stmt 0 view .LVU122
 498 0068 2046     		mov	r0, r4
 499 006a FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 500              	.LVL28:
 909:Core/Src/main.cpp **** 
 501              		.loc 1 909 1 view .LVU123
 502 006e CDE7     		b	.L14
 503              	.L23:
 504              		.align	2
 505              	.L22:
 506 0070 00000000 		.word	.LANCHOR0
 507 0074 00040240 		.word	1073873920
 508 0078 00000000 		.word	.LANCHOR10
 509 007c 00000000 		.word	.LANCHOR3
 510 0080 00000000 		.word	.LANCHOR2
 511 0084 00000000 		.word	.LANCHOR5
 512              		.cfi_endproc
 513              	.LFE157:
 514              		.fnend
 516              		.section	.text.Error_Handler,"ax",%progbits
ARM GAS  /tmp/ccqCvedd.s 			page 27


 517              		.align	1
 518              		.global	Error_Handler
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 522              		.fpu fpv4-sp-d16
 524              	Error_Handler:
 525              		.fnstart
 526              	.LFB158:
 919:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 527              		.loc 1 919 1 is_stmt 1 view -0
 528              		.cfi_startproc
 529              		@ Volatile: function does not return.
 530              		@ args = 0, pretend = 0, frame = 0
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 532              		@ link register save eliminated.
 922:Core/Src/main.cpp ****   while (1)
 533              		.loc 1 922 3 view .LVU125
 534              	.LBB10:
 535              	.LBI10:
 536              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /tmp/cck5lt1t.s 			page 29


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  /tmp/ccqCvedd.s 			page 28


  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/cck5lt1t.s 			page 30


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccqCvedd.s 			page 29


  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cck5lt1t.s 			page 31


 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
<<<<<<< HEAD
 623              		.loc 3 140 27 view .LVU141
 624              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 625              		.loc 3 142 3 view .LVU142
 626              		.loc 3 142 44 is_stmt 0 view .LVU143
 627              		.syntax unified
 628              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 629 0000 72B6     		cpsid i
 630              	@ 0 "" 2
 631              		.thumb
 632              		.syntax unified
 633              	.L37:
 634              	.LBE11:
 635              	.LBE10:
 830:Core/Src/main.cpp ****   {
 636              		.loc 1 830 3 is_stmt 1 discriminator 1 view .LVU144
 830:Core/Src/main.cpp ****   {
 637              		.loc 1 830 3 discriminator 1 view .LVU145
 638 0002 FEE7     		b	.L37
 639              		.cfi_endproc
 640              	.LFE2002:
 641              		.cantunwind
 642              		.fnend
 644              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 645              		.align	1
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 649              		.fpu fpv4-sp-d16
 651              	_ZL12MX_I2C1_Initv:
 652              		.fnstart
 653              	.LFB1987:
 279:Core/Src/main.cpp **** 
 654              		.loc 1 279 1 view -0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658 0000 08B5     		push	{r3, lr}
 659              		.save {r3, lr}
 660              	.LCFI8:
 661              		.cfi_def_cfa_offset 8
 662              		.cfi_offset 3, -8
 663              		.cfi_offset 14, -4
 288:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 664              		.loc 1 288 3 view .LVU147
 288:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
ARM GAS  /tmp/cck5lt1t.s 			page 32


 665              		.loc 1 288 18 is_stmt 0 view .LVU148
 666 0002 0A48     		ldr	r0, .L42
 667 0004 0A4B     		ldr	r3, .L42+4
 668 0006 0360     		str	r3, [r0]
 289:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 669              		.loc 1 289 3 is_stmt 1 view .LVU149
 289:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 670              		.loc 1 289 25 is_stmt 0 view .LVU150
 671 0008 0A4B     		ldr	r3, .L42+8
 672 000a 4360     		str	r3, [r0, #4]
 290:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 673              		.loc 1 290 3 is_stmt 1 view .LVU151
 290:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 674              		.loc 1 290 24 is_stmt 0 view .LVU152
 675 000c 0023     		movs	r3, #0
 676 000e 8360     		str	r3, [r0, #8]
 291:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 677              		.loc 1 291 3 is_stmt 1 view .LVU153
 291:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 678              		.loc 1 291 26 is_stmt 0 view .LVU154
 679 0010 C360     		str	r3, [r0, #12]
 292:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 680              		.loc 1 292 3 is_stmt 1 view .LVU155
 292:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 681              		.loc 1 292 29 is_stmt 0 view .LVU156
 682 0012 4FF48042 		mov	r2, #16384
 683 0016 0261     		str	r2, [r0, #16]
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 684              		.loc 1 293 3 is_stmt 1 view .LVU157
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 685              		.loc 1 293 30 is_stmt 0 view .LVU158
 686 0018 4361     		str	r3, [r0, #20]
 294:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 687              		.loc 1 294 3 is_stmt 1 view .LVU159
 294:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 688              		.loc 1 294 26 is_stmt 0 view .LVU160
 689 001a 8361     		str	r3, [r0, #24]
 295:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 690              		.loc 1 295 3 is_stmt 1 view .LVU161
 295:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 691              		.loc 1 295 30 is_stmt 0 view .LVU162
 692 001c C361     		str	r3, [r0, #28]
 296:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 693              		.loc 1 296 3 is_stmt 1 view .LVU163
 296:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 694              		.loc 1 296 28 is_stmt 0 view .LVU164
 695 001e 0362     		str	r3, [r0, #32]
 297:Core/Src/main.cpp ****   {
 696              		.loc 1 297 3 is_stmt 1 view .LVU165
 297:Core/Src/main.cpp ****   {
 697              		.loc 1 297 19 is_stmt 0 view .LVU166
 698 0020 FFF7FEFF 		bl	HAL_I2C_Init
 699              	.LVL37:
 297:Core/Src/main.cpp ****   {
 700              		.loc 1 297 3 view .LVU167
 701 0024 00B9     		cbnz	r0, .L41
 305:Core/Src/main.cpp **** 
ARM GAS  /tmp/cck5lt1t.s 			page 33


 702              		.loc 1 305 1 view .LVU168
 703 0026 08BD     		pop	{r3, pc}
 704              	.L41:
 299:Core/Src/main.cpp ****   }
 705              		.loc 1 299 5 is_stmt 1 view .LVU169
 299:Core/Src/main.cpp ****   }
 706              		.loc 1 299 18 is_stmt 0 view .LVU170
 707 0028 FFF7FEFF 		bl	Error_Handler
 708              	.LVL38:
 709              	.L43:
 710              		.align	2
 711              	.L42:
 712 002c 00000000 		.word	.LANCHOR13
 713 0030 00540040 		.word	1073763328
 714 0034 A0860100 		.word	100000
 715              		.cfi_endproc
 716              	.LFE1987:
 717              		.fnend
 719              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 720              		.align	1
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 724              		.fpu fpv4-sp-d16
 726              	_ZL12MX_I2C3_Initv:
 727              		.fnstart
 728              	.LFB1988:
 313:Core/Src/main.cpp **** 
 729              		.loc 1 313 1 is_stmt 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733 0000 08B5     		push	{r3, lr}
 734              		.save {r3, lr}
 735              	.LCFI9:
 736              		.cfi_def_cfa_offset 8
 737              		.cfi_offset 3, -8
 738              		.cfi_offset 14, -4
 322:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 739              		.loc 1 322 3 view .LVU172
 322:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 740              		.loc 1 322 18 is_stmt 0 view .LVU173
 741 0002 0A48     		ldr	r0, .L48
 742 0004 0A4B     		ldr	r3, .L48+4
 743 0006 0360     		str	r3, [r0]
 323:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 744              		.loc 1 323 3 is_stmt 1 view .LVU174
 323:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 745              		.loc 1 323 25 is_stmt 0 view .LVU175
 746 0008 0A4B     		ldr	r3, .L48+8
 747 000a 4360     		str	r3, [r0, #4]
 324:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 748              		.loc 1 324 3 is_stmt 1 view .LVU176
 324:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 749              		.loc 1 324 24 is_stmt 0 view .LVU177
 750 000c 0023     		movs	r3, #0
 751 000e 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/cck5lt1t.s 			page 34


 325:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 752              		.loc 1 325 3 is_stmt 1 view .LVU178
 325:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 753              		.loc 1 325 26 is_stmt 0 view .LVU179
 754 0010 C360     		str	r3, [r0, #12]
 326:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 755              		.loc 1 326 3 is_stmt 1 view .LVU180
 326:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 756              		.loc 1 326 29 is_stmt 0 view .LVU181
 757 0012 4FF48042 		mov	r2, #16384
 758 0016 0261     		str	r2, [r0, #16]
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 759              		.loc 1 327 3 is_stmt 1 view .LVU182
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 760              		.loc 1 327 30 is_stmt 0 view .LVU183
 761 0018 4361     		str	r3, [r0, #20]
 328:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 762              		.loc 1 328 3 is_stmt 1 view .LVU184
 328:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 763              		.loc 1 328 26 is_stmt 0 view .LVU185
 764 001a 8361     		str	r3, [r0, #24]
 329:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 765              		.loc 1 329 3 is_stmt 1 view .LVU186
 329:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 766              		.loc 1 329 30 is_stmt 0 view .LVU187
 767 001c C361     		str	r3, [r0, #28]
 330:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 768              		.loc 1 330 3 is_stmt 1 view .LVU188
 330:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 769              		.loc 1 330 28 is_stmt 0 view .LVU189
 770 001e 0362     		str	r3, [r0, #32]
 331:Core/Src/main.cpp ****   {
 771              		.loc 1 331 3 is_stmt 1 view .LVU190
 331:Core/Src/main.cpp ****   {
 772              		.loc 1 331 19 is_stmt 0 view .LVU191
 773 0020 FFF7FEFF 		bl	HAL_I2C_Init
 774              	.LVL39:
 331:Core/Src/main.cpp ****   {
 775              		.loc 1 331 3 view .LVU192
 776 0024 00B9     		cbnz	r0, .L47
 339:Core/Src/main.cpp **** 
 777              		.loc 1 339 1 view .LVU193
 778 0026 08BD     		pop	{r3, pc}
 779              	.L47:
 333:Core/Src/main.cpp ****   }
 780              		.loc 1 333 5 is_stmt 1 view .LVU194
 333:Core/Src/main.cpp ****   }
 781              		.loc 1 333 18 is_stmt 0 view .LVU195
 782 0028 FFF7FEFF 		bl	Error_Handler
 783              	.LVL40:
 784              	.L49:
 785              		.align	2
 786              	.L48:
 787 002c 00000000 		.word	.LANCHOR2
 788 0030 005C0040 		.word	1073765376
 789 0034 A0860100 		.word	100000
 790              		.cfi_endproc
ARM GAS  /tmp/cck5lt1t.s 			page 35


 791              	.LFE1988:
 792              		.fnend
 794              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 795              		.align	1
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 799              		.fpu fpv4-sp-d16
 801              	_ZL12MX_I2S2_Initv:
 802              		.fnstart
 803              	.LFB1989:
 347:Core/Src/main.cpp **** 
 804              		.loc 1 347 1 is_stmt 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 0
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 808 0000 08B5     		push	{r3, lr}
 809              		.save {r3, lr}
 810              	.LCFI10:
 811              		.cfi_def_cfa_offset 8
 812              		.cfi_offset 3, -8
 813              		.cfi_offset 14, -4
 356:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 814              		.loc 1 356 3 view .LVU197
 356:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 815              		.loc 1 356 18 is_stmt 0 view .LVU198
 816 0002 0B48     		ldr	r0, .L54
 817 0004 0B4B     		ldr	r3, .L54+4
 818 0006 0360     		str	r3, [r0]
 357:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 819              		.loc 1 357 3 is_stmt 1 view .LVU199
 357:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 820              		.loc 1 357 19 is_stmt 0 view .LVU200
 821 0008 4FF40072 		mov	r2, #512
 822 000c 4260     		str	r2, [r0, #4]
 358:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 823              		.loc 1 358 3 is_stmt 1 view .LVU201
 358:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 824              		.loc 1 358 23 is_stmt 0 view .LVU202
 825 000e 0023     		movs	r3, #0
 826 0010 8360     		str	r3, [r0, #8]
 359:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 827              		.loc 1 359 3 is_stmt 1 view .LVU203
 359:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 828              		.loc 1 359 25 is_stmt 0 view .LVU204
 829 0012 C360     		str	r3, [r0, #12]
 360:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 830              		.loc 1 360 3 is_stmt 1 view .LVU205
 360:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 831              		.loc 1 360 25 is_stmt 0 view .LVU206
 832 0014 0261     		str	r2, [r0, #16]
 361:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 833              		.loc 1 361 3 is_stmt 1 view .LVU207
 361:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 834              		.loc 1 361 24 is_stmt 0 view .LVU208
 835 0016 4FF4FA52 		mov	r2, #8000
 836 001a 4261     		str	r2, [r0, #20]
ARM GAS  /tmp/cck5lt1t.s 			page 36


 362:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 837              		.loc 1 362 3 is_stmt 1 view .LVU209
 362:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 838              		.loc 1 362 19 is_stmt 0 view .LVU210
 839 001c 8361     		str	r3, [r0, #24]
 363:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 840              		.loc 1 363 3 is_stmt 1 view .LVU211
 363:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 841              		.loc 1 363 26 is_stmt 0 view .LVU212
 842 001e C361     		str	r3, [r0, #28]
 364:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 843              		.loc 1 364 3 is_stmt 1 view .LVU213
 364:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 844              		.loc 1 364 29 is_stmt 0 view .LVU214
 845 0020 0362     		str	r3, [r0, #32]
 365:Core/Src/main.cpp ****   {
 846              		.loc 1 365 3 is_stmt 1 view .LVU215
 365:Core/Src/main.cpp ****   {
 847              		.loc 1 365 19 is_stmt 0 view .LVU216
 848 0022 FFF7FEFF 		bl	HAL_I2S_Init
 849              	.LVL41:
 365:Core/Src/main.cpp ****   {
 850              		.loc 1 365 3 view .LVU217
 851 0026 00B9     		cbnz	r0, .L53
 373:Core/Src/main.cpp **** 
 852              		.loc 1 373 1 view .LVU218
 853 0028 08BD     		pop	{r3, pc}
 854              	.L53:
 367:Core/Src/main.cpp ****   }
 855              		.loc 1 367 5 is_stmt 1 view .LVU219
 367:Core/Src/main.cpp ****   }
 856              		.loc 1 367 18 is_stmt 0 view .LVU220
 857 002a FFF7FEFF 		bl	Error_Handler
 858              	.LVL42:
 859              	.L55:
 860 002e 00BF     		.align	2
 861              	.L54:
 862 0030 00000000 		.word	.LANCHOR14
 863 0034 00380040 		.word	1073756160
 864              		.cfi_endproc
 865              	.LFE1989:
 866              		.fnend
 868              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 869              		.align	1
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 873              		.fpu fpv4-sp-d16
 875              	_ZL12MX_I2S3_Initv:
 876              		.fnstart
 877              	.LFB1990:
 381:Core/Src/main.cpp **** 
 878              		.loc 1 381 1 is_stmt 1 view -0
 879              		.cfi_startproc
 880              		@ args = 0, pretend = 0, frame = 0
 881              		@ frame_needed = 0, uses_anonymous_args = 0
 882 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/cck5lt1t.s 			page 37


 883              		.save {r3, lr}
 884              	.LCFI11:
 885              		.cfi_def_cfa_offset 8
 886              		.cfi_offset 3, -8
 887              		.cfi_offset 14, -4
 390:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 888              		.loc 1 390 3 view .LVU222
 390:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 889              		.loc 1 390 18 is_stmt 0 view .LVU223
 890 0002 0B48     		ldr	r0, .L60
 891 0004 0B4B     		ldr	r3, .L60+4
 892 0006 0360     		str	r3, [r0]
 391:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 893              		.loc 1 391 3 is_stmt 1 view .LVU224
 391:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 894              		.loc 1 391 19 is_stmt 0 view .LVU225
 895 0008 4FF40072 		mov	r2, #512
 896 000c 4260     		str	r2, [r0, #4]
 392:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 897              		.loc 1 392 3 is_stmt 1 view .LVU226
 392:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 898              		.loc 1 392 23 is_stmt 0 view .LVU227
 899 000e 0023     		movs	r3, #0
 900 0010 8360     		str	r3, [r0, #8]
 393:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 901              		.loc 1 393 3 is_stmt 1 view .LVU228
 393:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 902              		.loc 1 393 25 is_stmt 0 view .LVU229
 903 0012 C360     		str	r3, [r0, #12]
 394:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 904              		.loc 1 394 3 is_stmt 1 view .LVU230
 394:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 905              		.loc 1 394 25 is_stmt 0 view .LVU231
 906 0014 0261     		str	r2, [r0, #16]
 395:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 907              		.loc 1 395 3 is_stmt 1 view .LVU232
 395:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 908              		.loc 1 395 24 is_stmt 0 view .LVU233
 909 0016 4AF64442 		movw	r2, #44100
 910 001a 4261     		str	r2, [r0, #20]
 396:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 911              		.loc 1 396 3 is_stmt 1 view .LVU234
 396:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 912              		.loc 1 396 19 is_stmt 0 view .LVU235
 913 001c 8361     		str	r3, [r0, #24]
 397:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 914              		.loc 1 397 3 is_stmt 1 view .LVU236
 397:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 915              		.loc 1 397 26 is_stmt 0 view .LVU237
 916 001e C361     		str	r3, [r0, #28]
 398:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 917              		.loc 1 398 3 is_stmt 1 view .LVU238
 398:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 918              		.loc 1 398 29 is_stmt 0 view .LVU239
 919 0020 0123     		movs	r3, #1
 920 0022 0362     		str	r3, [r0, #32]
 399:Core/Src/main.cpp ****   {
ARM GAS  /tmp/cck5lt1t.s 			page 38


 921              		.loc 1 399 3 is_stmt 1 view .LVU240
 399:Core/Src/main.cpp ****   {
 922              		.loc 1 399 19 is_stmt 0 view .LVU241
 923 0024 FFF7FEFF 		bl	HAL_I2S_Init
 924              	.LVL43:
 399:Core/Src/main.cpp ****   {
 925              		.loc 1 399 3 view .LVU242
 926 0028 00B9     		cbnz	r0, .L59
 407:Core/Src/main.cpp **** 
 927              		.loc 1 407 1 view .LVU243
 928 002a 08BD     		pop	{r3, pc}
 929              	.L59:
 401:Core/Src/main.cpp ****   }
 930              		.loc 1 401 5 is_stmt 1 view .LVU244
 401:Core/Src/main.cpp ****   }
 931              		.loc 1 401 18 is_stmt 0 view .LVU245
 932 002c FFF7FEFF 		bl	Error_Handler
 933              	.LVL44:
 934              	.L61:
 935              		.align	2
 936              	.L60:
 937 0030 00000000 		.word	.LANCHOR15
 938 0034 003C0040 		.word	1073757184
 939              		.cfi_endproc
 940              	.LFE1990:
 941              		.fnend
 943              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 944              		.align	1
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 948              		.fpu fpv4-sp-d16
 950              	_ZL12MX_I2S4_Initv:
 951              		.fnstart
 952              	.LFB1991:
 415:Core/Src/main.cpp **** 
 953              		.loc 1 415 1 is_stmt 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957 0000 08B5     		push	{r3, lr}
 958              		.save {r3, lr}
 959              	.LCFI12:
 960              		.cfi_def_cfa_offset 8
 961              		.cfi_offset 3, -8
 962              		.cfi_offset 14, -4
 424:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 963              		.loc 1 424 3 view .LVU247
 424:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 964              		.loc 1 424 18 is_stmt 0 view .LVU248
 965 0002 0B48     		ldr	r0, .L66
 966 0004 0B4B     		ldr	r3, .L66+4
 967 0006 0360     		str	r3, [r0]
 425:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 968              		.loc 1 425 3 is_stmt 1 view .LVU249
 425:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 969              		.loc 1 425 19 is_stmt 0 view .LVU250
ARM GAS  /tmp/cck5lt1t.s 			page 39


 970 0008 4FF40073 		mov	r3, #512
 971 000c 4360     		str	r3, [r0, #4]
 426:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 972              		.loc 1 426 3 is_stmt 1 view .LVU251
 426:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 973              		.loc 1 426 23 is_stmt 0 view .LVU252
 974 000e 0023     		movs	r3, #0
 975 0010 8360     		str	r3, [r0, #8]
 427:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 976              		.loc 1 427 3 is_stmt 1 view .LVU253
 427:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 977              		.loc 1 427 25 is_stmt 0 view .LVU254
 978 0012 C360     		str	r3, [r0, #12]
 428:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 979              		.loc 1 428 3 is_stmt 1 view .LVU255
 428:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 980              		.loc 1 428 25 is_stmt 0 view .LVU256
 981 0014 0361     		str	r3, [r0, #16]
 429:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 982              		.loc 1 429 3 is_stmt 1 view .LVU257
 429:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 983              		.loc 1 429 24 is_stmt 0 view .LVU258
 984 0016 4AF64442 		movw	r2, #44100
 985 001a 4261     		str	r2, [r0, #20]
 430:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 986              		.loc 1 430 3 is_stmt 1 view .LVU259
 430:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 987              		.loc 1 430 19 is_stmt 0 view .LVU260
 988 001c 8361     		str	r3, [r0, #24]
 431:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 989              		.loc 1 431 3 is_stmt 1 view .LVU261
 431:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 990              		.loc 1 431 26 is_stmt 0 view .LVU262
 991 001e C361     		str	r3, [r0, #28]
 432:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 992              		.loc 1 432 3 is_stmt 1 view .LVU263
 432:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 993              		.loc 1 432 29 is_stmt 0 view .LVU264
 994 0020 0362     		str	r3, [r0, #32]
 433:Core/Src/main.cpp ****   {
 995              		.loc 1 433 3 is_stmt 1 view .LVU265
 433:Core/Src/main.cpp ****   {
 996              		.loc 1 433 19 is_stmt 0 view .LVU266
 997 0022 FFF7FEFF 		bl	HAL_I2S_Init
 998              	.LVL45:
 433:Core/Src/main.cpp ****   {
 999              		.loc 1 433 3 view .LVU267
 1000 0026 00B9     		cbnz	r0, .L65
 441:Core/Src/main.cpp **** 
 1001              		.loc 1 441 1 view .LVU268
 1002 0028 08BD     		pop	{r3, pc}
 1003              	.L65:
 435:Core/Src/main.cpp ****   }
 1004              		.loc 1 435 5 is_stmt 1 view .LVU269
 435:Core/Src/main.cpp ****   }
 1005              		.loc 1 435 18 is_stmt 0 view .LVU270
 1006 002a FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cck5lt1t.s 			page 40


 1007              	.LVL46:
 1008              	.L67:
 1009 002e 00BF     		.align	2
 1010              	.L66:
 1011 0030 00000000 		.word	.LANCHOR16
 1012 0034 00340140 		.word	1073820672
 1013              		.cfi_endproc
 1014              	.LFE1991:
 1015              		.fnend
 1017              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 1018              		.align	1
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1022              		.fpu fpv4-sp-d16
 1024              	_ZL15MX_SDIO_SD_Initv:
 1025              		.fnstart
 1026              	.LFB1992:
 449:Core/Src/main.cpp **** 
 1027              		.loc 1 449 1 is_stmt 1 view -0
 1028              		.cfi_startproc
 1029              		@ args = 0, pretend = 0, frame = 0
 1030              		@ frame_needed = 0, uses_anonymous_args = 0
 1031 0000 08B5     		push	{r3, lr}
 1032              		.save {r3, lr}
 1033              	.LCFI13:
 1034              		.cfi_def_cfa_offset 8
 1035              		.cfi_offset 3, -8
 1036              		.cfi_offset 14, -4
 458:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 1037              		.loc 1 458 3 view .LVU272
 458:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 1038              		.loc 1 458 16 is_stmt 0 view .LVU273
 1039 0002 0C48     		ldr	r0, .L74
 1040 0004 0C4B     		ldr	r3, .L74+4
 1041 0006 0360     		str	r3, [r0]
 459:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 1042              		.loc 1 459 3 is_stmt 1 view .LVU274
 459:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 1043              		.loc 1 459 22 is_stmt 0 view .LVU275
 1044 0008 0023     		movs	r3, #0
 1045 000a 4360     		str	r3, [r0, #4]
 460:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 1046              		.loc 1 460 3 is_stmt 1 view .LVU276
 460:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 1047              		.loc 1 460 24 is_stmt 0 view .LVU277
 1048 000c 8360     		str	r3, [r0, #8]
 461:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 1049              		.loc 1 461 3 is_stmt 1 view .LVU278
 461:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 1050              		.loc 1 461 27 is_stmt 0 view .LVU279
 1051 000e C360     		str	r3, [r0, #12]
 462:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 1052              		.loc 1 462 3 is_stmt 1 view .LVU280
 462:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 1053              		.loc 1 462 20 is_stmt 0 view .LVU281
 1054 0010 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/cck5lt1t.s 			page 41


 463:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 1055              		.loc 1 463 3 is_stmt 1 view .LVU282
 463:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 1056              		.loc 1 463 32 is_stmt 0 view .LVU283
 1057 0012 4361     		str	r3, [r0, #20]
 464:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 1058              		.loc 1 464 3 is_stmt 1 view .LVU284
 464:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 1059              		.loc 1 464 21 is_stmt 0 view .LVU285
 1060 0014 8361     		str	r3, [r0, #24]
 465:Core/Src/main.cpp ****   {
 1061              		.loc 1 465 3 is_stmt 1 view .LVU286
 465:Core/Src/main.cpp ****   {
 1062              		.loc 1 465 18 is_stmt 0 view .LVU287
 1063 0016 FFF7FEFF 		bl	HAL_SD_Init
 1064              	.LVL47:
 465:Core/Src/main.cpp ****   {
 1065              		.loc 1 465 3 view .LVU288
 1066 001a 30B9     		cbnz	r0, .L72
 469:Core/Src/main.cpp ****   {
 1067              		.loc 1 469 3 is_stmt 1 view .LVU289
 469:Core/Src/main.cpp ****   {
 1068              		.loc 1 469 36 is_stmt 0 view .LVU290
 1069 001c 4FF40061 		mov	r1, #2048
 1070 0020 0448     		ldr	r0, .L74
 1071 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 1072              	.LVL48:
 469:Core/Src/main.cpp ****   {
 1073              		.loc 1 469 3 view .LVU291
 1074 0026 10B9     		cbnz	r0, .L73
 477:Core/Src/main.cpp **** 
 1075              		.loc 1 477 1 view .LVU292
 1076 0028 08BD     		pop	{r3, pc}
 1077              	.L72:
 467:Core/Src/main.cpp ****   }
 1078              		.loc 1 467 5 is_stmt 1 view .LVU293
 467:Core/Src/main.cpp ****   }
 1079              		.loc 1 467 18 is_stmt 0 view .LVU294
 1080 002a FFF7FEFF 		bl	Error_Handler
 1081              	.LVL49:
 1082              	.L73:
 471:Core/Src/main.cpp ****   }
 1083              		.loc 1 471 5 is_stmt 1 view .LVU295
 471:Core/Src/main.cpp ****   }
 1084              		.loc 1 471 18 is_stmt 0 view .LVU296
 1085 002e FFF7FEFF 		bl	Error_Handler
 1086              	.LVL50:
 1087              	.L75:
 1088 0032 00BF     		.align	2
 1089              	.L74:
 1090 0034 00000000 		.word	.LANCHOR17
 1091 0038 002C0140 		.word	1073818624
 1092              		.cfi_endproc
 1093              	.LFE1992:
 1094              		.fnend
 1096              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 1097              		.align	1
ARM GAS  /tmp/cck5lt1t.s 			page 42


 1098              		.syntax unified
 1099              		.thumb
 1100              		.thumb_func
 1101              		.fpu fpv4-sp-d16
 1103              	_ZL12MX_SPI1_Initv:
 1104              		.fnstart
 1105              	.LFB1993:
 485:Core/Src/main.cpp **** 
 1106              		.loc 1 485 1 is_stmt 1 view -0
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 0
 1109              		@ frame_needed = 0, uses_anonymous_args = 0
 1110 0000 08B5     		push	{r3, lr}
 1111              		.save {r3, lr}
 1112              	.LCFI14:
 1113              		.cfi_def_cfa_offset 8
 1114              		.cfi_offset 3, -8
 1115              		.cfi_offset 14, -4
 495:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1116              		.loc 1 495 3 view .LVU298
 495:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1117              		.loc 1 495 18 is_stmt 0 view .LVU299
 1118 0002 0C48     		ldr	r0, .L80
 1119 0004 0C4B     		ldr	r3, .L80+4
 1120 0006 0360     		str	r3, [r0]
 496:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1121              		.loc 1 496 3 is_stmt 1 view .LVU300
 496:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1122              		.loc 1 496 19 is_stmt 0 view .LVU301
 1123 0008 4FF48273 		mov	r3, #260
 1124 000c 4360     		str	r3, [r0, #4]
 497:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1125              		.loc 1 497 3 is_stmt 1 view .LVU302
 497:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1126              		.loc 1 497 24 is_stmt 0 view .LVU303
 1127 000e 0023     		movs	r3, #0
 1128 0010 8360     		str	r3, [r0, #8]
 498:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1129              		.loc 1 498 3 is_stmt 1 view .LVU304
 498:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1130              		.loc 1 498 23 is_stmt 0 view .LVU305
 1131 0012 C360     		str	r3, [r0, #12]
 499:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1132              		.loc 1 499 3 is_stmt 1 view .LVU306
 499:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1133              		.loc 1 499 26 is_stmt 0 view .LVU307
 1134 0014 0361     		str	r3, [r0, #16]
 500:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1135              		.loc 1 500 3 is_stmt 1 view .LVU308
 500:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1136              		.loc 1 500 23 is_stmt 0 view .LVU309
 1137 0016 4361     		str	r3, [r0, #20]
 501:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1138              		.loc 1 501 3 is_stmt 1 view .LVU310
 501:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1139              		.loc 1 501 18 is_stmt 0 view .LVU311
 1140 0018 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cck5lt1t.s 			page 43


 502:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1141              		.loc 1 502 3 is_stmt 1 view .LVU312
 502:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1142              		.loc 1 502 32 is_stmt 0 view .LVU313
 1143 001a C361     		str	r3, [r0, #28]
 503:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1144              		.loc 1 503 3 is_stmt 1 view .LVU314
 503:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1145              		.loc 1 503 23 is_stmt 0 view .LVU315
 1146 001c 0362     		str	r3, [r0, #32]
 504:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1147              		.loc 1 504 3 is_stmt 1 view .LVU316
 504:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1148              		.loc 1 504 21 is_stmt 0 view .LVU317
 1149 001e 4362     		str	r3, [r0, #36]
 505:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1150              		.loc 1 505 3 is_stmt 1 view .LVU318
 505:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1151              		.loc 1 505 29 is_stmt 0 view .LVU319
 1152 0020 8362     		str	r3, [r0, #40]
 506:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1153              		.loc 1 506 3 is_stmt 1 view .LVU320
 506:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1154              		.loc 1 506 28 is_stmt 0 view .LVU321
 1155 0022 0A23     		movs	r3, #10
 1156 0024 C362     		str	r3, [r0, #44]
 507:Core/Src/main.cpp ****   {
 1157              		.loc 1 507 3 is_stmt 1 view .LVU322
 507:Core/Src/main.cpp ****   {
 1158              		.loc 1 507 19 is_stmt 0 view .LVU323
 1159 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1160              	.LVL51:
 507:Core/Src/main.cpp ****   {
 1161              		.loc 1 507 3 view .LVU324
 1162 002a 00B9     		cbnz	r0, .L79
 515:Core/Src/main.cpp **** 
 1163              		.loc 1 515 1 view .LVU325
 1164 002c 08BD     		pop	{r3, pc}
 1165              	.L79:
 509:Core/Src/main.cpp ****   }
 1166              		.loc 1 509 5 is_stmt 1 view .LVU326
 509:Core/Src/main.cpp ****   }
 1167              		.loc 1 509 18 is_stmt 0 view .LVU327
 1168 002e FFF7FEFF 		bl	Error_Handler
 1169              	.LVL52:
 1170              	.L81:
 1171 0032 00BF     		.align	2
 1172              	.L80:
 1173 0034 00000000 		.word	.LANCHOR18
 1174 0038 00300140 		.word	1073819648
 1175              		.cfi_endproc
 1176              	.LFE1993:
 1177              		.fnend
 1179              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 1180              		.align	1
 1181              		.syntax unified
 1182              		.thumb
ARM GAS  /tmp/cck5lt1t.s 			page 44


 1183              		.thumb_func
 1184              		.fpu fpv4-sp-d16
 1186              	_ZL12MX_SPI5_Initv:
 1187              		.fnstart
 1188              	.LFB1994:
 523:Core/Src/main.cpp **** 
 1189              		.loc 1 523 1 is_stmt 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 0
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 1193 0000 08B5     		push	{r3, lr}
 1194              		.save {r3, lr}
 1195              	.LCFI15:
 1196              		.cfi_def_cfa_offset 8
 1197              		.cfi_offset 3, -8
 1198              		.cfi_offset 14, -4
 533:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1199              		.loc 1 533 3 view .LVU329
 533:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1200              		.loc 1 533 18 is_stmt 0 view .LVU330
 1201 0002 0C48     		ldr	r0, .L86
 1202 0004 0C4B     		ldr	r3, .L86+4
 1203 0006 0360     		str	r3, [r0]
 534:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1204              		.loc 1 534 3 is_stmt 1 view .LVU331
 534:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1205              		.loc 1 534 19 is_stmt 0 view .LVU332
 1206 0008 4FF48273 		mov	r3, #260
 1207 000c 4360     		str	r3, [r0, #4]
 535:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1208              		.loc 1 535 3 is_stmt 1 view .LVU333
 535:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1209              		.loc 1 535 24 is_stmt 0 view .LVU334
 1210 000e 0023     		movs	r3, #0
 1211 0010 8360     		str	r3, [r0, #8]
 536:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1212              		.loc 1 536 3 is_stmt 1 view .LVU335
 536:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1213              		.loc 1 536 23 is_stmt 0 view .LVU336
 1214 0012 C360     		str	r3, [r0, #12]
 537:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1215              		.loc 1 537 3 is_stmt 1 view .LVU337
 537:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1216              		.loc 1 537 26 is_stmt 0 view .LVU338
 1217 0014 0361     		str	r3, [r0, #16]
 538:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1218              		.loc 1 538 3 is_stmt 1 view .LVU339
 538:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1219              		.loc 1 538 23 is_stmt 0 view .LVU340
 1220 0016 4361     		str	r3, [r0, #20]
 539:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1221              		.loc 1 539 3 is_stmt 1 view .LVU341
 539:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1222              		.loc 1 539 18 is_stmt 0 view .LVU342
 1223 0018 8361     		str	r3, [r0, #24]
 540:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1224              		.loc 1 540 3 is_stmt 1 view .LVU343
ARM GAS  /tmp/cck5lt1t.s 			page 45


 540:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1225              		.loc 1 540 32 is_stmt 0 view .LVU344
 1226 001a C361     		str	r3, [r0, #28]
 541:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1227              		.loc 1 541 3 is_stmt 1 view .LVU345
 541:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1228              		.loc 1 541 23 is_stmt 0 view .LVU346
 1229 001c 0362     		str	r3, [r0, #32]
 542:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1230              		.loc 1 542 3 is_stmt 1 view .LVU347
 542:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1231              		.loc 1 542 21 is_stmt 0 view .LVU348
 1232 001e 4362     		str	r3, [r0, #36]
 543:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1233              		.loc 1 543 3 is_stmt 1 view .LVU349
 543:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1234              		.loc 1 543 29 is_stmt 0 view .LVU350
 1235 0020 8362     		str	r3, [r0, #40]
 544:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1236              		.loc 1 544 3 is_stmt 1 view .LVU351
 544:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1237              		.loc 1 544 28 is_stmt 0 view .LVU352
 1238 0022 0A23     		movs	r3, #10
 1239 0024 C362     		str	r3, [r0, #44]
 545:Core/Src/main.cpp ****   {
 1240              		.loc 1 545 3 is_stmt 1 view .LVU353
 545:Core/Src/main.cpp ****   {
 1241              		.loc 1 545 19 is_stmt 0 view .LVU354
 1242 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1243              	.LVL53:
 545:Core/Src/main.cpp ****   {
 1244              		.loc 1 545 3 view .LVU355
 1245 002a 00B9     		cbnz	r0, .L85
 553:Core/Src/main.cpp **** 
 1246              		.loc 1 553 1 view .LVU356
 1247 002c 08BD     		pop	{r3, pc}
 1248              	.L85:
 547:Core/Src/main.cpp ****   }
 1249              		.loc 1 547 5 is_stmt 1 view .LVU357
 547:Core/Src/main.cpp ****   }
 1250              		.loc 1 547 18 is_stmt 0 view .LVU358
 1251 002e FFF7FEFF 		bl	Error_Handler
 1252              	.LVL54:
 1253              	.L87:
 1254 0032 00BF     		.align	2
 1255              	.L86:
 1256 0034 00000000 		.word	.LANCHOR19
 1257 0038 00500140 		.word	1073827840
 1258              		.cfi_endproc
 1259              	.LFE1994:
 1260              		.fnend
 1262              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1263              		.align	1
 1264              		.syntax unified
 1265              		.thumb
 1266              		.thumb_func
 1267              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cck5lt1t.s 			page 46


 1269              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1270              		.fnstart
 1271              	.LFB1998:
 677:Core/Src/main.cpp **** 
 1272              		.loc 1 677 1 is_stmt 1 view -0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 0
 1275              		@ frame_needed = 0, uses_anonymous_args = 0
 1276 0000 08B5     		push	{r3, lr}
 1277              		.save {r3, lr}
 1278              	.LCFI16:
 1279              		.cfi_def_cfa_offset 8
 1280              		.cfi_offset 3, -8
 1281              		.cfi_offset 14, -4
 686:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1282              		.loc 1 686 3 view .LVU360
 686:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1283              		.loc 1 686 28 is_stmt 0 view .LVU361
 1284 0002 0B48     		ldr	r0, .L92
 1285 0004 4FF0A043 		mov	r3, #1342177280
 1286 0008 0360     		str	r3, [r0]
 687:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1287              		.loc 1 687 3 is_stmt 1 view .LVU362
 687:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1288              		.loc 1 687 38 is_stmt 0 view .LVU363
 1289 000a 0423     		movs	r3, #4
 1290 000c 4360     		str	r3, [r0, #4]
 688:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1291              		.loc 1 688 3 is_stmt 1 view .LVU364
 688:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1292              		.loc 1 688 30 is_stmt 0 view .LVU365
 1293 000e 0222     		movs	r2, #2
 1294 0010 C260     		str	r2, [r0, #12]
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1295              		.loc 1 689 3 is_stmt 1 view .LVU366
 689:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1296              		.loc 1 689 35 is_stmt 0 view .LVU367
 1297 0012 0023     		movs	r3, #0
 1298 0014 0361     		str	r3, [r0, #16]
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1299              		.loc 1 690 3 is_stmt 1 view .LVU368
 690:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1300              		.loc 1 690 35 is_stmt 0 view .LVU369
 1301 0016 8261     		str	r2, [r0, #24]
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1302              		.loc 1 691 3 is_stmt 1 view .LVU370
 691:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1303              		.loc 1 691 35 is_stmt 0 view .LVU371
 1304 0018 C361     		str	r3, [r0, #28]
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1305              		.loc 1 692 3 is_stmt 1 view .LVU372
 692:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1306              		.loc 1 692 41 is_stmt 0 view .LVU373
 1307 001a 0362     		str	r3, [r0, #32]
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1308              		.loc 1 693 3 is_stmt 1 view .LVU374
 693:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
ARM GAS  /tmp/cck5lt1t.s 			page 47


 1309              		.loc 1 693 35 is_stmt 0 view .LVU375
 1310 001c 4362     		str	r3, [r0, #36]
 694:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1311              		.loc 1 694 3 is_stmt 1 view .LVU376
 694:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1312              		.loc 1 694 44 is_stmt 0 view .LVU377
 1313 001e C362     		str	r3, [r0, #44]
 695:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1314              		.loc 1 695 3 is_stmt 1 view .LVU378
 695:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1315              		.loc 1 695 42 is_stmt 0 view .LVU379
 1316 0020 0363     		str	r3, [r0, #48]
 696:Core/Src/main.cpp ****   {
 1317              		.loc 1 696 3 is_stmt 1 view .LVU380
 696:Core/Src/main.cpp ****   {
 1318              		.loc 1 696 19 is_stmt 0 view .LVU381
 1319 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1320              	.LVL55:
 696:Core/Src/main.cpp ****   {
 1321              		.loc 1 696 3 view .LVU382
 1322 0026 00B9     		cbnz	r0, .L91
 704:Core/Src/main.cpp **** 
 1323              		.loc 1 704 1 view .LVU383
 1324 0028 08BD     		pop	{r3, pc}
 1325              	.L91:
 698:Core/Src/main.cpp ****   }
 1326              		.loc 1 698 5 is_stmt 1 view .LVU384
 698:Core/Src/main.cpp ****   }
 1327              		.loc 1 698 18 is_stmt 0 view .LVU385
 1328 002a FFF7FEFF 		bl	Error_Handler
 1329              	.LVL56:
 1330              	.L93:
 1331 002e 00BF     		.align	2
 1332              	.L92:
 1333 0030 00000000 		.word	.LANCHOR20
 1334              		.cfi_endproc
 1335              	.LFE1998:
 1336              		.fnend
 1338              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1339              		.align	1
 1340              		.syntax unified
 1341              		.thumb
 1342              		.thumb_func
 1343              		.fpu fpv4-sp-d16
 1345              	_ZL12MX_ADC1_Initv:
 1346              		.fnstart
 1347              	.LFB1986:
 229:Core/Src/main.cpp **** 
 1348              		.loc 1 229 1 is_stmt 1 view -0
 1349              		.cfi_startproc
 1350              		@ args = 0, pretend = 0, frame = 16
 1351              		@ frame_needed = 0, uses_anonymous_args = 0
 1352 0000 00B5     		push	{lr}
 1353              		.save {lr}
 1354              	.LCFI17:
 1355              		.cfi_def_cfa_offset 4
 1356              		.cfi_offset 14, -4
ARM GAS  /tmp/cck5lt1t.s 			page 48


 1357              		.pad #20
 1358 0002 85B0     		sub	sp, sp, #20
 1359              	.LCFI18:
 1360              		.cfi_def_cfa_offset 24
 235:Core/Src/main.cpp **** 
 1361              		.loc 1 235 3 view .LVU387
 235:Core/Src/main.cpp **** 
 1362              		.loc 1 235 26 is_stmt 0 view .LVU388
 1363 0004 0023     		movs	r3, #0
 1364 0006 0093     		str	r3, [sp]
 1365 0008 0193     		str	r3, [sp, #4]
 1366 000a 0293     		str	r3, [sp, #8]
 1367 000c 0393     		str	r3, [sp, #12]
 242:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1368              		.loc 1 242 3 is_stmt 1 view .LVU389
 242:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1369              		.loc 1 242 18 is_stmt 0 view .LVU390
 1370 000e 1348     		ldr	r0, .L100
 1371 0010 134A     		ldr	r2, .L100+4
 1372 0012 0260     		str	r2, [r0]
 243:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1373              		.loc 1 243 3 is_stmt 1 view .LVU391
 243:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1374              		.loc 1 243 29 is_stmt 0 view .LVU392
 1375 0014 4360     		str	r3, [r0, #4]
 244:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1376              		.loc 1 244 3 is_stmt 1 view .LVU393
 244:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1377              		.loc 1 244 25 is_stmt 0 view .LVU394
 1378 0016 8360     		str	r3, [r0, #8]
 245:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1379              		.loc 1 245 3 is_stmt 1 view .LVU395
 245:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1380              		.loc 1 245 27 is_stmt 0 view .LVU396
 1381 0018 0361     		str	r3, [r0, #16]
 246:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1382              		.loc 1 246 3 is_stmt 1 view .LVU397
 246:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1383              		.loc 1 246 33 is_stmt 0 view .LVU398
 1384 001a 0376     		strb	r3, [r0, #24]
 247:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1385              		.loc 1 247 3 is_stmt 1 view .LVU399
 247:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1386              		.loc 1 247 36 is_stmt 0 view .LVU400
 1387 001c 80F82030 		strb	r3, [r0, #32]
 248:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1388              		.loc 1 248 3 is_stmt 1 view .LVU401
 248:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1389              		.loc 1 248 35 is_stmt 0 view .LVU402
 1390 0020 C362     		str	r3, [r0, #44]
 249:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1391              		.loc 1 249 3 is_stmt 1 view .LVU403
 249:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1392              		.loc 1 249 31 is_stmt 0 view .LVU404
 1393 0022 104A     		ldr	r2, .L100+8
 1394 0024 8262     		str	r2, [r0, #40]
 250:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
ARM GAS  /tmp/cck5lt1t.s 			page 49


 1395              		.loc 1 250 3 is_stmt 1 view .LVU405
 250:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1396              		.loc 1 250 24 is_stmt 0 view .LVU406
 1397 0026 C360     		str	r3, [r0, #12]
 251:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1398              		.loc 1 251 3 is_stmt 1 view .LVU407
 251:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1399              		.loc 1 251 30 is_stmt 0 view .LVU408
 1400 0028 0122     		movs	r2, #1
 1401 002a C261     		str	r2, [r0, #28]
 252:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1402              		.loc 1 252 3 is_stmt 1 view .LVU409
 252:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1403              		.loc 1 252 36 is_stmt 0 view .LVU410
 1404 002c 80F83030 		strb	r3, [r0, #48]
 253:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1405              		.loc 1 253 3 is_stmt 1 view .LVU411
 253:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1406              		.loc 1 253 27 is_stmt 0 view .LVU412
 1407 0030 4261     		str	r2, [r0, #20]
 254:Core/Src/main.cpp ****   {
 1408              		.loc 1 254 3 is_stmt 1 view .LVU413
 254:Core/Src/main.cpp ****   {
 1409              		.loc 1 254 19 is_stmt 0 view .LVU414
 1410 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1411              	.LVL57:
 254:Core/Src/main.cpp ****   {
 1412              		.loc 1 254 3 view .LVU415
 1413 0036 68B9     		cbnz	r0, .L98
 260:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1414              		.loc 1 260 3 is_stmt 1 view .LVU416
 260:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1415              		.loc 1 260 19 is_stmt 0 view .LVU417
 1416 0038 0A23     		movs	r3, #10
 1417 003a 0093     		str	r3, [sp]
 261:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1418              		.loc 1 261 3 is_stmt 1 view .LVU418
 261:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1419              		.loc 1 261 16 is_stmt 0 view .LVU419
 1420 003c 0123     		movs	r3, #1
 1421 003e 0193     		str	r3, [sp, #4]
 262:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1422              		.loc 1 262 3 is_stmt 1 view .LVU420
 262:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1423              		.loc 1 262 24 is_stmt 0 view .LVU421
 1424 0040 0023     		movs	r3, #0
 1425 0042 0293     		str	r3, [sp, #8]
 263:Core/Src/main.cpp ****   {
 1426              		.loc 1 263 3 is_stmt 1 view .LVU422
 263:Core/Src/main.cpp ****   {
 1427              		.loc 1 263 28 is_stmt 0 view .LVU423
 1428 0044 6946     		mov	r1, sp
 1429 0046 0548     		ldr	r0, .L100
 1430 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1431              	.LVL58:
 263:Core/Src/main.cpp ****   {
 1432              		.loc 1 263 3 view .LVU424
ARM GAS  /tmp/cck5lt1t.s 			page 50


 1433 004c 20B9     		cbnz	r0, .L99
 271:Core/Src/main.cpp **** 
 1434              		.loc 1 271 1 view .LVU425
 1435 004e 05B0     		add	sp, sp, #20
 1436              	.LCFI19:
 1437              		.cfi_remember_state
 1438              		.cfi_def_cfa_offset 4
 1439              		@ sp needed
 1440 0050 5DF804FB 		ldr	pc, [sp], #4
 1441              	.L98:
 1442              	.LCFI20:
 1443              		.cfi_restore_state
 256:Core/Src/main.cpp ****   }
 1444              		.loc 1 256 5 is_stmt 1 view .LVU426
 256:Core/Src/main.cpp ****   }
 1445              		.loc 1 256 18 is_stmt 0 view .LVU427
 1446 0054 FFF7FEFF 		bl	Error_Handler
 1447              	.LVL59:
 1448              	.L99:
 265:Core/Src/main.cpp ****   }
 1449              		.loc 1 265 5 is_stmt 1 view .LVU428
 265:Core/Src/main.cpp ****   }
 1450              		.loc 1 265 18 is_stmt 0 view .LVU429
 1451 0058 FFF7FEFF 		bl	Error_Handler
 1452              	.LVL60:
 1453              	.L101:
 1454              		.align	2
 1455              	.L100:
 1456 005c 00000000 		.word	.LANCHOR5
 1457 0060 00200140 		.word	1073815552
 1458 0064 0100000F 		.word	251658241
 1459              		.cfi_endproc
 1460              	.LFE1986:
 1461              		.fnend
 1463              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1464              		.align	1
 1465              		.syntax unified
 1466              		.thumb
 1467              		.thumb_func
 1468              		.fpu fpv4-sp-d16
 1470              	_ZL13MX_TIM10_Initv:
 1471              		.fnstart
 1472              	.LFB1997:
 646:Core/Src/main.cpp **** 
 1473              		.loc 1 646 1 is_stmt 1 view -0
 1474              		.cfi_startproc
 1475              		@ args = 0, pretend = 0, frame = 0
 1476              		@ frame_needed = 0, uses_anonymous_args = 0
 1477 0000 08B5     		push	{r3, lr}
 1478              		.save {r3, lr}
 1479              	.LCFI21:
 1480              		.cfi_def_cfa_offset 8
 1481              		.cfi_offset 3, -8
 1482              		.cfi_offset 14, -4
 655:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1483              		.loc 1 655 3 view .LVU431
 655:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
ARM GAS  /tmp/cck5lt1t.s 			page 51


 1484              		.loc 1 655 19 is_stmt 0 view .LVU432
 1485 0002 0948     		ldr	r0, .L106
 1486 0004 094B     		ldr	r3, .L106+4
 1487 0006 0360     		str	r3, [r0]
 656:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1488              		.loc 1 656 3 is_stmt 1 view .LVU433
 656:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1489              		.loc 1 656 25 is_stmt 0 view .LVU434
 1490 0008 0F23     		movs	r3, #15
 1491 000a 4360     		str	r3, [r0, #4]
 657:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1492              		.loc 1 657 3 is_stmt 1 view .LVU435
 657:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1493              		.loc 1 657 27 is_stmt 0 view .LVU436
 1494 000c 0023     		movs	r3, #0
 1495 000e 8360     		str	r3, [r0, #8]
 658:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1496              		.loc 1 658 3 is_stmt 1 view .LVU437
 658:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1497              		.loc 1 658 22 is_stmt 0 view .LVU438
 1498 0010 4FF6FF72 		movw	r2, #65535
 1499 0014 C260     		str	r2, [r0, #12]
 659:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1500              		.loc 1 659 3 is_stmt 1 view .LVU439
 659:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1501              		.loc 1 659 29 is_stmt 0 view .LVU440
 1502 0016 0361     		str	r3, [r0, #16]
 660:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1503              		.loc 1 660 3 is_stmt 1 view .LVU441
 660:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1504              		.loc 1 660 33 is_stmt 0 view .LVU442
 1505 0018 8361     		str	r3, [r0, #24]
 661:Core/Src/main.cpp ****   {
 1506              		.loc 1 661 3 is_stmt 1 view .LVU443
 661:Core/Src/main.cpp ****   {
 1507              		.loc 1 661 24 is_stmt 0 view .LVU444
 1508 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1509              	.LVL61:
 661:Core/Src/main.cpp ****   {
 1510              		.loc 1 661 3 view .LVU445
 1511 001e 00B9     		cbnz	r0, .L105
 669:Core/Src/main.cpp **** 
 1512              		.loc 1 669 1 view .LVU446
 1513 0020 08BD     		pop	{r3, pc}
 1514              	.L105:
 663:Core/Src/main.cpp ****   }
 1515              		.loc 1 663 5 is_stmt 1 view .LVU447
 663:Core/Src/main.cpp ****   }
 1516              		.loc 1 663 18 is_stmt 0 view .LVU448
 1517 0022 FFF7FEFF 		bl	Error_Handler
 1518              	.LVL62:
 1519              	.L107:
 1520 0026 00BF     		.align	2
 1521              	.L106:
 1522 0028 00000000 		.word	.LANCHOR1
 1523 002c 00440140 		.word	1073824768
 1524              		.cfi_endproc
ARM GAS  /tmp/cck5lt1t.s 			page 52


 1525              	.LFE1997:
 1526              		.fnend
 1528              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1529              		.align	1
 1530              		.syntax unified
 1531              		.thumb
 1532              		.thumb_func
 1533              		.fpu fpv4-sp-d16
 1535              	_ZL12MX_TIM5_Initv:
 1536              		.fnstart
 1537              	.LFB1995:
 561:Core/Src/main.cpp **** 
 1538              		.loc 1 561 1 is_stmt 1 view -0
 1539              		.cfi_startproc
 1540              		@ args = 0, pretend = 0, frame = 32
 1541              		@ frame_needed = 0, uses_anonymous_args = 0
 1542 0000 00B5     		push	{lr}
 1543              		.save {lr}
 1544              	.LCFI22:
 1545              		.cfi_def_cfa_offset 4
 1546              		.cfi_offset 14, -4
 1547              		.pad #36
 1548 0002 89B0     		sub	sp, sp, #36
 1549              	.LCFI23:
 1550              		.cfi_def_cfa_offset 40
 567:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1551              		.loc 1 567 3 view .LVU450
 567:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1552              		.loc 1 567 26 is_stmt 0 view .LVU451
 1553 0004 0023     		movs	r3, #0
 1554 0006 0393     		str	r3, [sp, #12]
 1555 0008 0493     		str	r3, [sp, #16]
 1556 000a 0593     		str	r3, [sp, #20]
 1557 000c 0693     		str	r3, [sp, #24]
 1558 000e 0793     		str	r3, [sp, #28]
 568:Core/Src/main.cpp **** 
 1559              		.loc 1 568 3 is_stmt 1 view .LVU452
 568:Core/Src/main.cpp **** 
 1560              		.loc 1 568 27 is_stmt 0 view .LVU453
 1561 0010 0193     		str	r3, [sp, #4]
 1562 0012 0293     		str	r3, [sp, #8]
 573:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1563              		.loc 1 573 3 is_stmt 1 view .LVU454
 573:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1564              		.loc 1 573 18 is_stmt 0 view .LVU455
 1565 0014 1248     		ldr	r0, .L116
 1566 0016 134A     		ldr	r2, .L116+4
 1567 0018 0260     		str	r2, [r0]
 574:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1568              		.loc 1 574 3 is_stmt 1 view .LVU456
 574:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1569              		.loc 1 574 24 is_stmt 0 view .LVU457
 1570 001a 4360     		str	r3, [r0, #4]
 575:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1571              		.loc 1 575 3 is_stmt 1 view .LVU458
 575:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1572              		.loc 1 575 26 is_stmt 0 view .LVU459
ARM GAS  /tmp/cck5lt1t.s 			page 53


 1573 001c 8360     		str	r3, [r0, #8]
 576:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1574              		.loc 1 576 3 is_stmt 1 view .LVU460
 576:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1575              		.loc 1 576 21 is_stmt 0 view .LVU461
 1576 001e 4FF0FF32 		mov	r2, #-1
 1577 0022 C260     		str	r2, [r0, #12]
 577:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1578              		.loc 1 577 3 is_stmt 1 view .LVU462
 577:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1579              		.loc 1 577 28 is_stmt 0 view .LVU463
 1580 0024 0361     		str	r3, [r0, #16]
 578:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1581              		.loc 1 578 3 is_stmt 1 view .LVU464
 578:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1582              		.loc 1 578 32 is_stmt 0 view .LVU465
 1583 0026 8361     		str	r3, [r0, #24]
 579:Core/Src/main.cpp ****   {
 1584              		.loc 1 579 3 is_stmt 1 view .LVU466
 579:Core/Src/main.cpp ****   {
 1585              		.loc 1 579 24 is_stmt 0 view .LVU467
 1586 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1587              	.LVL63:
 579:Core/Src/main.cpp ****   {
 1588              		.loc 1 579 3 view .LVU468
 1589 002c 90B9     		cbnz	r0, .L113
 583:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1590              		.loc 1 583 3 is_stmt 1 view .LVU469
 583:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1591              		.loc 1 583 26 is_stmt 0 view .LVU470
 1592 002e 0023     		movs	r3, #0
 1593 0030 0393     		str	r3, [sp, #12]
 584:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1594              		.loc 1 584 3 is_stmt 1 view .LVU471
 584:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1595              		.loc 1 584 29 is_stmt 0 view .LVU472
 1596 0032 0493     		str	r3, [sp, #16]
 585:Core/Src/main.cpp ****   {
 1597              		.loc 1 585 3 is_stmt 1 view .LVU473
 585:Core/Src/main.cpp ****   {
 1598              		.loc 1 585 33 is_stmt 0 view .LVU474
 1599 0034 03A9     		add	r1, sp, #12
 1600 0036 0A48     		ldr	r0, .L116
 1601 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1602              	.LVL64:
 585:Core/Src/main.cpp ****   {
 1603              		.loc 1 585 3 view .LVU475
 1604 003c 60B9     		cbnz	r0, .L114
 589:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1605              		.loc 1 589 3 is_stmt 1 view .LVU476
 589:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1606              		.loc 1 589 37 is_stmt 0 view .LVU477
 1607 003e 0023     		movs	r3, #0
 1608 0040 0193     		str	r3, [sp, #4]
 590:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1609              		.loc 1 590 3 is_stmt 1 view .LVU478
 590:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/cck5lt1t.s 			page 54


 1610              		.loc 1 590 33 is_stmt 0 view .LVU479
 1611 0042 0293     		str	r3, [sp, #8]
 591:Core/Src/main.cpp ****   {
 1612              		.loc 1 591 3 is_stmt 1 view .LVU480
 591:Core/Src/main.cpp ****   {
 1613              		.loc 1 591 44 is_stmt 0 view .LVU481
 1614 0044 01A9     		add	r1, sp, #4
 1615 0046 0648     		ldr	r0, .L116
 1616 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1617              	.LVL65:
 591:Core/Src/main.cpp ****   {
 1618              		.loc 1 591 3 view .LVU482
 1619 004c 30B9     		cbnz	r0, .L115
 599:Core/Src/main.cpp **** 
 1620              		.loc 1 599 1 view .LVU483
 1621 004e 09B0     		add	sp, sp, #36
 1622              	.LCFI24:
 1623              		.cfi_remember_state
 1624              		.cfi_def_cfa_offset 4
 1625              		@ sp needed
 1626 0050 5DF804FB 		ldr	pc, [sp], #4
 1627              	.L113:
 1628              	.LCFI25:
 1629              		.cfi_restore_state
 581:Core/Src/main.cpp ****   }
 1630              		.loc 1 581 5 is_stmt 1 view .LVU484
 581:Core/Src/main.cpp ****   }
 1631              		.loc 1 581 18 is_stmt 0 view .LVU485
 1632 0054 FFF7FEFF 		bl	Error_Handler
 1633              	.LVL66:
 1634              	.L114:
 587:Core/Src/main.cpp ****   }
 1635              		.loc 1 587 5 is_stmt 1 view .LVU486
 587:Core/Src/main.cpp ****   }
 1636              		.loc 1 587 18 is_stmt 0 view .LVU487
 1637 0058 FFF7FEFF 		bl	Error_Handler
 1638              	.LVL67:
 1639              	.L115:
 593:Core/Src/main.cpp ****   }
 1640              		.loc 1 593 5 is_stmt 1 view .LVU488
 593:Core/Src/main.cpp ****   }
 1641              		.loc 1 593 18 is_stmt 0 view .LVU489
 1642 005c FFF7FEFF 		bl	Error_Handler
 1643              	.LVL68:
 1644              	.L117:
 1645              		.align	2
 1646              	.L116:
 1647 0060 00000000 		.word	.LANCHOR21
 1648 0064 000C0040 		.word	1073744896
 1649              		.cfi_endproc
 1650              	.LFE1995:
 1651              		.fnend
 1653              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1654              		.align	1
 1655              		.syntax unified
 1656              		.thumb
 1657              		.thumb_func
ARM GAS  /tmp/cck5lt1t.s 			page 55


 1658              		.fpu fpv4-sp-d16
 1660              	_ZL12MX_TIM9_Initv:
 1661              		.fnstart
 1662              	.LFB1996:
 607:Core/Src/main.cpp **** 
 1663              		.loc 1 607 1 is_stmt 1 view -0
 1664              		.cfi_startproc
 1665              		@ args = 0, pretend = 0, frame = 24
 1666              		@ frame_needed = 0, uses_anonymous_args = 0
 1667 0000 00B5     		push	{lr}
 1668              		.save {lr}
 1669              	.LCFI26:
 1670              		.cfi_def_cfa_offset 4
 1671              		.cfi_offset 14, -4
 1672              		.pad #28
 1673 0002 87B0     		sub	sp, sp, #28
 1674              	.LCFI27:
 1675              		.cfi_def_cfa_offset 32
 613:Core/Src/main.cpp **** 
 1676              		.loc 1 613 3 view .LVU491
 613:Core/Src/main.cpp **** 
 1677              		.loc 1 613 26 is_stmt 0 view .LVU492
 1678 0004 0023     		movs	r3, #0
 1679 0006 0193     		str	r3, [sp, #4]
 1680 0008 0293     		str	r3, [sp, #8]
 1681 000a 0393     		str	r3, [sp, #12]
 1682 000c 0493     		str	r3, [sp, #16]
 1683 000e 0593     		str	r3, [sp, #20]
 618:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1684              		.loc 1 618 3 is_stmt 1 view .LVU493
 618:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1685              		.loc 1 618 18 is_stmt 0 view .LVU494
 1686 0010 0D48     		ldr	r0, .L124
 1687 0012 0E4A     		ldr	r2, .L124+4
 1688 0014 0260     		str	r2, [r0]
 619:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1689              		.loc 1 619 3 is_stmt 1 view .LVU495
 619:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1690              		.loc 1 619 24 is_stmt 0 view .LVU496
 1691 0016 4360     		str	r3, [r0, #4]
 620:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1692              		.loc 1 620 3 is_stmt 1 view .LVU497
 620:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1693              		.loc 1 620 26 is_stmt 0 view .LVU498
 1694 0018 8360     		str	r3, [r0, #8]
 621:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1695              		.loc 1 621 3 is_stmt 1 view .LVU499
 621:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1696              		.loc 1 621 21 is_stmt 0 view .LVU500
 1697 001a 4FF6FF72 		movw	r2, #65535
 1698 001e C260     		str	r2, [r0, #12]
 622:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1699              		.loc 1 622 3 is_stmt 1 view .LVU501
 622:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1700              		.loc 1 622 28 is_stmt 0 view .LVU502
 1701 0020 0361     		str	r3, [r0, #16]
 623:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
ARM GAS  /tmp/cck5lt1t.s 			page 56


 1702              		.loc 1 623 3 is_stmt 1 view .LVU503
 623:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1703              		.loc 1 623 32 is_stmt 0 view .LVU504
 1704 0022 8361     		str	r3, [r0, #24]
 624:Core/Src/main.cpp ****   {
 1705              		.loc 1 624 3 is_stmt 1 view .LVU505
 624:Core/Src/main.cpp ****   {
 1706              		.loc 1 624 24 is_stmt 0 view .LVU506
 1707 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1708              	.LVL69:
 624:Core/Src/main.cpp ****   {
 1709              		.loc 1 624 3 view .LVU507
 1710 0028 50B9     		cbnz	r0, .L122
 628:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1711              		.loc 1 628 3 is_stmt 1 view .LVU508
 628:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1712              		.loc 1 628 26 is_stmt 0 view .LVU509
 1713 002a 0023     		movs	r3, #0
 1714 002c 0193     		str	r3, [sp, #4]
 629:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1715              		.loc 1 629 3 is_stmt 1 view .LVU510
 629:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1716              		.loc 1 629 29 is_stmt 0 view .LVU511
 1717 002e 0293     		str	r3, [sp, #8]
 630:Core/Src/main.cpp ****   {
 1718              		.loc 1 630 3 is_stmt 1 view .LVU512
 630:Core/Src/main.cpp ****   {
 1719              		.loc 1 630 33 is_stmt 0 view .LVU513
 1720 0030 01A9     		add	r1, sp, #4
 1721 0032 0548     		ldr	r0, .L124
 1722 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1723              	.LVL70:
 630:Core/Src/main.cpp ****   {
 1724              		.loc 1 630 3 view .LVU514
 1725 0038 20B9     		cbnz	r0, .L123
 638:Core/Src/main.cpp **** 
 1726              		.loc 1 638 1 view .LVU515
 1727 003a 07B0     		add	sp, sp, #28
 1728              	.LCFI28:
 1729              		.cfi_remember_state
 1730              		.cfi_def_cfa_offset 4
 1731              		@ sp needed
 1732 003c 5DF804FB 		ldr	pc, [sp], #4
 1733              	.L122:
 1734              	.LCFI29:
 1735              		.cfi_restore_state
 626:Core/Src/main.cpp ****   }
 1736              		.loc 1 626 5 is_stmt 1 view .LVU516
 626:Core/Src/main.cpp ****   }
 1737              		.loc 1 626 18 is_stmt 0 view .LVU517
 1738 0040 FFF7FEFF 		bl	Error_Handler
 1739              	.LVL71:
 1740              	.L123:
 632:Core/Src/main.cpp ****   }
 1741              		.loc 1 632 5 is_stmt 1 view .LVU518
 632:Core/Src/main.cpp ****   }
 1742              		.loc 1 632 18 is_stmt 0 view .LVU519
ARM GAS  /tmp/cck5lt1t.s 			page 57


 1743 0044 FFF7FEFF 		bl	Error_Handler
 1744              	.LVL72:
 1745              	.L125:
 1746              		.align	2
 1747              	.L124:
 1748 0048 00000000 		.word	.LANCHOR22
 1749 004c 00400140 		.word	1073823744
 1750              		.cfi_endproc
 1751              	.LFE1996:
 1752              		.fnend
 1754              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1755              		.align	1
 1756              		.global	_Z18SystemClock_Configv
 1757              		.syntax unified
 1758              		.thumb
 1759              		.thumb_func
 1760              		.fpu fpv4-sp-d16
 1762              	_Z18SystemClock_Configv:
 1763              		.fnstart
 1764              	.LFB1985:
 174:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1765              		.loc 1 174 1 is_stmt 1 view -0
 1766              		.cfi_startproc
 1767              		@ args = 0, pretend = 0, frame = 104
 1768              		@ frame_needed = 0, uses_anonymous_args = 0
 1769 0000 00B5     		push	{lr}
 1770              		.save {lr}
 1771              	.LCFI30:
 1772              		.cfi_def_cfa_offset 4
 1773              		.cfi_offset 14, -4
 1774              		.pad #108
 1775 0002 9BB0     		sub	sp, sp, #108
 1776              	.LCFI31:
 1777              		.cfi_def_cfa_offset 112
 175:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1778              		.loc 1 175 3 view .LVU521
 175:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1779              		.loc 1 175 22 is_stmt 0 view .LVU522
 1780 0004 3022     		movs	r2, #48
 1781 0006 0021     		movs	r1, #0
 1782 0008 0EA8     		add	r0, sp, #56
 1783 000a FFF7FEFF 		bl	memset
 1784              	.LVL73:
 176:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1785              		.loc 1 176 3 is_stmt 1 view .LVU523
 176:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1786              		.loc 1 176 22 is_stmt 0 view .LVU524
 1787 000e 0023     		movs	r3, #0
 1788 0010 0993     		str	r3, [sp, #36]
 1789 0012 0A93     		str	r3, [sp, #40]
 1790 0014 0B93     		str	r3, [sp, #44]
 1791 0016 0C93     		str	r3, [sp, #48]
 1792 0018 0D93     		str	r3, [sp, #52]
 177:Core/Src/main.cpp **** 
 1793              		.loc 1 177 3 is_stmt 1 view .LVU525
 177:Core/Src/main.cpp **** 
 1794              		.loc 1 177 28 is_stmt 0 view .LVU526
ARM GAS  /tmp/cck5lt1t.s 			page 58


 1795 001a 0393     		str	r3, [sp, #12]
 1796 001c 0493     		str	r3, [sp, #16]
 1797 001e 0593     		str	r3, [sp, #20]
 1798 0020 0693     		str	r3, [sp, #24]
 1799 0022 0793     		str	r3, [sp, #28]
 1800 0024 0893     		str	r3, [sp, #32]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1801              		.loc 1 181 3 is_stmt 1 view .LVU527
 1802              	.LBB12:
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1803              		.loc 1 181 3 view .LVU528
 1804 0026 0193     		str	r3, [sp, #4]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1805              		.loc 1 181 3 view .LVU529
 1806 0028 264A     		ldr	r2, .L134
 1807 002a 116C     		ldr	r1, [r2, #64]
 1808 002c 41F08051 		orr	r1, r1, #268435456
 1809 0030 1164     		str	r1, [r2, #64]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1810              		.loc 1 181 3 view .LVU530
 1811 0032 126C     		ldr	r2, [r2, #64]
 1812 0034 02F08052 		and	r2, r2, #268435456
 1813 0038 0192     		str	r2, [sp, #4]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1814              		.loc 1 181 3 view .LVU531
 1815 003a 019A     		ldr	r2, [sp, #4]
 1816              	.LBE12:
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1817              		.loc 1 182 3 view .LVU532
 1818              	.LBB13:
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1819              		.loc 1 182 3 view .LVU533
 1820 003c 0293     		str	r3, [sp, #8]
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1821              		.loc 1 182 3 view .LVU534
 1822 003e 224B     		ldr	r3, .L134+4
 1823 0040 1A68     		ldr	r2, [r3]
 1824 0042 42F44042 		orr	r2, r2, #49152
 1825 0046 1A60     		str	r2, [r3]
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1826              		.loc 1 182 3 view .LVU535
 1827 0048 1B68     		ldr	r3, [r3]
 1828 004a 03F44043 		and	r3, r3, #49152
 1829 004e 0293     		str	r3, [sp, #8]
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1830              		.loc 1 182 3 view .LVU536
 1831 0050 029B     		ldr	r3, [sp, #8]
 1832              	.LBE13:
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1833              		.loc 1 186 3 view .LVU537
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1834              		.loc 1 186 36 is_stmt 0 view .LVU538
 1835 0052 0323     		movs	r3, #3
 1836 0054 0E93     		str	r3, [sp, #56]
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1837              		.loc 1 187 3 is_stmt 1 view .LVU539
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
ARM GAS  /tmp/cck5lt1t.s 			page 59


 1838              		.loc 1 187 30 is_stmt 0 view .LVU540
 1839 0056 4FF48032 		mov	r2, #65536
 1840 005a 0F92     		str	r2, [sp, #60]
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1841              		.loc 1 188 3 is_stmt 1 view .LVU541
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1842              		.loc 1 188 30 is_stmt 0 view .LVU542
 1843 005c 0122     		movs	r2, #1
 1844 005e 1192     		str	r2, [sp, #68]
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1845              		.loc 1 189 3 is_stmt 1 view .LVU543
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1846              		.loc 1 189 41 is_stmt 0 view .LVU544
 1847 0060 1022     		movs	r2, #16
 1848 0062 1292     		str	r2, [sp, #72]
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1849              		.loc 1 190 3 is_stmt 1 view .LVU545
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1850              		.loc 1 190 34 is_stmt 0 view .LVU546
 1851 0064 0222     		movs	r2, #2
 1852 0066 1492     		str	r2, [sp, #80]
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1853              		.loc 1 191 3 is_stmt 1 view .LVU547
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1854              		.loc 1 191 35 is_stmt 0 view .LVU548
 1855 0068 4FF48001 		mov	r1, #4194304
 1856 006c 1591     		str	r1, [sp, #84]
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1857              		.loc 1 192 3 is_stmt 1 view .LVU549
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1858              		.loc 1 192 30 is_stmt 0 view .LVU550
 1859 006e 0421     		movs	r1, #4
 1860 0070 1691     		str	r1, [sp, #88]
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1861              		.loc 1 193 3 is_stmt 1 view .LVU551
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1862              		.loc 1 193 30 is_stmt 0 view .LVU552
 1863 0072 4821     		movs	r1, #72
 1864 0074 1791     		str	r1, [sp, #92]
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1865              		.loc 1 194 3 is_stmt 1 view .LVU553
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1866              		.loc 1 194 30 is_stmt 0 view .LVU554
 1867 0076 1892     		str	r2, [sp, #96]
 195:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1868              		.loc 1 195 3 is_stmt 1 view .LVU555
 195:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1869              		.loc 1 195 30 is_stmt 0 view .LVU556
 1870 0078 1993     		str	r3, [sp, #100]
 196:Core/Src/main.cpp ****   {
 1871              		.loc 1 196 3 is_stmt 1 view .LVU557
 196:Core/Src/main.cpp ****   {
 1872              		.loc 1 196 24 is_stmt 0 view .LVU558
 1873 007a 0EA8     		add	r0, sp, #56
 1874 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1875              	.LVL74:
 196:Core/Src/main.cpp ****   {
ARM GAS  /tmp/cck5lt1t.s 			page 60


 1876              		.loc 1 196 3 view .LVU559
 1877 0080 C8B9     		cbnz	r0, .L131
 202:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1878              		.loc 1 202 3 is_stmt 1 view .LVU560
 202:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1879              		.loc 1 202 31 is_stmt 0 view .LVU561
 1880 0082 0F23     		movs	r3, #15
 1881 0084 0993     		str	r3, [sp, #36]
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1882              		.loc 1 204 3 is_stmt 1 view .LVU562
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1883              		.loc 1 204 34 is_stmt 0 view .LVU563
 1884 0086 0021     		movs	r1, #0
 1885 0088 0A91     		str	r1, [sp, #40]
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1886              		.loc 1 205 3 is_stmt 1 view .LVU564
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1887              		.loc 1 205 35 is_stmt 0 view .LVU565
 1888 008a 0B91     		str	r1, [sp, #44]
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1889              		.loc 1 206 3 is_stmt 1 view .LVU566
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1890              		.loc 1 206 36 is_stmt 0 view .LVU567
 1891 008c 0C91     		str	r1, [sp, #48]
 207:Core/Src/main.cpp **** 
 1892              		.loc 1 207 3 is_stmt 1 view .LVU568
 207:Core/Src/main.cpp **** 
 1893              		.loc 1 207 36 is_stmt 0 view .LVU569
 1894 008e 0D91     		str	r1, [sp, #52]
 209:Core/Src/main.cpp ****   {
 1895              		.loc 1 209 3 is_stmt 1 view .LVU570
 209:Core/Src/main.cpp ****   {
 1896              		.loc 1 209 26 is_stmt 0 view .LVU571
 1897 0090 09A8     		add	r0, sp, #36
 1898 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1899              	.LVL75:
 209:Core/Src/main.cpp ****   {
 1900              		.loc 1 209 3 view .LVU572
 1901 0096 80B9     		cbnz	r0, .L132
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1902              		.loc 1 213 3 is_stmt 1 view .LVU573
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1903              		.loc 1 213 44 is_stmt 0 view .LVU574
 1904 0098 0123     		movs	r3, #1
 1905 009a 0393     		str	r3, [sp, #12]
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1906              		.loc 1 214 3 is_stmt 1 view .LVU575
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1907              		.loc 1 214 38 is_stmt 0 view .LVU576
 1908 009c C023     		movs	r3, #192
 1909 009e 0593     		str	r3, [sp, #20]
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1910              		.loc 1 215 3 is_stmt 1 view .LVU577
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1911              		.loc 1 215 38 is_stmt 0 view .LVU578
 1912 00a0 0423     		movs	r3, #4
 1913 00a2 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/cck5lt1t.s 			page 61


 216:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1914              		.loc 1 216 3 is_stmt 1 view .LVU579
 216:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1915              		.loc 1 216 38 is_stmt 0 view .LVU580
 1916 00a4 0223     		movs	r3, #2
 1917 00a6 0693     		str	r3, [sp, #24]
 217:Core/Src/main.cpp ****   {
 1918              		.loc 1 217 3 is_stmt 1 view .LVU581
 217:Core/Src/main.cpp ****   {
 1919              		.loc 1 217 32 is_stmt 0 view .LVU582
 1920 00a8 03A8     		add	r0, sp, #12
 1921 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1922              	.LVL76:
 217:Core/Src/main.cpp ****   {
 1923              		.loc 1 217 3 view .LVU583
 1924 00ae 30B9     		cbnz	r0, .L133
 221:Core/Src/main.cpp **** 
 1925              		.loc 1 221 1 view .LVU584
 1926 00b0 1BB0     		add	sp, sp, #108
 1927              	.LCFI32:
 1928              		.cfi_remember_state
 1929              		.cfi_def_cfa_offset 4
 1930              		@ sp needed
 1931 00b2 5DF804FB 		ldr	pc, [sp], #4
 1932              	.L131:
 1933              	.LCFI33:
 1934              		.cfi_restore_state
 198:Core/Src/main.cpp ****   }
 1935              		.loc 1 198 5 is_stmt 1 view .LVU585
 198:Core/Src/main.cpp ****   }
 1936              		.loc 1 198 18 is_stmt 0 view .LVU586
 1937 00b6 FFF7FEFF 		bl	Error_Handler
 1938              	.LVL77:
 1939              	.L132:
 211:Core/Src/main.cpp ****   }
 1940              		.loc 1 211 5 is_stmt 1 view .LVU587
 211:Core/Src/main.cpp ****   }
 1941              		.loc 1 211 18 is_stmt 0 view .LVU588
 1942 00ba FFF7FEFF 		bl	Error_Handler
 1943              	.LVL78:
 1944              	.L133:
 219:Core/Src/main.cpp ****   }
 1945              		.loc 1 219 5 is_stmt 1 view .LVU589
 219:Core/Src/main.cpp ****   }
 1946              		.loc 1 219 18 is_stmt 0 view .LVU590
 1947 00be FFF7FEFF 		bl	Error_Handler
 1948              	.LVL79:
 1949              	.L135:
 1950 00c2 00BF     		.align	2
 1951              	.L134:
 1952 00c4 00380240 		.word	1073887232
 1953 00c8 00700040 		.word	1073770496
 1954              		.cfi_endproc
 1955              	.LFE1985:
 1956              		.fnend
 1958              		.section	.text.main,"ax",%progbits
 1959              		.align	1
ARM GAS  /tmp/cck5lt1t.s 			page 62


 1960              		.global	main
 1961              		.syntax unified
 1962              		.thumb
 1963              		.thumb_func
 1964              		.fpu fpv4-sp-d16
 1966              	main:
 1967              		.fnstart
 1968              	.LFB1984:
 112:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 1969              		.loc 1 112 1 is_stmt 1 view -0
 1970              		.cfi_startproc
 1971              		@ args = 0, pretend = 0, frame = 0
 1972              		@ frame_needed = 0, uses_anonymous_args = 0
 1973 0000 08B5     		push	{r3, lr}
 1974              		.save {r3, lr}
 1975              	.LCFI34:
 1976              		.cfi_def_cfa_offset 8
 1977              		.cfi_offset 3, -8
 1978              		.cfi_offset 14, -4
 120:Core/Src/main.cpp **** 
 1979              		.loc 1 120 3 view .LVU592
 120:Core/Src/main.cpp **** 
 1980              		.loc 1 120 11 is_stmt 0 view .LVU593
 1981 0002 FFF7FEFF 		bl	HAL_Init
 1982              	.LVL80:
 127:Core/Src/main.cpp **** 
 1983              		.loc 1 127 3 is_stmt 1 view .LVU594
 127:Core/Src/main.cpp **** 
 1984              		.loc 1 127 21 is_stmt 0 view .LVU595
 1985 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 1986              	.LVL81:
 134:Core/Src/main.cpp ****   MX_I2C1_Init();
 1987              		.loc 1 134 3 is_stmt 1 view .LVU596
 134:Core/Src/main.cpp ****   MX_I2C1_Init();
 1988              		.loc 1 134 15 is_stmt 0 view .LVU597
 1989 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 1990              	.LVL82:
 135:Core/Src/main.cpp ****   MX_I2C3_Init();
 1991              		.loc 1 135 3 is_stmt 1 view .LVU598
 135:Core/Src/main.cpp ****   MX_I2C3_Init();
 1992              		.loc 1 135 15 is_stmt 0 view .LVU599
 1993 000e FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 1994              	.LVL83:
 136:Core/Src/main.cpp ****   MX_I2S2_Init();
 1995              		.loc 1 136 3 is_stmt 1 view .LVU600
 136:Core/Src/main.cpp ****   MX_I2S2_Init();
 1996              		.loc 1 136 15 is_stmt 0 view .LVU601
 1997 0012 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 1998              	.LVL84:
 137:Core/Src/main.cpp ****   MX_I2S3_Init();
 1999              		.loc 1 137 3 is_stmt 1 view .LVU602
 137:Core/Src/main.cpp ****   MX_I2S3_Init();
 2000              		.loc 1 137 15 is_stmt 0 view .LVU603
 2001 0016 FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 2002              	.LVL85:
 138:Core/Src/main.cpp ****   MX_I2S4_Init();
 2003              		.loc 1 138 3 is_stmt 1 view .LVU604
ARM GAS  /tmp/cck5lt1t.s 			page 63


 138:Core/Src/main.cpp ****   MX_I2S4_Init();
 2004              		.loc 1 138 15 is_stmt 0 view .LVU605
 2005 001a FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 2006              	.LVL86:
 139:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2007              		.loc 1 139 3 is_stmt 1 view .LVU606
 139:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2008              		.loc 1 139 15 is_stmt 0 view .LVU607
 2009 001e FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 2010              	.LVL87:
 140:Core/Src/main.cpp ****   MX_SPI1_Init();
 2011              		.loc 1 140 3 is_stmt 1 view .LVU608
 140:Core/Src/main.cpp ****   MX_SPI1_Init();
 2012              		.loc 1 140 18 is_stmt 0 view .LVU609
 2013 0022 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 2014              	.LVL88:
 141:Core/Src/main.cpp ****   MX_SPI5_Init();
 2015              		.loc 1 141 3 is_stmt 1 view .LVU610
 141:Core/Src/main.cpp ****   MX_SPI5_Init();
 2016              		.loc 1 141 15 is_stmt 0 view .LVU611
 2017 0026 FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2018              	.LVL89:
 142:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2019              		.loc 1 142 3 is_stmt 1 view .LVU612
 142:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2020              		.loc 1 142 15 is_stmt 0 view .LVU613
 2021 002a FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2022              	.LVL90:
 143:Core/Src/main.cpp ****   MX_ADC1_Init();
 2023              		.loc 1 143 3 is_stmt 1 view .LVU614
 143:Core/Src/main.cpp ****   MX_ADC1_Init();
 2024              		.loc 1 143 25 is_stmt 0 view .LVU615
 2025 002e FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2026              	.LVL91:
 144:Core/Src/main.cpp ****   MX_TIM10_Init();
 2027              		.loc 1 144 3 is_stmt 1 view .LVU616
 144:Core/Src/main.cpp ****   MX_TIM10_Init();
 2028              		.loc 1 144 15 is_stmt 0 view .LVU617
 2029 0032 FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2030              	.LVL92:
 145:Core/Src/main.cpp ****   MX_TIM5_Init();
 2031              		.loc 1 145 3 is_stmt 1 view .LVU618
 145:Core/Src/main.cpp ****   MX_TIM5_Init();
 2032              		.loc 1 145 16 is_stmt 0 view .LVU619
 2033 0036 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2034              	.LVL93:
 146:Core/Src/main.cpp ****   MX_TIM9_Init();
 2035              		.loc 1 146 3 is_stmt 1 view .LVU620
 146:Core/Src/main.cpp ****   MX_TIM9_Init();
 2036              		.loc 1 146 15 is_stmt 0 view .LVU621
 2037 003a FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2038              	.LVL94:
 147:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2039              		.loc 1 147 3 is_stmt 1 view .LVU622
 147:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2040              		.loc 1 147 15 is_stmt 0 view .LVU623
 2041 003e FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
ARM GAS  /tmp/cck5lt1t.s 			page 64


 2042              	.LVL95:
 149:Core/Src/main.cpp ****   oled1.init();
 2043              		.loc 1 149 3 is_stmt 1 view .LVU624
 149:Core/Src/main.cpp ****   oled1.init();
 2044              		.loc 1 149 26 is_stmt 0 view .LVU625
 2045 0042 DFED080A 		vldr.32	s1, .L139
 2046 0046 9FED080A 		vldr.32	s0, .L139+4
 2047 004a 0848     		ldr	r0, .L139+8
 2048 004c FFF7FEFF 		bl	_ZN3adc15adc_setEquationEff
 2049              	.LVL96:
 150:Core/Src/main.cpp ****   radio_pd.init();
 2050              		.loc 1 150 3 is_stmt 1 view .LVU626
 150:Core/Src/main.cpp ****   radio_pd.init();
 2051              		.loc 1 150 13 is_stmt 0 view .LVU627
 2052 0050 0748     		ldr	r0, .L139+12
 2053 0052 FFF7FEFF 		bl	_ZN4oled4initEv
 2054              	.LVL97:
 151:Core/Src/main.cpp ****   radio_ptt.init();
 2055              		.loc 1 151 3 is_stmt 1 view .LVU628
 151:Core/Src/main.cpp ****   radio_ptt.init();
 2056              		.loc 1 151 16 is_stmt 0 view .LVU629
 2057 0056 0748     		ldr	r0, .L139+16
 2058 0058 FFF7FEFF 		bl	_ZN3pin4initEv
 2059              	.LVL98:
 152:Core/Src/main.cpp ****   
 2060              		.loc 1 152 3 is_stmt 1 view .LVU630
 152:Core/Src/main.cpp ****   
 2061              		.loc 1 152 17 is_stmt 0 view .LVU631
 2062 005c 0648     		ldr	r0, .L139+20
 2063 005e FFF7FEFF 		bl	_ZN3pin4initEv
 2064              	.LVL99:
 2065              	.L137:
 158:Core/Src/main.cpp ****   {
 2066              		.loc 1 158 3 is_stmt 1 discriminator 1 view .LVU632
 158:Core/Src/main.cpp ****   {
 2067              		.loc 1 158 3 discriminator 1 view .LVU633
 2068 0062 FEE7     		b	.L137
 2069              	.L140:
 2070              		.align	2
 2071              	.L139:
 2072 0064 00000000 		.word	0
 2073 0068 3333D33A 		.word	986919731
 2074 006c 00000000 		.word	.LANCHOR6
 2075 0070 00000000 		.word	.LANCHOR3
 2076 0074 00000000 		.word	.LANCHOR8
 2077 0078 00000000 		.word	.LANCHOR7
 2078              		.cfi_endproc
 2079              	.LFE1984:
 2080              		.fnend
 2082              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2083              		.align	1
 2084              		.syntax unified
 2085              		.thumb
 2086              		.thumb_func
 2087              		.fpu fpv4-sp-d16
 2089              	_GLOBAL__sub_I_hadc1:
 2090              		.fnstart
ARM GAS  /tmp/cck5lt1t.s 			page 65


 2091              	.LFB2483:
 2092              		.loc 1 834 1 view -0
 2093              		.cfi_startproc
 2094              		@ args = 0, pretend = 0, frame = 0
 2095              		@ frame_needed = 0, uses_anonymous_args = 0
 2096 0000 08B5     		push	{r3, lr}
 2097              	.LCFI35:
 2098              		.cfi_def_cfa_offset 8
 2099              		.cfi_offset 3, -8
 2100              		.cfi_offset 14, -4
 2101              		.loc 1 834 1 is_stmt 0 view .LVU635
 2102 0002 4FF6FF71 		movw	r1, #65535
 2103 0006 0120     		movs	r0, #1
 2104 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2105              	.LVL100:
 2106 000c 08BD     		pop	{r3, pc}
 2107              		.cfi_endproc
 2108              	.LFE2483:
 2109              		.cantunwind
 2110              		.fnend
 2112              		.section	.init_array,"aw",%init_array
 2113              		.align	2
 2114 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2115              		.global	ok_debounce
 2116              		.global	sa8181
 2117              		.global	uart_pc
 2118              		.global	uart_sa818
 2119              		.global	radio_pd
 2120              		.global	radio_ptt
 2121              		.global	adc_bat
 2122              		.global	menu1
 2123              		.global	oled1
 2124              		.global	hdma_usart2_tx
 2125              		.global	hdma_usart2_rx
 2126              		.global	hpcd_USB_OTG_FS
 2127              		.global	htim10
 2128              		.global	htim9
 2129              		.global	htim5
 2130              		.global	hspi5
 2131              		.global	hspi1
 2132              		.global	hsd
 2133              		.global	hi2s4
 2134              		.global	hi2s3
 2135              		.global	hi2s2
 2136              		.global	hi2c3
 2137              		.global	hi2c1
 2138              		.global	hadc1
 2139              		.section	.bss._ZStL8__ioinit,"aw",%nobits
 2140              		.align	2
 2141              		.set	.LANCHOR0,. + 0
 2144              	_ZStL8__ioinit:
 2145 0000 00       		.space	1
 2146              		.section	.bss.adc_bat,"aw",%nobits
 2147              		.align	2
 2148              		.set	.LANCHOR6,. + 0
 2151              	adc_bat:
 2152 0000 00000000 		.space	12
ARM GAS  /tmp/cck5lt1t.s 			page 66


 2152      00000000 
 2152      00000000 
 2153              		.section	.bss.hadc1,"aw",%nobits
 2154              		.align	2
 2155              		.set	.LANCHOR5,. + 0
 2158              	hadc1:
 2159 0000 00000000 		.space	72
 2159      00000000 
 2159      00000000 
 2159      00000000 
 2159      00000000 
 2160              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 2161              		.align	2
 2164              	hdma_usart2_rx:
 2165 0000 00000000 		.space	96
 2165      00000000 
 2165      00000000 
 2165      00000000 
 2165      00000000 
 2166              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 2167              		.align	2
 2170              	hdma_usart2_tx:
 2171 0000 00000000 		.space	96
 2171      00000000 
 2171      00000000 
 2171      00000000 
 2171      00000000 
 2172              		.section	.bss.hi2c1,"aw",%nobits
 2173              		.align	2
 2174              		.set	.LANCHOR13,. + 0
 2177              	hi2c1:
 2178 0000 00000000 		.space	84
 2178      00000000 
 2178      00000000 
 2178      00000000 
 2178      00000000 
 2179              		.section	.bss.hi2c3,"aw",%nobits
 2180              		.align	2
 2181              		.set	.LANCHOR2,. + 0
 2184              	hi2c3:
 2185 0000 00000000 		.space	84
 2185      00000000 
 2185      00000000 
 2185      00000000 
 2185      00000000 
 2186              		.section	.bss.hi2s2,"aw",%nobits
 2187              		.align	2
 2188              		.set	.LANCHOR14,. + 0
 2191              	hi2s2:
 2192 0000 00000000 		.space	72
 2192      00000000 
 2192      00000000 
 2192      00000000 
 2192      00000000 
 2193              		.section	.bss.hi2s3,"aw",%nobits
 2194              		.align	2
 2195              		.set	.LANCHOR15,. + 0
ARM GAS  /tmp/cck5lt1t.s 			page 67


 2198              	hi2s3:
 2199 0000 00000000 		.space	72
 2199      00000000 
 2199      00000000 
 2199      00000000 
 2199      00000000 
 2200              		.section	.bss.hi2s4,"aw",%nobits
 2201              		.align	2
 2202              		.set	.LANCHOR16,. + 0
 2205              	hi2s4:
 2206 0000 00000000 		.space	72
 2206      00000000 
 2206      00000000 
 2206      00000000 
 2206      00000000 
 2207              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2208              		.align	2
 2209              		.set	.LANCHOR20,. + 0
 2212              	hpcd_USB_OTG_FS:
 2213 0000 00000000 		.space	1032
 2213      00000000 
 2213      00000000 
 2213      00000000 
 2213      00000000 
 2214              		.section	.bss.hsd,"aw",%nobits
 2215              		.align	2
 2216              		.set	.LANCHOR17,. + 0
 2219              	hsd:
 2220 0000 00000000 		.space	132
 2220      00000000 
 2220      00000000 
 2220      00000000 
 2220      00000000 
 2221              		.section	.bss.hspi1,"aw",%nobits
 2222              		.align	2
 2223              		.set	.LANCHOR18,. + 0
 2226              	hspi1:
 2227 0000 00000000 		.space	88
 2227      00000000 
 2227      00000000 
 2227      00000000 
 2227      00000000 
 2228              		.section	.bss.hspi5,"aw",%nobits
 2229              		.align	2
 2230              		.set	.LANCHOR19,. + 0
 2233              	hspi5:
 2234 0000 00000000 		.space	88
 2234      00000000 
 2234      00000000 
 2234      00000000 
 2234      00000000 
 2235              		.section	.bss.htim10,"aw",%nobits
 2236              		.align	2
 2237              		.set	.LANCHOR1,. + 0
 2240              	htim10:
 2241 0000 00000000 		.space	64
 2241      00000000 
ARM GAS  /tmp/cck5lt1t.s 			page 68


 2241      00000000 
 2241      00000000 
 2241      00000000 
 2242              		.section	.bss.htim5,"aw",%nobits
 2243              		.align	2
 2244              		.set	.LANCHOR21,. + 0
 2247              	htim5:
 2248 0000 00000000 		.space	64
 2248      00000000 
 2248      00000000 
 2248      00000000 
 2248      00000000 
 2249              		.section	.bss.htim9,"aw",%nobits
 2250              		.align	2
 2251              		.set	.LANCHOR22,. + 0
 2254              	htim9:
 2255 0000 00000000 		.space	64
 2255      00000000 
 2255      00000000 
 2255      00000000 
 2255      00000000 
 2256              		.section	.bss.menu1,"aw",%nobits
 2257              		.align	2
 2258              		.set	.LANCHOR4,. + 0
 2261              	menu1:
 2262 0000 00000000 		.space	20
 2262      00000000 
 2262      00000000 
 2262      00000000 
 2262      00000000 
 2263              		.section	.bss.ok_debounce,"aw",%nobits
 2264              		.set	.LANCHOR12,. + 0
 2267              	ok_debounce:
 2268 0000 00       		.space	1
 2269              		.section	.bss.oled1,"aw",%nobits
 2270              		.align	2
 2271              		.set	.LANCHOR3,. + 0
 2274              	oled1:
 2275 0000 00000000 		.space	1052
 2275      00000000 
 2275      00000000 
 2275      00000000 
 2275      00000000 
 2276              		.section	.bss.radio_pd,"aw",%nobits
 2277              		.align	2
 2278              		.set	.LANCHOR8,. + 0
 2281              	radio_pd:
 2282 0000 00000000 		.space	24
 2282      00000000 
 2282      00000000 
 2282      00000000 
 2282      00000000 
 2283              		.section	.bss.radio_ptt,"aw",%nobits
 2284              		.align	2
 2285              		.set	.LANCHOR7,. + 0
 2288              	radio_ptt:
 2289 0000 00000000 		.space	24
ARM GAS  /tmp/cck5lt1t.s 			page 69


 2289      00000000 
 2289      00000000 
 2289      00000000 
 2289      00000000 
 2290              		.section	.bss.sa8181,"aw",%nobits
 2291              		.align	2
 2292              		.set	.LANCHOR11,. + 0
 2295              	sa8181:
 2296 0000 00000000 		.space	96
 2296      00000000 
 2296      00000000 
 2296      00000000 
 2296      00000000 
 2297              		.section	.bss.uart_pc,"aw",%nobits
 2298              		.align	2
 2299              		.set	.LANCHOR10,. + 0
 2302              	uart_pc:
 2303 0000 00000000 		.space	464
 2303      00000000 
 2303      00000000 
 2303      00000000 
 2303      00000000 
 2304              		.section	.bss.uart_sa818,"aw",%nobits
 2305              		.align	2
 2306              		.set	.LANCHOR9,. + 0
 2309              	uart_sa818:
 2310 0000 00000000 		.space	464
 2310      00000000 
 2310      00000000 
 2310      00000000 
 2310      00000000 
 2311              		.text
 2312              	.Letext0:
 2313              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2314              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 2315              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2316              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2317              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2318              		.file 9 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2319              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2320              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2321              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2322              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2323              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2324              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2325              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2326              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2327              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2328              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2329              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2330              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2331              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2332              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2333              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2334              		.file 25 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2335              		.file 26 "/usr/include/newlib/sys/_types.h"
 2336              		.file 27 "/usr/include/newlib/sys/reent.h"
ARM GAS  /tmp/cck5lt1t.s 			page 70


 2337              		.file 28 "/usr/include/newlib/sys/lock.h"
 2338              		.file 29 "Core/Inc/fonts.h"
 2339              		.file 30 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdarg.h"
 2340              		.file 31 "/usr/include/newlib/stdio.h"
 2341              		.file 32 "Core/Inc/oled.h"
 2342              		.file 33 "/usr/include/newlib/c++/9.2.1/cstdlib"
 2343              		.file 34 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 2344              		.file 35 "/usr/include/newlib/c++/9.2.1/cwchar"
 2345              		.file 36 "/usr/include/newlib/c++/9.2.1/new"
 2346              		.file 37 "/usr/include/newlib/c++/9.2.1/bits/exception_ptr.h"
 2347              		.file 38 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 2348              		.file 39 "/usr/include/newlib/c++/9.2.1/type_traits"
 2349              		.file 40 "/usr/include/newlib/c++/9.2.1/bits/stl_pair.h"
 2350              		.file 41 "/usr/include/newlib/c++/9.2.1/debug/debug.h"
 2351              		.file 42 "/usr/include/newlib/c++/9.2.1/bits/char_traits.h"
 2352              		.file 43 "/usr/include/newlib/c++/9.2.1/cstdint"
 2353              		.file 44 "/usr/include/newlib/c++/9.2.1/clocale"
 2354              		.file 45 "/usr/include/newlib/c++/9.2.1/cstdio"
 2355              		.file 46 "/usr/include/newlib/c++/9.2.1/bits/basic_string.h"
 2356              		.file 47 "/usr/include/newlib/c++/9.2.1/system_error"
 2357              		.file 48 "/usr/include/newlib/c++/9.2.1/bits/ios_base.h"
 2358              		.file 49 "/usr/include/newlib/c++/9.2.1/cwctype"
 2359              		.file 50 "/usr/include/newlib/c++/9.2.1/iosfwd"
 2360              		.file 51 "/usr/include/newlib/c++/9.2.1/bits/uses_allocator.h"
 2361              		.file 52 "/usr/include/newlib/c++/9.2.1/tuple"
 2362              		.file 53 "/usr/include/newlib/c++/9.2.1/functional"
 2363              		.file 54 "/usr/include/newlib/c++/9.2.1/bits/predefined_ops.h"
 2364              		.file 55 "/usr/include/newlib/c++/9.2.1/ext/new_allocator.h"
 2365              		.file 56 "/usr/include/newlib/c++/9.2.1/ext/numeric_traits.h"
 2366              		.file 57 "<built-in>"
 2367              		.file 58 "/usr/include/newlib/stdlib.h"
 2368              		.file 59 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 2369              		.file 60 "Core/Inc/menu.hpp"
 2370              		.file 61 "Core/Inc/adc.hpp"
 2371              		.file 62 "Core/Inc/pin.hpp"
 2372              		.file 63 "/usr/include/newlib/wchar.h"
 2373              		.file 64 "/usr/include/newlib/locale.h"
 2374              		.file 65 "/usr/include/newlib/ctype.h"
 2375              		.file 66 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/atomic_word.h"
 2376              		.file 67 "/usr/include/newlib/sys/errno.h"
 2377              		.file 68 "/usr/include/newlib/wctype.h"
 2378              		.file 69 "Core/Inc/uart.hpp"
 2379              		.file 70 "Core/Inc/sa818.h"
 2380              		.file 71 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
ARM GAS  /tmp/cck5lt1t.s 			page 71
=======
 537              		.loc 2 140 27 view .LVU126
 538              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 539              		.loc 2 142 3 view .LVU127
 540              		.loc 2 142 44 is_stmt 0 view .LVU128
 541              		.syntax unified
 542              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 543 0000 72B6     		cpsid i
 544              	@ 0 "" 2
ARM GAS  /tmp/ccqCvedd.s 			page 30


 545              		.thumb
 546              		.syntax unified
 547              	.L25:
 548              	.LBE11:
 549              	.LBE10:
 923:Core/Src/main.cpp ****   {
 550              		.loc 1 923 3 is_stmt 1 discriminator 1 view .LVU129
 923:Core/Src/main.cpp ****   {
 551              		.loc 1 923 3 discriminator 1 view .LVU130
 552 0002 FEE7     		b	.L25
 553              		.cfi_endproc
 554              	.LFE158:
 555              		.cantunwind
 556              		.fnend
 558              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 559              		.align	1
 560              		.syntax unified
 561              		.thumb
 562              		.thumb_func
 563              		.fpu fpv4-sp-d16
 565              	_ZL12MX_I2C1_Initv:
 566              		.fnstart
 567              	.LFB141:
 285:Core/Src/main.cpp **** 
 568              		.loc 1 285 1 view -0
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 0
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572 0000 08B5     		push	{r3, lr}
 573              		.save {r3, lr}
 574              	.LCFI7:
 575              		.cfi_def_cfa_offset 8
 576              		.cfi_offset 3, -8
 577              		.cfi_offset 14, -4
 294:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 578              		.loc 1 294 3 view .LVU132
 294:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 579              		.loc 1 294 18 is_stmt 0 view .LVU133
 580 0002 0A48     		ldr	r0, .L30
 581 0004 0A4B     		ldr	r3, .L30+4
 582 0006 0360     		str	r3, [r0]
 295:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 583              		.loc 1 295 3 is_stmt 1 view .LVU134
 295:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 584              		.loc 1 295 25 is_stmt 0 view .LVU135
 585 0008 0A4B     		ldr	r3, .L30+8
 586 000a 4360     		str	r3, [r0, #4]
 296:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 587              		.loc 1 296 3 is_stmt 1 view .LVU136
 296:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 588              		.loc 1 296 24 is_stmt 0 view .LVU137
 589 000c 0023     		movs	r3, #0
 590 000e 8360     		str	r3, [r0, #8]
 297:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 591              		.loc 1 297 3 is_stmt 1 view .LVU138
 297:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 592              		.loc 1 297 26 is_stmt 0 view .LVU139
ARM GAS  /tmp/ccqCvedd.s 			page 31


 593 0010 C360     		str	r3, [r0, #12]
 298:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 594              		.loc 1 298 3 is_stmt 1 view .LVU140
 298:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 595              		.loc 1 298 29 is_stmt 0 view .LVU141
 596 0012 4FF48042 		mov	r2, #16384
 597 0016 0261     		str	r2, [r0, #16]
 299:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 598              		.loc 1 299 3 is_stmt 1 view .LVU142
 299:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 599              		.loc 1 299 30 is_stmt 0 view .LVU143
 600 0018 4361     		str	r3, [r0, #20]
 300:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 601              		.loc 1 300 3 is_stmt 1 view .LVU144
 300:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 602              		.loc 1 300 26 is_stmt 0 view .LVU145
 603 001a 8361     		str	r3, [r0, #24]
 301:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 604              		.loc 1 301 3 is_stmt 1 view .LVU146
 301:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 605              		.loc 1 301 30 is_stmt 0 view .LVU147
 606 001c C361     		str	r3, [r0, #28]
 302:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 607              		.loc 1 302 3 is_stmt 1 view .LVU148
 302:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 608              		.loc 1 302 28 is_stmt 0 view .LVU149
 609 001e 0362     		str	r3, [r0, #32]
 303:Core/Src/main.cpp ****   {
 610              		.loc 1 303 3 is_stmt 1 view .LVU150
 303:Core/Src/main.cpp ****   {
 611              		.loc 1 303 19 is_stmt 0 view .LVU151
 612 0020 FFF7FEFF 		bl	HAL_I2C_Init
 613              	.LVL29:
 303:Core/Src/main.cpp ****   {
 614              		.loc 1 303 3 view .LVU152
 615 0024 00B9     		cbnz	r0, .L29
 311:Core/Src/main.cpp **** 
 616              		.loc 1 311 1 view .LVU153
 617 0026 08BD     		pop	{r3, pc}
 618              	.L29:
 305:Core/Src/main.cpp ****   }
 619              		.loc 1 305 5 is_stmt 1 view .LVU154
 305:Core/Src/main.cpp ****   }
 620              		.loc 1 305 18 is_stmt 0 view .LVU155
 621 0028 FFF7FEFF 		bl	Error_Handler
 622              	.LVL30:
 623              	.L31:
 624              		.align	2
 625              	.L30:
 626 002c 00000000 		.word	.LANCHOR11
 627 0030 00540040 		.word	1073763328
 628 0034 A0860100 		.word	100000
 629              		.cfi_endproc
 630              	.LFE141:
 631              		.fnend
 633              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 634              		.align	1
ARM GAS  /tmp/ccqCvedd.s 			page 32


 635              		.syntax unified
 636              		.thumb
 637              		.thumb_func
 638              		.fpu fpv4-sp-d16
 640              	_ZL12MX_I2C3_Initv:
 641              		.fnstart
 642              	.LFB142:
 319:Core/Src/main.cpp **** 
 643              		.loc 1 319 1 is_stmt 1 view -0
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 0
 646              		@ frame_needed = 0, uses_anonymous_args = 0
 647 0000 08B5     		push	{r3, lr}
 648              		.save {r3, lr}
 649              	.LCFI8:
 650              		.cfi_def_cfa_offset 8
 651              		.cfi_offset 3, -8
 652              		.cfi_offset 14, -4
 328:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 653              		.loc 1 328 3 view .LVU157
 328:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 654              		.loc 1 328 18 is_stmt 0 view .LVU158
 655 0002 0A48     		ldr	r0, .L36
 656 0004 0A4B     		ldr	r3, .L36+4
 657 0006 0360     		str	r3, [r0]
 329:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 658              		.loc 1 329 3 is_stmt 1 view .LVU159
 329:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 659              		.loc 1 329 25 is_stmt 0 view .LVU160
 660 0008 0A4B     		ldr	r3, .L36+8
 661 000a 4360     		str	r3, [r0, #4]
 330:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 662              		.loc 1 330 3 is_stmt 1 view .LVU161
 330:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 663              		.loc 1 330 24 is_stmt 0 view .LVU162
 664 000c 0023     		movs	r3, #0
 665 000e 8360     		str	r3, [r0, #8]
 331:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 666              		.loc 1 331 3 is_stmt 1 view .LVU163
 331:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 667              		.loc 1 331 26 is_stmt 0 view .LVU164
 668 0010 C360     		str	r3, [r0, #12]
 332:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 669              		.loc 1 332 3 is_stmt 1 view .LVU165
 332:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 670              		.loc 1 332 29 is_stmt 0 view .LVU166
 671 0012 4FF48042 		mov	r2, #16384
 672 0016 0261     		str	r2, [r0, #16]
 333:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 673              		.loc 1 333 3 is_stmt 1 view .LVU167
 333:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 674              		.loc 1 333 30 is_stmt 0 view .LVU168
 675 0018 4361     		str	r3, [r0, #20]
 334:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 676              		.loc 1 334 3 is_stmt 1 view .LVU169
 334:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 677              		.loc 1 334 26 is_stmt 0 view .LVU170
ARM GAS  /tmp/ccqCvedd.s 			page 33


 678 001a 8361     		str	r3, [r0, #24]
 335:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 679              		.loc 1 335 3 is_stmt 1 view .LVU171
 335:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 680              		.loc 1 335 30 is_stmt 0 view .LVU172
 681 001c C361     		str	r3, [r0, #28]
 336:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 682              		.loc 1 336 3 is_stmt 1 view .LVU173
 336:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 683              		.loc 1 336 28 is_stmt 0 view .LVU174
 684 001e 0362     		str	r3, [r0, #32]
 337:Core/Src/main.cpp ****   {
 685              		.loc 1 337 3 is_stmt 1 view .LVU175
 337:Core/Src/main.cpp ****   {
 686              		.loc 1 337 19 is_stmt 0 view .LVU176
 687 0020 FFF7FEFF 		bl	HAL_I2C_Init
 688              	.LVL31:
 337:Core/Src/main.cpp ****   {
 689              		.loc 1 337 3 view .LVU177
 690 0024 00B9     		cbnz	r0, .L35
 345:Core/Src/main.cpp **** 
 691              		.loc 1 345 1 view .LVU178
 692 0026 08BD     		pop	{r3, pc}
 693              	.L35:
 339:Core/Src/main.cpp ****   }
 694              		.loc 1 339 5 is_stmt 1 view .LVU179
 339:Core/Src/main.cpp ****   }
 695              		.loc 1 339 18 is_stmt 0 view .LVU180
 696 0028 FFF7FEFF 		bl	Error_Handler
 697              	.LVL32:
 698              	.L37:
 699              		.align	2
 700              	.L36:
 701 002c 00000000 		.word	.LANCHOR1
 702 0030 005C0040 		.word	1073765376
 703 0034 A0860100 		.word	100000
 704              		.cfi_endproc
 705              	.LFE142:
 706              		.fnend
 708              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 709              		.align	1
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 713              		.fpu fpv4-sp-d16
 715              	_ZL12MX_I2S2_Initv:
 716              		.fnstart
 717              	.LFB143:
 353:Core/Src/main.cpp **** 
 718              		.loc 1 353 1 is_stmt 1 view -0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 0
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722 0000 08B5     		push	{r3, lr}
 723              		.save {r3, lr}
 724              	.LCFI9:
 725              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccqCvedd.s 			page 34


 726              		.cfi_offset 3, -8
 727              		.cfi_offset 14, -4
 362:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 728              		.loc 1 362 3 view .LVU182
 362:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 729              		.loc 1 362 18 is_stmt 0 view .LVU183
 730 0002 0B48     		ldr	r0, .L42
 731 0004 0B4B     		ldr	r3, .L42+4
 732 0006 0360     		str	r3, [r0]
 363:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 733              		.loc 1 363 3 is_stmt 1 view .LVU184
 363:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 734              		.loc 1 363 19 is_stmt 0 view .LVU185
 735 0008 4FF40072 		mov	r2, #512
 736 000c 4260     		str	r2, [r0, #4]
 364:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 737              		.loc 1 364 3 is_stmt 1 view .LVU186
 364:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 738              		.loc 1 364 23 is_stmt 0 view .LVU187
 739 000e 0023     		movs	r3, #0
 740 0010 8360     		str	r3, [r0, #8]
 365:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 741              		.loc 1 365 3 is_stmt 1 view .LVU188
 365:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 742              		.loc 1 365 25 is_stmt 0 view .LVU189
 743 0012 C360     		str	r3, [r0, #12]
 366:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 744              		.loc 1 366 3 is_stmt 1 view .LVU190
 366:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 745              		.loc 1 366 25 is_stmt 0 view .LVU191
 746 0014 0261     		str	r2, [r0, #16]
 367:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 747              		.loc 1 367 3 is_stmt 1 view .LVU192
 367:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 748              		.loc 1 367 24 is_stmt 0 view .LVU193
 749 0016 4FF4FA52 		mov	r2, #8000
 750 001a 4261     		str	r2, [r0, #20]
 368:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 751              		.loc 1 368 3 is_stmt 1 view .LVU194
 368:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 752              		.loc 1 368 19 is_stmt 0 view .LVU195
 753 001c 8361     		str	r3, [r0, #24]
 369:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 754              		.loc 1 369 3 is_stmt 1 view .LVU196
 369:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 755              		.loc 1 369 26 is_stmt 0 view .LVU197
 756 001e C361     		str	r3, [r0, #28]
 370:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 757              		.loc 1 370 3 is_stmt 1 view .LVU198
 370:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 758              		.loc 1 370 29 is_stmt 0 view .LVU199
 759 0020 0362     		str	r3, [r0, #32]
 371:Core/Src/main.cpp ****   {
 760              		.loc 1 371 3 is_stmt 1 view .LVU200
 371:Core/Src/main.cpp ****   {
 761              		.loc 1 371 19 is_stmt 0 view .LVU201
 762 0022 FFF7FEFF 		bl	HAL_I2S_Init
ARM GAS  /tmp/ccqCvedd.s 			page 35


 763              	.LVL33:
 371:Core/Src/main.cpp ****   {
 764              		.loc 1 371 3 view .LVU202
 765 0026 00B9     		cbnz	r0, .L41
 379:Core/Src/main.cpp **** 
 766              		.loc 1 379 1 view .LVU203
 767 0028 08BD     		pop	{r3, pc}
 768              	.L41:
 373:Core/Src/main.cpp ****   }
 769              		.loc 1 373 5 is_stmt 1 view .LVU204
 373:Core/Src/main.cpp ****   }
 770              		.loc 1 373 18 is_stmt 0 view .LVU205
 771 002a FFF7FEFF 		bl	Error_Handler
 772              	.LVL34:
 773              	.L43:
 774 002e 00BF     		.align	2
 775              	.L42:
 776 0030 00000000 		.word	.LANCHOR12
 777 0034 00380040 		.word	1073756160
 778              		.cfi_endproc
 779              	.LFE143:
 780              		.fnend
 782              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 783              		.align	1
 784              		.syntax unified
 785              		.thumb
 786              		.thumb_func
 787              		.fpu fpv4-sp-d16
 789              	_ZL12MX_I2S3_Initv:
 790              		.fnstart
 791              	.LFB144:
 387:Core/Src/main.cpp **** 
 792              		.loc 1 387 1 is_stmt 1 view -0
 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 0
 795              		@ frame_needed = 0, uses_anonymous_args = 0
 796 0000 08B5     		push	{r3, lr}
 797              		.save {r3, lr}
 798              	.LCFI10:
 799              		.cfi_def_cfa_offset 8
 800              		.cfi_offset 3, -8
 801              		.cfi_offset 14, -4
 396:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 802              		.loc 1 396 3 view .LVU207
 396:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 803              		.loc 1 396 18 is_stmt 0 view .LVU208
 804 0002 0B48     		ldr	r0, .L48
 805 0004 0B4B     		ldr	r3, .L48+4
 806 0006 0360     		str	r3, [r0]
 397:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 807              		.loc 1 397 3 is_stmt 1 view .LVU209
 397:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 808              		.loc 1 397 19 is_stmt 0 view .LVU210
 809 0008 4FF40072 		mov	r2, #512
 810 000c 4260     		str	r2, [r0, #4]
 398:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 811              		.loc 1 398 3 is_stmt 1 view .LVU211
ARM GAS  /tmp/ccqCvedd.s 			page 36


 398:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 812              		.loc 1 398 23 is_stmt 0 view .LVU212
 813 000e 0023     		movs	r3, #0
 814 0010 8360     		str	r3, [r0, #8]
 399:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 815              		.loc 1 399 3 is_stmt 1 view .LVU213
 399:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 816              		.loc 1 399 25 is_stmt 0 view .LVU214
 817 0012 C360     		str	r3, [r0, #12]
 400:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 818              		.loc 1 400 3 is_stmt 1 view .LVU215
 400:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 819              		.loc 1 400 25 is_stmt 0 view .LVU216
 820 0014 0261     		str	r2, [r0, #16]
 401:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 821              		.loc 1 401 3 is_stmt 1 view .LVU217
 401:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 822              		.loc 1 401 24 is_stmt 0 view .LVU218
 823 0016 4AF64442 		movw	r2, #44100
 824 001a 4261     		str	r2, [r0, #20]
 402:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 825              		.loc 1 402 3 is_stmt 1 view .LVU219
 402:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 826              		.loc 1 402 19 is_stmt 0 view .LVU220
 827 001c 8361     		str	r3, [r0, #24]
 403:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 828              		.loc 1 403 3 is_stmt 1 view .LVU221
 403:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 829              		.loc 1 403 26 is_stmt 0 view .LVU222
 830 001e C361     		str	r3, [r0, #28]
 404:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 831              		.loc 1 404 3 is_stmt 1 view .LVU223
 404:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 832              		.loc 1 404 29 is_stmt 0 view .LVU224
 833 0020 0123     		movs	r3, #1
 834 0022 0362     		str	r3, [r0, #32]
 405:Core/Src/main.cpp ****   {
 835              		.loc 1 405 3 is_stmt 1 view .LVU225
 405:Core/Src/main.cpp ****   {
 836              		.loc 1 405 19 is_stmt 0 view .LVU226
 837 0024 FFF7FEFF 		bl	HAL_I2S_Init
 838              	.LVL35:
 405:Core/Src/main.cpp ****   {
 839              		.loc 1 405 3 view .LVU227
 840 0028 00B9     		cbnz	r0, .L47
 413:Core/Src/main.cpp **** 
 841              		.loc 1 413 1 view .LVU228
 842 002a 08BD     		pop	{r3, pc}
 843              	.L47:
 407:Core/Src/main.cpp ****   }
 844              		.loc 1 407 5 is_stmt 1 view .LVU229
 407:Core/Src/main.cpp ****   }
 845              		.loc 1 407 18 is_stmt 0 view .LVU230
 846 002c FFF7FEFF 		bl	Error_Handler
 847              	.LVL36:
 848              	.L49:
 849              		.align	2
ARM GAS  /tmp/ccqCvedd.s 			page 37


 850              	.L48:
 851 0030 00000000 		.word	.LANCHOR13
 852 0034 003C0040 		.word	1073757184
 853              		.cfi_endproc
 854              	.LFE144:
 855              		.fnend
 857              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 858              		.align	1
 859              		.syntax unified
 860              		.thumb
 861              		.thumb_func
 862              		.fpu fpv4-sp-d16
 864              	_ZL12MX_I2S4_Initv:
 865              		.fnstart
 866              	.LFB145:
 421:Core/Src/main.cpp **** 
 867              		.loc 1 421 1 is_stmt 1 view -0
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 0
 870              		@ frame_needed = 0, uses_anonymous_args = 0
 871 0000 08B5     		push	{r3, lr}
 872              		.save {r3, lr}
 873              	.LCFI11:
 874              		.cfi_def_cfa_offset 8
 875              		.cfi_offset 3, -8
 876              		.cfi_offset 14, -4
 430:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 877              		.loc 1 430 3 view .LVU232
 430:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 878              		.loc 1 430 18 is_stmt 0 view .LVU233
 879 0002 0B48     		ldr	r0, .L54
 880 0004 0B4B     		ldr	r3, .L54+4
 881 0006 0360     		str	r3, [r0]
 431:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 882              		.loc 1 431 3 is_stmt 1 view .LVU234
 431:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 883              		.loc 1 431 19 is_stmt 0 view .LVU235
 884 0008 4FF40073 		mov	r3, #512
 885 000c 4360     		str	r3, [r0, #4]
 432:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 886              		.loc 1 432 3 is_stmt 1 view .LVU236
 432:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 887              		.loc 1 432 23 is_stmt 0 view .LVU237
 888 000e 0023     		movs	r3, #0
 889 0010 8360     		str	r3, [r0, #8]
 433:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 890              		.loc 1 433 3 is_stmt 1 view .LVU238
 433:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 891              		.loc 1 433 25 is_stmt 0 view .LVU239
 892 0012 C360     		str	r3, [r0, #12]
 434:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 893              		.loc 1 434 3 is_stmt 1 view .LVU240
 434:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 894              		.loc 1 434 25 is_stmt 0 view .LVU241
 895 0014 0361     		str	r3, [r0, #16]
 435:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 896              		.loc 1 435 3 is_stmt 1 view .LVU242
ARM GAS  /tmp/ccqCvedd.s 			page 38


 435:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 897              		.loc 1 435 24 is_stmt 0 view .LVU243
 898 0016 4AF64442 		movw	r2, #44100
 899 001a 4261     		str	r2, [r0, #20]
 436:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 900              		.loc 1 436 3 is_stmt 1 view .LVU244
 436:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 901              		.loc 1 436 19 is_stmt 0 view .LVU245
 902 001c 8361     		str	r3, [r0, #24]
 437:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 903              		.loc 1 437 3 is_stmt 1 view .LVU246
 437:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 904              		.loc 1 437 26 is_stmt 0 view .LVU247
 905 001e C361     		str	r3, [r0, #28]
 438:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 906              		.loc 1 438 3 is_stmt 1 view .LVU248
 438:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 907              		.loc 1 438 29 is_stmt 0 view .LVU249
 908 0020 0362     		str	r3, [r0, #32]
 439:Core/Src/main.cpp ****   {
 909              		.loc 1 439 3 is_stmt 1 view .LVU250
 439:Core/Src/main.cpp ****   {
 910              		.loc 1 439 19 is_stmt 0 view .LVU251
 911 0022 FFF7FEFF 		bl	HAL_I2S_Init
 912              	.LVL37:
 439:Core/Src/main.cpp ****   {
 913              		.loc 1 439 3 view .LVU252
 914 0026 00B9     		cbnz	r0, .L53
 447:Core/Src/main.cpp **** 
 915              		.loc 1 447 1 view .LVU253
 916 0028 08BD     		pop	{r3, pc}
 917              	.L53:
 441:Core/Src/main.cpp ****   }
 918              		.loc 1 441 5 is_stmt 1 view .LVU254
 441:Core/Src/main.cpp ****   }
 919              		.loc 1 441 18 is_stmt 0 view .LVU255
 920 002a FFF7FEFF 		bl	Error_Handler
 921              	.LVL38:
 922              	.L55:
 923 002e 00BF     		.align	2
 924              	.L54:
 925 0030 00000000 		.word	.LANCHOR14
 926 0034 00340140 		.word	1073820672
 927              		.cfi_endproc
 928              	.LFE145:
 929              		.fnend
 931              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 932              		.align	1
 933              		.syntax unified
 934              		.thumb
 935              		.thumb_func
 936              		.fpu fpv4-sp-d16
 938              	_ZL15MX_SDIO_SD_Initv:
 939              		.fnstart
 940              	.LFB146:
 455:Core/Src/main.cpp **** 
 941              		.loc 1 455 1 is_stmt 1 view -0
ARM GAS  /tmp/ccqCvedd.s 			page 39


 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 0
 944              		@ frame_needed = 0, uses_anonymous_args = 0
 945 0000 08B5     		push	{r3, lr}
 946              		.save {r3, lr}
 947              	.LCFI12:
 948              		.cfi_def_cfa_offset 8
 949              		.cfi_offset 3, -8
 950              		.cfi_offset 14, -4
 464:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 951              		.loc 1 464 3 view .LVU257
 464:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 952              		.loc 1 464 16 is_stmt 0 view .LVU258
 953 0002 0C48     		ldr	r0, .L62
 954 0004 0C4B     		ldr	r3, .L62+4
 955 0006 0360     		str	r3, [r0]
 465:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 956              		.loc 1 465 3 is_stmt 1 view .LVU259
 465:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 957              		.loc 1 465 22 is_stmt 0 view .LVU260
 958 0008 0023     		movs	r3, #0
 959 000a 4360     		str	r3, [r0, #4]
 466:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 960              		.loc 1 466 3 is_stmt 1 view .LVU261
 466:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 961              		.loc 1 466 24 is_stmt 0 view .LVU262
 962 000c 8360     		str	r3, [r0, #8]
 467:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 963              		.loc 1 467 3 is_stmt 1 view .LVU263
 467:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 964              		.loc 1 467 27 is_stmt 0 view .LVU264
 965 000e C360     		str	r3, [r0, #12]
 468:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 966              		.loc 1 468 3 is_stmt 1 view .LVU265
 468:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 967              		.loc 1 468 20 is_stmt 0 view .LVU266
 968 0010 0361     		str	r3, [r0, #16]
 469:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 969              		.loc 1 469 3 is_stmt 1 view .LVU267
 469:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 970              		.loc 1 469 32 is_stmt 0 view .LVU268
 971 0012 4361     		str	r3, [r0, #20]
 470:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 972              		.loc 1 470 3 is_stmt 1 view .LVU269
 470:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 973              		.loc 1 470 21 is_stmt 0 view .LVU270
 974 0014 8361     		str	r3, [r0, #24]
 471:Core/Src/main.cpp ****   {
 975              		.loc 1 471 3 is_stmt 1 view .LVU271
 471:Core/Src/main.cpp ****   {
 976              		.loc 1 471 18 is_stmt 0 view .LVU272
 977 0016 FFF7FEFF 		bl	HAL_SD_Init
 978              	.LVL39:
 471:Core/Src/main.cpp ****   {
 979              		.loc 1 471 3 view .LVU273
 980 001a 30B9     		cbnz	r0, .L60
 475:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccqCvedd.s 			page 40


 981              		.loc 1 475 3 is_stmt 1 view .LVU274
 475:Core/Src/main.cpp ****   {
 982              		.loc 1 475 36 is_stmt 0 view .LVU275
 983 001c 4FF40061 		mov	r1, #2048
 984 0020 0448     		ldr	r0, .L62
 985 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 986              	.LVL40:
 475:Core/Src/main.cpp ****   {
 987              		.loc 1 475 3 view .LVU276
 988 0026 10B9     		cbnz	r0, .L61
 483:Core/Src/main.cpp **** 
 989              		.loc 1 483 1 view .LVU277
 990 0028 08BD     		pop	{r3, pc}
 991              	.L60:
 473:Core/Src/main.cpp ****   }
 992              		.loc 1 473 5 is_stmt 1 view .LVU278
 473:Core/Src/main.cpp ****   }
 993              		.loc 1 473 18 is_stmt 0 view .LVU279
 994 002a FFF7FEFF 		bl	Error_Handler
 995              	.LVL41:
 996              	.L61:
 477:Core/Src/main.cpp ****   }
 997              		.loc 1 477 5 is_stmt 1 view .LVU280
 477:Core/Src/main.cpp ****   }
 998              		.loc 1 477 18 is_stmt 0 view .LVU281
 999 002e FFF7FEFF 		bl	Error_Handler
 1000              	.LVL42:
 1001              	.L63:
 1002 0032 00BF     		.align	2
 1003              	.L62:
 1004 0034 00000000 		.word	.LANCHOR15
 1005 0038 002C0140 		.word	1073818624
 1006              		.cfi_endproc
 1007              	.LFE146:
 1008              		.fnend
 1010              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 1011              		.align	1
 1012              		.syntax unified
 1013              		.thumb
 1014              		.thumb_func
 1015              		.fpu fpv4-sp-d16
 1017              	_ZL12MX_SPI1_Initv:
 1018              		.fnstart
 1019              	.LFB147:
 491:Core/Src/main.cpp **** 
 1020              		.loc 1 491 1 is_stmt 1 view -0
 1021              		.cfi_startproc
 1022              		@ args = 0, pretend = 0, frame = 0
 1023              		@ frame_needed = 0, uses_anonymous_args = 0
 1024 0000 08B5     		push	{r3, lr}
 1025              		.save {r3, lr}
 1026              	.LCFI13:
 1027              		.cfi_def_cfa_offset 8
 1028              		.cfi_offset 3, -8
 1029              		.cfi_offset 14, -4
 501:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1030              		.loc 1 501 3 view .LVU283
ARM GAS  /tmp/ccqCvedd.s 			page 41


 501:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1031              		.loc 1 501 18 is_stmt 0 view .LVU284
 1032 0002 0C48     		ldr	r0, .L68
 1033 0004 0C4B     		ldr	r3, .L68+4
 1034 0006 0360     		str	r3, [r0]
 502:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1035              		.loc 1 502 3 is_stmt 1 view .LVU285
 502:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1036              		.loc 1 502 19 is_stmt 0 view .LVU286
 1037 0008 4FF48273 		mov	r3, #260
 1038 000c 4360     		str	r3, [r0, #4]
 503:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1039              		.loc 1 503 3 is_stmt 1 view .LVU287
 503:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1040              		.loc 1 503 24 is_stmt 0 view .LVU288
 1041 000e 0023     		movs	r3, #0
 1042 0010 8360     		str	r3, [r0, #8]
 504:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1043              		.loc 1 504 3 is_stmt 1 view .LVU289
 504:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1044              		.loc 1 504 23 is_stmt 0 view .LVU290
 1045 0012 C360     		str	r3, [r0, #12]
 505:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1046              		.loc 1 505 3 is_stmt 1 view .LVU291
 505:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1047              		.loc 1 505 26 is_stmt 0 view .LVU292
 1048 0014 0361     		str	r3, [r0, #16]
 506:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1049              		.loc 1 506 3 is_stmt 1 view .LVU293
 506:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1050              		.loc 1 506 23 is_stmt 0 view .LVU294
 1051 0016 4361     		str	r3, [r0, #20]
 507:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1052              		.loc 1 507 3 is_stmt 1 view .LVU295
 507:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1053              		.loc 1 507 18 is_stmt 0 view .LVU296
 1054 0018 8361     		str	r3, [r0, #24]
 508:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1055              		.loc 1 508 3 is_stmt 1 view .LVU297
 508:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1056              		.loc 1 508 32 is_stmt 0 view .LVU298
 1057 001a C361     		str	r3, [r0, #28]
 509:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1058              		.loc 1 509 3 is_stmt 1 view .LVU299
 509:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1059              		.loc 1 509 23 is_stmt 0 view .LVU300
 1060 001c 0362     		str	r3, [r0, #32]
 510:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1061              		.loc 1 510 3 is_stmt 1 view .LVU301
 510:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1062              		.loc 1 510 21 is_stmt 0 view .LVU302
 1063 001e 4362     		str	r3, [r0, #36]
 511:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1064              		.loc 1 511 3 is_stmt 1 view .LVU303
 511:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1065              		.loc 1 511 29 is_stmt 0 view .LVU304
 1066 0020 8362     		str	r3, [r0, #40]
ARM GAS  /tmp/ccqCvedd.s 			page 42


 512:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1067              		.loc 1 512 3 is_stmt 1 view .LVU305
 512:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1068              		.loc 1 512 28 is_stmt 0 view .LVU306
 1069 0022 0A23     		movs	r3, #10
 1070 0024 C362     		str	r3, [r0, #44]
 513:Core/Src/main.cpp ****   {
 1071              		.loc 1 513 3 is_stmt 1 view .LVU307
 513:Core/Src/main.cpp ****   {
 1072              		.loc 1 513 19 is_stmt 0 view .LVU308
 1073 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1074              	.LVL43:
 513:Core/Src/main.cpp ****   {
 1075              		.loc 1 513 3 view .LVU309
 1076 002a 00B9     		cbnz	r0, .L67
 521:Core/Src/main.cpp **** 
 1077              		.loc 1 521 1 view .LVU310
 1078 002c 08BD     		pop	{r3, pc}
 1079              	.L67:
 515:Core/Src/main.cpp ****   }
 1080              		.loc 1 515 5 is_stmt 1 view .LVU311
 515:Core/Src/main.cpp ****   }
 1081              		.loc 1 515 18 is_stmt 0 view .LVU312
 1082 002e FFF7FEFF 		bl	Error_Handler
 1083              	.LVL44:
 1084              	.L69:
 1085 0032 00BF     		.align	2
 1086              	.L68:
 1087 0034 00000000 		.word	.LANCHOR16
 1088 0038 00300140 		.word	1073819648
 1089              		.cfi_endproc
 1090              	.LFE147:
 1091              		.fnend
 1093              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 1094              		.align	1
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1098              		.fpu fpv4-sp-d16
 1100              	_ZL12MX_SPI5_Initv:
 1101              		.fnstart
 1102              	.LFB148:
 529:Core/Src/main.cpp **** 
 1103              		.loc 1 529 1 is_stmt 1 view -0
 1104              		.cfi_startproc
 1105              		@ args = 0, pretend = 0, frame = 0
 1106              		@ frame_needed = 0, uses_anonymous_args = 0
 1107 0000 08B5     		push	{r3, lr}
 1108              		.save {r3, lr}
 1109              	.LCFI14:
 1110              		.cfi_def_cfa_offset 8
 1111              		.cfi_offset 3, -8
 1112              		.cfi_offset 14, -4
 539:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1113              		.loc 1 539 3 view .LVU314
 539:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1114              		.loc 1 539 18 is_stmt 0 view .LVU315
ARM GAS  /tmp/ccqCvedd.s 			page 43


 1115 0002 0C48     		ldr	r0, .L74
 1116 0004 0C4B     		ldr	r3, .L74+4
 1117 0006 0360     		str	r3, [r0]
 540:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1118              		.loc 1 540 3 is_stmt 1 view .LVU316
 540:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1119              		.loc 1 540 19 is_stmt 0 view .LVU317
 1120 0008 4FF48273 		mov	r3, #260
 1121 000c 4360     		str	r3, [r0, #4]
 541:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1122              		.loc 1 541 3 is_stmt 1 view .LVU318
 541:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1123              		.loc 1 541 24 is_stmt 0 view .LVU319
 1124 000e 0023     		movs	r3, #0
 1125 0010 8360     		str	r3, [r0, #8]
 542:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1126              		.loc 1 542 3 is_stmt 1 view .LVU320
 542:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1127              		.loc 1 542 23 is_stmt 0 view .LVU321
 1128 0012 C360     		str	r3, [r0, #12]
 543:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1129              		.loc 1 543 3 is_stmt 1 view .LVU322
 543:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1130              		.loc 1 543 26 is_stmt 0 view .LVU323
 1131 0014 0361     		str	r3, [r0, #16]
 544:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1132              		.loc 1 544 3 is_stmt 1 view .LVU324
 544:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1133              		.loc 1 544 23 is_stmt 0 view .LVU325
 1134 0016 4361     		str	r3, [r0, #20]
 545:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1135              		.loc 1 545 3 is_stmt 1 view .LVU326
 545:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1136              		.loc 1 545 18 is_stmt 0 view .LVU327
 1137 0018 8361     		str	r3, [r0, #24]
 546:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1138              		.loc 1 546 3 is_stmt 1 view .LVU328
 546:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1139              		.loc 1 546 32 is_stmt 0 view .LVU329
 1140 001a C361     		str	r3, [r0, #28]
 547:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1141              		.loc 1 547 3 is_stmt 1 view .LVU330
 547:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1142              		.loc 1 547 23 is_stmt 0 view .LVU331
 1143 001c 0362     		str	r3, [r0, #32]
 548:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1144              		.loc 1 548 3 is_stmt 1 view .LVU332
 548:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1145              		.loc 1 548 21 is_stmt 0 view .LVU333
 1146 001e 4362     		str	r3, [r0, #36]
 549:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1147              		.loc 1 549 3 is_stmt 1 view .LVU334
 549:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1148              		.loc 1 549 29 is_stmt 0 view .LVU335
 1149 0020 8362     		str	r3, [r0, #40]
 550:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1150              		.loc 1 550 3 is_stmt 1 view .LVU336
ARM GAS  /tmp/ccqCvedd.s 			page 44


 550:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1151              		.loc 1 550 28 is_stmt 0 view .LVU337
 1152 0022 0A23     		movs	r3, #10
 1153 0024 C362     		str	r3, [r0, #44]
 551:Core/Src/main.cpp ****   {
 1154              		.loc 1 551 3 is_stmt 1 view .LVU338
 551:Core/Src/main.cpp ****   {
 1155              		.loc 1 551 19 is_stmt 0 view .LVU339
 1156 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1157              	.LVL45:
 551:Core/Src/main.cpp ****   {
 1158              		.loc 1 551 3 view .LVU340
 1159 002a 00B9     		cbnz	r0, .L73
 559:Core/Src/main.cpp **** 
 1160              		.loc 1 559 1 view .LVU341
 1161 002c 08BD     		pop	{r3, pc}
 1162              	.L73:
 553:Core/Src/main.cpp ****   }
 1163              		.loc 1 553 5 is_stmt 1 view .LVU342
 553:Core/Src/main.cpp ****   }
 1164              		.loc 1 553 18 is_stmt 0 view .LVU343
 1165 002e FFF7FEFF 		bl	Error_Handler
 1166              	.LVL46:
 1167              	.L75:
 1168 0032 00BF     		.align	2
 1169              	.L74:
 1170 0034 00000000 		.word	.LANCHOR17
 1171 0038 00500140 		.word	1073827840
 1172              		.cfi_endproc
 1173              	.LFE148:
 1174              		.fnend
 1176              		.section	.text._ZL19MX_USART1_UART_Initv,"ax",%progbits
 1177              		.align	1
 1178              		.syntax unified
 1179              		.thumb
 1180              		.thumb_func
 1181              		.fpu fpv4-sp-d16
 1183              	_ZL19MX_USART1_UART_Initv:
 1184              		.fnstart
 1185              	.LFB152:
 683:Core/Src/main.cpp **** 
 1186              		.loc 1 683 1 is_stmt 1 view -0
 1187              		.cfi_startproc
 1188              		@ args = 0, pretend = 0, frame = 0
 1189              		@ frame_needed = 0, uses_anonymous_args = 0
 1190 0000 08B5     		push	{r3, lr}
 1191              		.save {r3, lr}
 1192              	.LCFI15:
 1193              		.cfi_def_cfa_offset 8
 1194              		.cfi_offset 3, -8
 1195              		.cfi_offset 14, -4
 692:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1196              		.loc 1 692 3 view .LVU345
 692:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1197              		.loc 1 692 19 is_stmt 0 view .LVU346
 1198 0002 0A48     		ldr	r0, .L80
 1199 0004 0A4B     		ldr	r3, .L80+4
ARM GAS  /tmp/ccqCvedd.s 			page 45


 1200 0006 0360     		str	r3, [r0]
 693:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1201              		.loc 1 693 3 is_stmt 1 view .LVU347
 693:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1202              		.loc 1 693 24 is_stmt 0 view .LVU348
 1203 0008 4FF4E133 		mov	r3, #115200
 1204 000c 4360     		str	r3, [r0, #4]
 694:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1205              		.loc 1 694 3 is_stmt 1 view .LVU349
 694:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1206              		.loc 1 694 26 is_stmt 0 view .LVU350
 1207 000e 0023     		movs	r3, #0
 1208 0010 8360     		str	r3, [r0, #8]
 695:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1209              		.loc 1 695 3 is_stmt 1 view .LVU351
 695:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1210              		.loc 1 695 24 is_stmt 0 view .LVU352
 1211 0012 C360     		str	r3, [r0, #12]
 696:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1212              		.loc 1 696 3 is_stmt 1 view .LVU353
 696:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1213              		.loc 1 696 22 is_stmt 0 view .LVU354
 1214 0014 0361     		str	r3, [r0, #16]
 697:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1215              		.loc 1 697 3 is_stmt 1 view .LVU355
 697:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1216              		.loc 1 697 20 is_stmt 0 view .LVU356
 1217 0016 0C22     		movs	r2, #12
 1218 0018 4261     		str	r2, [r0, #20]
 698:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1219              		.loc 1 698 3 is_stmt 1 view .LVU357
 698:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1220              		.loc 1 698 25 is_stmt 0 view .LVU358
 1221 001a 8361     		str	r3, [r0, #24]
 699:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1222              		.loc 1 699 3 is_stmt 1 view .LVU359
 699:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1223              		.loc 1 699 28 is_stmt 0 view .LVU360
 1224 001c C361     		str	r3, [r0, #28]
 700:Core/Src/main.cpp ****   {
 1225              		.loc 1 700 3 is_stmt 1 view .LVU361
 700:Core/Src/main.cpp ****   {
 1226              		.loc 1 700 20 is_stmt 0 view .LVU362
 1227 001e FFF7FEFF 		bl	HAL_UART_Init
 1228              	.LVL47:
 700:Core/Src/main.cpp ****   {
 1229              		.loc 1 700 3 view .LVU363
 1230 0022 00B9     		cbnz	r0, .L79
 708:Core/Src/main.cpp **** 
 1231              		.loc 1 708 1 view .LVU364
 1232 0024 08BD     		pop	{r3, pc}
 1233              	.L79:
 702:Core/Src/main.cpp ****   }
 1234              		.loc 1 702 5 is_stmt 1 view .LVU365
 702:Core/Src/main.cpp ****   }
 1235              		.loc 1 702 18 is_stmt 0 view .LVU366
 1236 0026 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccqCvedd.s 			page 46


 1237              	.LVL48:
 1238              	.L81:
 1239 002a 00BF     		.align	2
 1240              	.L80:
 1241 002c 00000000 		.word	.LANCHOR18
 1242 0030 00100140 		.word	1073811456
 1243              		.cfi_endproc
 1244              	.LFE152:
 1245              		.fnend
 1247              		.section	.text._ZL19MX_USART2_UART_Initv,"ax",%progbits
 1248              		.align	1
 1249              		.syntax unified
 1250              		.thumb
 1251              		.thumb_func
 1252              		.fpu fpv4-sp-d16
 1254              	_ZL19MX_USART2_UART_Initv:
 1255              		.fnstart
 1256              	.LFB153:
 716:Core/Src/main.cpp **** 
 1257              		.loc 1 716 1 is_stmt 1 view -0
 1258              		.cfi_startproc
 1259              		@ args = 0, pretend = 0, frame = 0
 1260              		@ frame_needed = 0, uses_anonymous_args = 0
 1261 0000 08B5     		push	{r3, lr}
 1262              		.save {r3, lr}
 1263              	.LCFI16:
 1264              		.cfi_def_cfa_offset 8
 1265              		.cfi_offset 3, -8
 1266              		.cfi_offset 14, -4
 725:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1267              		.loc 1 725 3 view .LVU368
 725:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1268              		.loc 1 725 19 is_stmt 0 view .LVU369
 1269 0002 0A48     		ldr	r0, .L86
 1270 0004 0A4B     		ldr	r3, .L86+4
 1271 0006 0360     		str	r3, [r0]
 726:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1272              		.loc 1 726 3 is_stmt 1 view .LVU370
 726:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1273              		.loc 1 726 24 is_stmt 0 view .LVU371
 1274 0008 4FF4E133 		mov	r3, #115200
 1275 000c 4360     		str	r3, [r0, #4]
 727:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1276              		.loc 1 727 3 is_stmt 1 view .LVU372
 727:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1277              		.loc 1 727 26 is_stmt 0 view .LVU373
 1278 000e 0023     		movs	r3, #0
 1279 0010 8360     		str	r3, [r0, #8]
 728:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1280              		.loc 1 728 3 is_stmt 1 view .LVU374
 728:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1281              		.loc 1 728 24 is_stmt 0 view .LVU375
 1282 0012 C360     		str	r3, [r0, #12]
 729:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1283              		.loc 1 729 3 is_stmt 1 view .LVU376
 729:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1284              		.loc 1 729 22 is_stmt 0 view .LVU377
ARM GAS  /tmp/ccqCvedd.s 			page 47


 1285 0014 0361     		str	r3, [r0, #16]
 730:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1286              		.loc 1 730 3 is_stmt 1 view .LVU378
 730:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1287              		.loc 1 730 20 is_stmt 0 view .LVU379
 1288 0016 0C22     		movs	r2, #12
 1289 0018 4261     		str	r2, [r0, #20]
 731:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1290              		.loc 1 731 3 is_stmt 1 view .LVU380
 731:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1291              		.loc 1 731 25 is_stmt 0 view .LVU381
 1292 001a 8361     		str	r3, [r0, #24]
 732:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1293              		.loc 1 732 3 is_stmt 1 view .LVU382
 732:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1294              		.loc 1 732 28 is_stmt 0 view .LVU383
 1295 001c C361     		str	r3, [r0, #28]
 733:Core/Src/main.cpp ****   {
 1296              		.loc 1 733 3 is_stmt 1 view .LVU384
 733:Core/Src/main.cpp ****   {
 1297              		.loc 1 733 20 is_stmt 0 view .LVU385
 1298 001e FFF7FEFF 		bl	HAL_UART_Init
 1299              	.LVL49:
 733:Core/Src/main.cpp ****   {
 1300              		.loc 1 733 3 view .LVU386
 1301 0022 00B9     		cbnz	r0, .L85
 741:Core/Src/main.cpp **** 
 1302              		.loc 1 741 1 view .LVU387
 1303 0024 08BD     		pop	{r3, pc}
 1304              	.L85:
 735:Core/Src/main.cpp ****   }
 1305              		.loc 1 735 5 is_stmt 1 view .LVU388
 735:Core/Src/main.cpp ****   }
 1306              		.loc 1 735 18 is_stmt 0 view .LVU389
 1307 0026 FFF7FEFF 		bl	Error_Handler
 1308              	.LVL50:
 1309              	.L87:
 1310 002a 00BF     		.align	2
 1311              	.L86:
 1312 002c 00000000 		.word	.LANCHOR8
 1313 0030 00440040 		.word	1073759232
 1314              		.cfi_endproc
 1315              	.LFE153:
 1316              		.fnend
 1318              		.section	.text._ZL19MX_USART6_UART_Initv,"ax",%progbits
 1319              		.align	1
 1320              		.syntax unified
 1321              		.thumb
 1322              		.thumb_func
 1323              		.fpu fpv4-sp-d16
 1325              	_ZL19MX_USART6_UART_Initv:
 1326              		.fnstart
 1327              	.LFB154:
 749:Core/Src/main.cpp **** 
 1328              		.loc 1 749 1 is_stmt 1 view -0
 1329              		.cfi_startproc
 1330              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccqCvedd.s 			page 48


 1331              		@ frame_needed = 0, uses_anonymous_args = 0
 1332 0000 08B5     		push	{r3, lr}
 1333              		.save {r3, lr}
 1334              	.LCFI17:
 1335              		.cfi_def_cfa_offset 8
 1336              		.cfi_offset 3, -8
 1337              		.cfi_offset 14, -4
 758:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1338              		.loc 1 758 3 view .LVU391
 758:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1339              		.loc 1 758 19 is_stmt 0 view .LVU392
 1340 0002 0A48     		ldr	r0, .L92
 1341 0004 0A4B     		ldr	r3, .L92+4
 1342 0006 0360     		str	r3, [r0]
 759:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1343              		.loc 1 759 3 is_stmt 1 view .LVU393
 759:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1344              		.loc 1 759 24 is_stmt 0 view .LVU394
 1345 0008 4FF4E133 		mov	r3, #115200
 1346 000c 4360     		str	r3, [r0, #4]
 760:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1347              		.loc 1 760 3 is_stmt 1 view .LVU395
 760:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1348              		.loc 1 760 26 is_stmt 0 view .LVU396
 1349 000e 0023     		movs	r3, #0
 1350 0010 8360     		str	r3, [r0, #8]
 761:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1351              		.loc 1 761 3 is_stmt 1 view .LVU397
 761:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1352              		.loc 1 761 24 is_stmt 0 view .LVU398
 1353 0012 C360     		str	r3, [r0, #12]
 762:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1354              		.loc 1 762 3 is_stmt 1 view .LVU399
 762:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1355              		.loc 1 762 22 is_stmt 0 view .LVU400
 1356 0014 0361     		str	r3, [r0, #16]
 763:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1357              		.loc 1 763 3 is_stmt 1 view .LVU401
 763:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1358              		.loc 1 763 20 is_stmt 0 view .LVU402
 1359 0016 0C22     		movs	r2, #12
 1360 0018 4261     		str	r2, [r0, #20]
 764:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1361              		.loc 1 764 3 is_stmt 1 view .LVU403
 764:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1362              		.loc 1 764 25 is_stmt 0 view .LVU404
 1363 001a 8361     		str	r3, [r0, #24]
 765:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1364              		.loc 1 765 3 is_stmt 1 view .LVU405
 765:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1365              		.loc 1 765 28 is_stmt 0 view .LVU406
 1366 001c C361     		str	r3, [r0, #28]
 766:Core/Src/main.cpp ****   {
 1367              		.loc 1 766 3 is_stmt 1 view .LVU407
 766:Core/Src/main.cpp ****   {
 1368              		.loc 1 766 20 is_stmt 0 view .LVU408
 1369 001e FFF7FEFF 		bl	HAL_UART_Init
ARM GAS  /tmp/ccqCvedd.s 			page 49


 1370              	.LVL51:
 766:Core/Src/main.cpp ****   {
 1371              		.loc 1 766 3 view .LVU409
 1372 0022 00B9     		cbnz	r0, .L91
 774:Core/Src/main.cpp **** 
 1373              		.loc 1 774 1 view .LVU410
 1374 0024 08BD     		pop	{r3, pc}
 1375              	.L91:
 768:Core/Src/main.cpp ****   }
 1376              		.loc 1 768 5 is_stmt 1 view .LVU411
 768:Core/Src/main.cpp ****   }
 1377              		.loc 1 768 18 is_stmt 0 view .LVU412
 1378 0026 FFF7FEFF 		bl	Error_Handler
 1379              	.LVL52:
 1380              	.L93:
 1381 002a 00BF     		.align	2
 1382              	.L92:
 1383 002c 00000000 		.word	.LANCHOR19
 1384 0030 00140140 		.word	1073812480
 1385              		.cfi_endproc
 1386              	.LFE154:
 1387              		.fnend
 1389              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1390              		.align	1
 1391              		.syntax unified
 1392              		.thumb
 1393              		.thumb_func
 1394              		.fpu fpv4-sp-d16
 1396              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1397              		.fnstart
 1398              	.LFB155:
 782:Core/Src/main.cpp **** 
 1399              		.loc 1 782 1 is_stmt 1 view -0
 1400              		.cfi_startproc
 1401              		@ args = 0, pretend = 0, frame = 0
 1402              		@ frame_needed = 0, uses_anonymous_args = 0
 1403 0000 08B5     		push	{r3, lr}
 1404              		.save {r3, lr}
 1405              	.LCFI18:
 1406              		.cfi_def_cfa_offset 8
 1407              		.cfi_offset 3, -8
 1408              		.cfi_offset 14, -4
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1409              		.loc 1 791 3 view .LVU414
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1410              		.loc 1 791 28 is_stmt 0 view .LVU415
 1411 0002 0B48     		ldr	r0, .L98
 1412 0004 4FF0A043 		mov	r3, #1342177280
 1413 0008 0360     		str	r3, [r0]
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1414              		.loc 1 792 3 is_stmt 1 view .LVU416
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1415              		.loc 1 792 38 is_stmt 0 view .LVU417
 1416 000a 0423     		movs	r3, #4
 1417 000c 4360     		str	r3, [r0, #4]
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1418              		.loc 1 793 3 is_stmt 1 view .LVU418
ARM GAS  /tmp/ccqCvedd.s 			page 50


 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1419              		.loc 1 793 30 is_stmt 0 view .LVU419
 1420 000e 0222     		movs	r2, #2
 1421 0010 C260     		str	r2, [r0, #12]
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1422              		.loc 1 794 3 is_stmt 1 view .LVU420
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1423              		.loc 1 794 35 is_stmt 0 view .LVU421
 1424 0012 0023     		movs	r3, #0
 1425 0014 0361     		str	r3, [r0, #16]
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1426              		.loc 1 795 3 is_stmt 1 view .LVU422
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1427              		.loc 1 795 35 is_stmt 0 view .LVU423
 1428 0016 8261     		str	r2, [r0, #24]
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1429              		.loc 1 796 3 is_stmt 1 view .LVU424
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1430              		.loc 1 796 35 is_stmt 0 view .LVU425
 1431 0018 C361     		str	r3, [r0, #28]
 797:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1432              		.loc 1 797 3 is_stmt 1 view .LVU426
 797:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1433              		.loc 1 797 41 is_stmt 0 view .LVU427
 1434 001a 0362     		str	r3, [r0, #32]
 798:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1435              		.loc 1 798 3 is_stmt 1 view .LVU428
 798:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1436              		.loc 1 798 35 is_stmt 0 view .LVU429
 1437 001c 4362     		str	r3, [r0, #36]
 799:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1438              		.loc 1 799 3 is_stmt 1 view .LVU430
 799:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1439              		.loc 1 799 44 is_stmt 0 view .LVU431
 1440 001e C362     		str	r3, [r0, #44]
 800:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1441              		.loc 1 800 3 is_stmt 1 view .LVU432
 800:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1442              		.loc 1 800 42 is_stmt 0 view .LVU433
 1443 0020 0363     		str	r3, [r0, #48]
 801:Core/Src/main.cpp ****   {
 1444              		.loc 1 801 3 is_stmt 1 view .LVU434
 801:Core/Src/main.cpp ****   {
 1445              		.loc 1 801 19 is_stmt 0 view .LVU435
 1446 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1447              	.LVL53:
 801:Core/Src/main.cpp ****   {
 1448              		.loc 1 801 3 view .LVU436
 1449 0026 00B9     		cbnz	r0, .L97
 809:Core/Src/main.cpp **** 
 1450              		.loc 1 809 1 view .LVU437
 1451 0028 08BD     		pop	{r3, pc}
 1452              	.L97:
 803:Core/Src/main.cpp ****   }
 1453              		.loc 1 803 5 is_stmt 1 view .LVU438
 803:Core/Src/main.cpp ****   }
 1454              		.loc 1 803 18 is_stmt 0 view .LVU439
ARM GAS  /tmp/ccqCvedd.s 			page 51


 1455 002a FFF7FEFF 		bl	Error_Handler
 1456              	.LVL54:
 1457              	.L99:
 1458 002e 00BF     		.align	2
 1459              	.L98:
 1460 0030 00000000 		.word	.LANCHOR20
 1461              		.cfi_endproc
 1462              	.LFE155:
 1463              		.fnend
 1465              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1466              		.align	1
 1467              		.syntax unified
 1468              		.thumb
 1469              		.thumb_func
 1470              		.fpu fpv4-sp-d16
 1472              	_ZL12MX_ADC1_Initv:
 1473              		.fnstart
 1474              	.LFB140:
 235:Core/Src/main.cpp **** 
 1475              		.loc 1 235 1 is_stmt 1 view -0
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 16
 1478              		@ frame_needed = 0, uses_anonymous_args = 0
 1479 0000 00B5     		push	{lr}
 1480              		.save {lr}
 1481              	.LCFI19:
 1482              		.cfi_def_cfa_offset 4
 1483              		.cfi_offset 14, -4
 1484              		.pad #20
 1485 0002 85B0     		sub	sp, sp, #20
 1486              	.LCFI20:
 1487              		.cfi_def_cfa_offset 24
 241:Core/Src/main.cpp **** 
 1488              		.loc 1 241 3 view .LVU441
 241:Core/Src/main.cpp **** 
 1489              		.loc 1 241 26 is_stmt 0 view .LVU442
 1490 0004 0023     		movs	r3, #0
 1491 0006 0093     		str	r3, [sp]
 1492 0008 0193     		str	r3, [sp, #4]
 1493 000a 0293     		str	r3, [sp, #8]
 1494 000c 0393     		str	r3, [sp, #12]
 248:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1495              		.loc 1 248 3 is_stmt 1 view .LVU443
 248:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1496              		.loc 1 248 18 is_stmt 0 view .LVU444
 1497 000e 1348     		ldr	r0, .L106
 1498 0010 134A     		ldr	r2, .L106+4
 1499 0012 0260     		str	r2, [r0]
 249:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1500              		.loc 1 249 3 is_stmt 1 view .LVU445
 249:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1501              		.loc 1 249 29 is_stmt 0 view .LVU446
 1502 0014 4360     		str	r3, [r0, #4]
 250:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1503              		.loc 1 250 3 is_stmt 1 view .LVU447
 250:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1504              		.loc 1 250 25 is_stmt 0 view .LVU448
ARM GAS  /tmp/ccqCvedd.s 			page 52


 1505 0016 8360     		str	r3, [r0, #8]
 251:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1506              		.loc 1 251 3 is_stmt 1 view .LVU449
 251:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1507              		.loc 1 251 27 is_stmt 0 view .LVU450
 1508 0018 0361     		str	r3, [r0, #16]
 252:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1509              		.loc 1 252 3 is_stmt 1 view .LVU451
 252:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1510              		.loc 1 252 33 is_stmt 0 view .LVU452
 1511 001a 0376     		strb	r3, [r0, #24]
 253:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1512              		.loc 1 253 3 is_stmt 1 view .LVU453
 253:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1513              		.loc 1 253 36 is_stmt 0 view .LVU454
 1514 001c 80F82030 		strb	r3, [r0, #32]
 254:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1515              		.loc 1 254 3 is_stmt 1 view .LVU455
 254:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1516              		.loc 1 254 35 is_stmt 0 view .LVU456
 1517 0020 C362     		str	r3, [r0, #44]
 255:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1518              		.loc 1 255 3 is_stmt 1 view .LVU457
 255:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1519              		.loc 1 255 31 is_stmt 0 view .LVU458
 1520 0022 104A     		ldr	r2, .L106+8
 1521 0024 8262     		str	r2, [r0, #40]
 256:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1522              		.loc 1 256 3 is_stmt 1 view .LVU459
 256:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1523              		.loc 1 256 24 is_stmt 0 view .LVU460
 1524 0026 C360     		str	r3, [r0, #12]
 257:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1525              		.loc 1 257 3 is_stmt 1 view .LVU461
 257:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1526              		.loc 1 257 30 is_stmt 0 view .LVU462
 1527 0028 0122     		movs	r2, #1
 1528 002a C261     		str	r2, [r0, #28]
 258:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1529              		.loc 1 258 3 is_stmt 1 view .LVU463
 258:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1530              		.loc 1 258 36 is_stmt 0 view .LVU464
 1531 002c 80F83030 		strb	r3, [r0, #48]
 259:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1532              		.loc 1 259 3 is_stmt 1 view .LVU465
 259:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1533              		.loc 1 259 27 is_stmt 0 view .LVU466
 1534 0030 4261     		str	r2, [r0, #20]
 260:Core/Src/main.cpp ****   {
 1535              		.loc 1 260 3 is_stmt 1 view .LVU467
 260:Core/Src/main.cpp ****   {
 1536              		.loc 1 260 19 is_stmt 0 view .LVU468
 1537 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1538              	.LVL55:
 260:Core/Src/main.cpp ****   {
 1539              		.loc 1 260 3 view .LVU469
 1540 0036 68B9     		cbnz	r0, .L104
ARM GAS  /tmp/ccqCvedd.s 			page 53


 266:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1541              		.loc 1 266 3 is_stmt 1 view .LVU470
 266:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1542              		.loc 1 266 19 is_stmt 0 view .LVU471
 1543 0038 0A23     		movs	r3, #10
 1544 003a 0093     		str	r3, [sp]
 267:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1545              		.loc 1 267 3 is_stmt 1 view .LVU472
 267:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1546              		.loc 1 267 16 is_stmt 0 view .LVU473
 1547 003c 0123     		movs	r3, #1
 1548 003e 0193     		str	r3, [sp, #4]
 268:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1549              		.loc 1 268 3 is_stmt 1 view .LVU474
 268:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1550              		.loc 1 268 24 is_stmt 0 view .LVU475
 1551 0040 0023     		movs	r3, #0
 1552 0042 0293     		str	r3, [sp, #8]
 269:Core/Src/main.cpp ****   {
 1553              		.loc 1 269 3 is_stmt 1 view .LVU476
 269:Core/Src/main.cpp ****   {
 1554              		.loc 1 269 28 is_stmt 0 view .LVU477
 1555 0044 6946     		mov	r1, sp
 1556 0046 0548     		ldr	r0, .L106
 1557 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1558              	.LVL56:
 269:Core/Src/main.cpp ****   {
 1559              		.loc 1 269 3 view .LVU478
 1560 004c 20B9     		cbnz	r0, .L105
 277:Core/Src/main.cpp **** 
 1561              		.loc 1 277 1 view .LVU479
 1562 004e 05B0     		add	sp, sp, #20
 1563              	.LCFI21:
 1564              		.cfi_remember_state
 1565              		.cfi_def_cfa_offset 4
 1566              		@ sp needed
 1567 0050 5DF804FB 		ldr	pc, [sp], #4
 1568              	.L104:
 1569              	.LCFI22:
 1570              		.cfi_restore_state
 262:Core/Src/main.cpp ****   }
 1571              		.loc 1 262 5 is_stmt 1 view .LVU480
 262:Core/Src/main.cpp ****   }
 1572              		.loc 1 262 18 is_stmt 0 view .LVU481
 1573 0054 FFF7FEFF 		bl	Error_Handler
 1574              	.LVL57:
 1575              	.L105:
 271:Core/Src/main.cpp ****   }
 1576              		.loc 1 271 5 is_stmt 1 view .LVU482
 271:Core/Src/main.cpp ****   }
 1577              		.loc 1 271 18 is_stmt 0 view .LVU483
 1578 0058 FFF7FEFF 		bl	Error_Handler
 1579              	.LVL58:
 1580              	.L107:
 1581              		.align	2
 1582              	.L106:
 1583 005c 00000000 		.word	.LANCHOR4
ARM GAS  /tmp/ccqCvedd.s 			page 54


 1584 0060 00200140 		.word	1073815552
 1585 0064 0100000F 		.word	251658241
 1586              		.cfi_endproc
 1587              	.LFE140:
 1588              		.fnend
 1590              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1591              		.align	1
 1592              		.syntax unified
 1593              		.thumb
 1594              		.thumb_func
 1595              		.fpu fpv4-sp-d16
 1597              	_ZL13MX_TIM10_Initv:
 1598              		.fnstart
 1599              	.LFB151:
 652:Core/Src/main.cpp **** 
 1600              		.loc 1 652 1 is_stmt 1 view -0
 1601              		.cfi_startproc
 1602              		@ args = 0, pretend = 0, frame = 0
 1603              		@ frame_needed = 0, uses_anonymous_args = 0
 1604 0000 08B5     		push	{r3, lr}
 1605              		.save {r3, lr}
 1606              	.LCFI23:
 1607              		.cfi_def_cfa_offset 8
 1608              		.cfi_offset 3, -8
 1609              		.cfi_offset 14, -4
 661:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1610              		.loc 1 661 3 view .LVU485
 661:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1611              		.loc 1 661 19 is_stmt 0 view .LVU486
 1612 0002 0948     		ldr	r0, .L112
 1613 0004 094B     		ldr	r3, .L112+4
 1614 0006 0360     		str	r3, [r0]
 662:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1615              		.loc 1 662 3 is_stmt 1 view .LVU487
 662:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1616              		.loc 1 662 25 is_stmt 0 view .LVU488
 1617 0008 0F23     		movs	r3, #15
 1618 000a 4360     		str	r3, [r0, #4]
 663:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1619              		.loc 1 663 3 is_stmt 1 view .LVU489
 663:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1620              		.loc 1 663 27 is_stmt 0 view .LVU490
 1621 000c 0023     		movs	r3, #0
 1622 000e 8360     		str	r3, [r0, #8]
 664:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1623              		.loc 1 664 3 is_stmt 1 view .LVU491
 664:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1624              		.loc 1 664 22 is_stmt 0 view .LVU492
 1625 0010 4FF6FF72 		movw	r2, #65535
 1626 0014 C260     		str	r2, [r0, #12]
 665:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1627              		.loc 1 665 3 is_stmt 1 view .LVU493
 665:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1628              		.loc 1 665 29 is_stmt 0 view .LVU494
 1629 0016 0361     		str	r3, [r0, #16]
 666:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1630              		.loc 1 666 3 is_stmt 1 view .LVU495
ARM GAS  /tmp/ccqCvedd.s 			page 55


 666:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1631              		.loc 1 666 33 is_stmt 0 view .LVU496
 1632 0018 8361     		str	r3, [r0, #24]
 667:Core/Src/main.cpp ****   {
 1633              		.loc 1 667 3 is_stmt 1 view .LVU497
 667:Core/Src/main.cpp ****   {
 1634              		.loc 1 667 24 is_stmt 0 view .LVU498
 1635 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1636              	.LVL59:
 667:Core/Src/main.cpp ****   {
 1637              		.loc 1 667 3 view .LVU499
 1638 001e 00B9     		cbnz	r0, .L111
 675:Core/Src/main.cpp **** 
 1639              		.loc 1 675 1 view .LVU500
 1640 0020 08BD     		pop	{r3, pc}
 1641              	.L111:
 669:Core/Src/main.cpp ****   }
 1642              		.loc 1 669 5 is_stmt 1 view .LVU501
 669:Core/Src/main.cpp ****   }
 1643              		.loc 1 669 18 is_stmt 0 view .LVU502
 1644 0022 FFF7FEFF 		bl	Error_Handler
 1645              	.LVL60:
 1646              	.L113:
 1647 0026 00BF     		.align	2
 1648              	.L112:
 1649 0028 00000000 		.word	.LANCHOR0
 1650 002c 00440140 		.word	1073824768
 1651              		.cfi_endproc
 1652              	.LFE151:
 1653              		.fnend
 1655              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1656              		.align	1
 1657              		.syntax unified
 1658              		.thumb
 1659              		.thumb_func
 1660              		.fpu fpv4-sp-d16
 1662              	_ZL12MX_TIM5_Initv:
 1663              		.fnstart
 1664              	.LFB149:
 567:Core/Src/main.cpp **** 
 1665              		.loc 1 567 1 is_stmt 1 view -0
 1666              		.cfi_startproc
 1667              		@ args = 0, pretend = 0, frame = 32
 1668              		@ frame_needed = 0, uses_anonymous_args = 0
 1669 0000 00B5     		push	{lr}
 1670              		.save {lr}
 1671              	.LCFI24:
 1672              		.cfi_def_cfa_offset 4
 1673              		.cfi_offset 14, -4
 1674              		.pad #36
 1675 0002 89B0     		sub	sp, sp, #36
 1676              	.LCFI25:
 1677              		.cfi_def_cfa_offset 40
 573:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1678              		.loc 1 573 3 view .LVU504
 573:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1679              		.loc 1 573 26 is_stmt 0 view .LVU505
ARM GAS  /tmp/ccqCvedd.s 			page 56


 1680 0004 0023     		movs	r3, #0
 1681 0006 0393     		str	r3, [sp, #12]
 1682 0008 0493     		str	r3, [sp, #16]
 1683 000a 0593     		str	r3, [sp, #20]
 1684 000c 0693     		str	r3, [sp, #24]
 1685 000e 0793     		str	r3, [sp, #28]
 574:Core/Src/main.cpp **** 
 1686              		.loc 1 574 3 is_stmt 1 view .LVU506
 574:Core/Src/main.cpp **** 
 1687              		.loc 1 574 27 is_stmt 0 view .LVU507
 1688 0010 0193     		str	r3, [sp, #4]
 1689 0012 0293     		str	r3, [sp, #8]
 579:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1690              		.loc 1 579 3 is_stmt 1 view .LVU508
 579:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1691              		.loc 1 579 18 is_stmt 0 view .LVU509
 1692 0014 1248     		ldr	r0, .L122
 1693 0016 134A     		ldr	r2, .L122+4
 1694 0018 0260     		str	r2, [r0]
 580:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1695              		.loc 1 580 3 is_stmt 1 view .LVU510
 580:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1696              		.loc 1 580 24 is_stmt 0 view .LVU511
 1697 001a 4360     		str	r3, [r0, #4]
 581:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1698              		.loc 1 581 3 is_stmt 1 view .LVU512
 581:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1699              		.loc 1 581 26 is_stmt 0 view .LVU513
 1700 001c 8360     		str	r3, [r0, #8]
 582:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1701              		.loc 1 582 3 is_stmt 1 view .LVU514
 582:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1702              		.loc 1 582 21 is_stmt 0 view .LVU515
 1703 001e 4FF0FF32 		mov	r2, #-1
 1704 0022 C260     		str	r2, [r0, #12]
 583:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1705              		.loc 1 583 3 is_stmt 1 view .LVU516
 583:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1706              		.loc 1 583 28 is_stmt 0 view .LVU517
 1707 0024 0361     		str	r3, [r0, #16]
 584:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1708              		.loc 1 584 3 is_stmt 1 view .LVU518
 584:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1709              		.loc 1 584 32 is_stmt 0 view .LVU519
 1710 0026 8361     		str	r3, [r0, #24]
 585:Core/Src/main.cpp ****   {
 1711              		.loc 1 585 3 is_stmt 1 view .LVU520
 585:Core/Src/main.cpp ****   {
 1712              		.loc 1 585 24 is_stmt 0 view .LVU521
 1713 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1714              	.LVL61:
 585:Core/Src/main.cpp ****   {
 1715              		.loc 1 585 3 view .LVU522
 1716 002c 90B9     		cbnz	r0, .L119
 589:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1717              		.loc 1 589 3 is_stmt 1 view .LVU523
 589:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
ARM GAS  /tmp/ccqCvedd.s 			page 57


 1718              		.loc 1 589 26 is_stmt 0 view .LVU524
 1719 002e 0023     		movs	r3, #0
 1720 0030 0393     		str	r3, [sp, #12]
 590:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1721              		.loc 1 590 3 is_stmt 1 view .LVU525
 590:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1722              		.loc 1 590 29 is_stmt 0 view .LVU526
 1723 0032 0493     		str	r3, [sp, #16]
 591:Core/Src/main.cpp ****   {
 1724              		.loc 1 591 3 is_stmt 1 view .LVU527
 591:Core/Src/main.cpp ****   {
 1725              		.loc 1 591 33 is_stmt 0 view .LVU528
 1726 0034 03A9     		add	r1, sp, #12
 1727 0036 0A48     		ldr	r0, .L122
 1728 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1729              	.LVL62:
 591:Core/Src/main.cpp ****   {
 1730              		.loc 1 591 3 view .LVU529
 1731 003c 60B9     		cbnz	r0, .L120
 595:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1732              		.loc 1 595 3 is_stmt 1 view .LVU530
 595:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1733              		.loc 1 595 37 is_stmt 0 view .LVU531
 1734 003e 0023     		movs	r3, #0
 1735 0040 0193     		str	r3, [sp, #4]
 596:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1736              		.loc 1 596 3 is_stmt 1 view .LVU532
 596:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1737              		.loc 1 596 33 is_stmt 0 view .LVU533
 1738 0042 0293     		str	r3, [sp, #8]
 597:Core/Src/main.cpp ****   {
 1739              		.loc 1 597 3 is_stmt 1 view .LVU534
 597:Core/Src/main.cpp ****   {
 1740              		.loc 1 597 44 is_stmt 0 view .LVU535
 1741 0044 01A9     		add	r1, sp, #4
 1742 0046 0648     		ldr	r0, .L122
 1743 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1744              	.LVL63:
 597:Core/Src/main.cpp ****   {
 1745              		.loc 1 597 3 view .LVU536
 1746 004c 30B9     		cbnz	r0, .L121
 605:Core/Src/main.cpp **** 
 1747              		.loc 1 605 1 view .LVU537
 1748 004e 09B0     		add	sp, sp, #36
 1749              	.LCFI26:
 1750              		.cfi_remember_state
 1751              		.cfi_def_cfa_offset 4
 1752              		@ sp needed
 1753 0050 5DF804FB 		ldr	pc, [sp], #4
 1754              	.L119:
 1755              	.LCFI27:
 1756              		.cfi_restore_state
 587:Core/Src/main.cpp ****   }
 1757              		.loc 1 587 5 is_stmt 1 view .LVU538
 587:Core/Src/main.cpp ****   }
 1758              		.loc 1 587 18 is_stmt 0 view .LVU539
 1759 0054 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccqCvedd.s 			page 58


 1760              	.LVL64:
 1761              	.L120:
 593:Core/Src/main.cpp ****   }
 1762              		.loc 1 593 5 is_stmt 1 view .LVU540
 593:Core/Src/main.cpp ****   }
 1763              		.loc 1 593 18 is_stmt 0 view .LVU541
 1764 0058 FFF7FEFF 		bl	Error_Handler
 1765              	.LVL65:
 1766              	.L121:
 599:Core/Src/main.cpp ****   }
 1767              		.loc 1 599 5 is_stmt 1 view .LVU542
 599:Core/Src/main.cpp ****   }
 1768              		.loc 1 599 18 is_stmt 0 view .LVU543
 1769 005c FFF7FEFF 		bl	Error_Handler
 1770              	.LVL66:
 1771              	.L123:
 1772              		.align	2
 1773              	.L122:
 1774 0060 00000000 		.word	.LANCHOR21
 1775 0064 000C0040 		.word	1073744896
 1776              		.cfi_endproc
 1777              	.LFE149:
 1778              		.fnend
 1780              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1781              		.align	1
 1782              		.syntax unified
 1783              		.thumb
 1784              		.thumb_func
 1785              		.fpu fpv4-sp-d16
 1787              	_ZL12MX_TIM9_Initv:
 1788              		.fnstart
 1789              	.LFB150:
 613:Core/Src/main.cpp **** 
 1790              		.loc 1 613 1 is_stmt 1 view -0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 24
 1793              		@ frame_needed = 0, uses_anonymous_args = 0
 1794 0000 00B5     		push	{lr}
 1795              		.save {lr}
 1796              	.LCFI28:
 1797              		.cfi_def_cfa_offset 4
 1798              		.cfi_offset 14, -4
 1799              		.pad #28
 1800 0002 87B0     		sub	sp, sp, #28
 1801              	.LCFI29:
 1802              		.cfi_def_cfa_offset 32
 619:Core/Src/main.cpp **** 
 1803              		.loc 1 619 3 view .LVU545
 619:Core/Src/main.cpp **** 
 1804              		.loc 1 619 26 is_stmt 0 view .LVU546
 1805 0004 0023     		movs	r3, #0
 1806 0006 0193     		str	r3, [sp, #4]
 1807 0008 0293     		str	r3, [sp, #8]
 1808 000a 0393     		str	r3, [sp, #12]
 1809 000c 0493     		str	r3, [sp, #16]
 1810 000e 0593     		str	r3, [sp, #20]
 624:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
ARM GAS  /tmp/ccqCvedd.s 			page 59


 1811              		.loc 1 624 3 is_stmt 1 view .LVU547
 624:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1812              		.loc 1 624 18 is_stmt 0 view .LVU548
 1813 0010 0D48     		ldr	r0, .L130
 1814 0012 0E4A     		ldr	r2, .L130+4
 1815 0014 0260     		str	r2, [r0]
 625:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1816              		.loc 1 625 3 is_stmt 1 view .LVU549
 625:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1817              		.loc 1 625 24 is_stmt 0 view .LVU550
 1818 0016 4360     		str	r3, [r0, #4]
 626:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1819              		.loc 1 626 3 is_stmt 1 view .LVU551
 626:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1820              		.loc 1 626 26 is_stmt 0 view .LVU552
 1821 0018 8360     		str	r3, [r0, #8]
 627:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1822              		.loc 1 627 3 is_stmt 1 view .LVU553
 627:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1823              		.loc 1 627 21 is_stmt 0 view .LVU554
 1824 001a 4FF6FF72 		movw	r2, #65535
 1825 001e C260     		str	r2, [r0, #12]
 628:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1826              		.loc 1 628 3 is_stmt 1 view .LVU555
 628:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1827              		.loc 1 628 28 is_stmt 0 view .LVU556
 1828 0020 0361     		str	r3, [r0, #16]
 629:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1829              		.loc 1 629 3 is_stmt 1 view .LVU557
 629:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1830              		.loc 1 629 32 is_stmt 0 view .LVU558
 1831 0022 8361     		str	r3, [r0, #24]
 630:Core/Src/main.cpp ****   {
 1832              		.loc 1 630 3 is_stmt 1 view .LVU559
 630:Core/Src/main.cpp ****   {
 1833              		.loc 1 630 24 is_stmt 0 view .LVU560
 1834 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1835              	.LVL67:
 630:Core/Src/main.cpp ****   {
 1836              		.loc 1 630 3 view .LVU561
 1837 0028 50B9     		cbnz	r0, .L128
 634:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1838              		.loc 1 634 3 is_stmt 1 view .LVU562
 634:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1839              		.loc 1 634 26 is_stmt 0 view .LVU563
 1840 002a 0023     		movs	r3, #0
 1841 002c 0193     		str	r3, [sp, #4]
 635:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1842              		.loc 1 635 3 is_stmt 1 view .LVU564
 635:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1843              		.loc 1 635 29 is_stmt 0 view .LVU565
 1844 002e 0293     		str	r3, [sp, #8]
 636:Core/Src/main.cpp ****   {
 1845              		.loc 1 636 3 is_stmt 1 view .LVU566
 636:Core/Src/main.cpp ****   {
 1846              		.loc 1 636 33 is_stmt 0 view .LVU567
 1847 0030 01A9     		add	r1, sp, #4
ARM GAS  /tmp/ccqCvedd.s 			page 60


 1848 0032 0548     		ldr	r0, .L130
 1849 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1850              	.LVL68:
 636:Core/Src/main.cpp ****   {
 1851              		.loc 1 636 3 view .LVU568
 1852 0038 20B9     		cbnz	r0, .L129
 644:Core/Src/main.cpp **** 
 1853              		.loc 1 644 1 view .LVU569
 1854 003a 07B0     		add	sp, sp, #28
 1855              	.LCFI30:
 1856              		.cfi_remember_state
 1857              		.cfi_def_cfa_offset 4
 1858              		@ sp needed
 1859 003c 5DF804FB 		ldr	pc, [sp], #4
 1860              	.L128:
 1861              	.LCFI31:
 1862              		.cfi_restore_state
 632:Core/Src/main.cpp ****   }
 1863              		.loc 1 632 5 is_stmt 1 view .LVU570
 632:Core/Src/main.cpp ****   }
 1864              		.loc 1 632 18 is_stmt 0 view .LVU571
 1865 0040 FFF7FEFF 		bl	Error_Handler
 1866              	.LVL69:
 1867              	.L129:
 638:Core/Src/main.cpp ****   }
 1868              		.loc 1 638 5 is_stmt 1 view .LVU572
 638:Core/Src/main.cpp ****   }
 1869              		.loc 1 638 18 is_stmt 0 view .LVU573
 1870 0044 FFF7FEFF 		bl	Error_Handler
 1871              	.LVL70:
 1872              	.L131:
 1873              		.align	2
 1874              	.L130:
 1875 0048 00000000 		.word	.LANCHOR22
 1876 004c 00400140 		.word	1073823744
 1877              		.cfi_endproc
 1878              	.LFE150:
 1879              		.fnend
 1881              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1882              		.align	1
 1883              		.global	_Z18SystemClock_Configv
 1884              		.syntax unified
 1885              		.thumb
 1886              		.thumb_func
 1887              		.fpu fpv4-sp-d16
 1889              	_Z18SystemClock_Configv:
 1890              		.fnstart
 1891              	.LFB139:
 180:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1892              		.loc 1 180 1 is_stmt 1 view -0
 1893              		.cfi_startproc
 1894              		@ args = 0, pretend = 0, frame = 104
 1895              		@ frame_needed = 0, uses_anonymous_args = 0
 1896 0000 00B5     		push	{lr}
 1897              		.save {lr}
 1898              	.LCFI32:
 1899              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccqCvedd.s 			page 61


 1900              		.cfi_offset 14, -4
 1901              		.pad #108
 1902 0002 9BB0     		sub	sp, sp, #108
 1903              	.LCFI33:
 1904              		.cfi_def_cfa_offset 112
 181:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1905              		.loc 1 181 3 view .LVU575
 181:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1906              		.loc 1 181 22 is_stmt 0 view .LVU576
 1907 0004 3022     		movs	r2, #48
 1908 0006 0021     		movs	r1, #0
 1909 0008 0EA8     		add	r0, sp, #56
 1910 000a FFF7FEFF 		bl	memset
 1911              	.LVL71:
 182:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1912              		.loc 1 182 3 is_stmt 1 view .LVU577
 182:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1913              		.loc 1 182 22 is_stmt 0 view .LVU578
 1914 000e 0023     		movs	r3, #0
 1915 0010 0993     		str	r3, [sp, #36]
 1916 0012 0A93     		str	r3, [sp, #40]
 1917 0014 0B93     		str	r3, [sp, #44]
 1918 0016 0C93     		str	r3, [sp, #48]
 1919 0018 0D93     		str	r3, [sp, #52]
 183:Core/Src/main.cpp **** 
 1920              		.loc 1 183 3 is_stmt 1 view .LVU579
 183:Core/Src/main.cpp **** 
 1921              		.loc 1 183 28 is_stmt 0 view .LVU580
 1922 001a 0393     		str	r3, [sp, #12]
 1923 001c 0493     		str	r3, [sp, #16]
 1924 001e 0593     		str	r3, [sp, #20]
 1925 0020 0693     		str	r3, [sp, #24]
 1926 0022 0793     		str	r3, [sp, #28]
 1927 0024 0893     		str	r3, [sp, #32]
 187:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1928              		.loc 1 187 3 is_stmt 1 view .LVU581
 1929              	.LBB12:
 187:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1930              		.loc 1 187 3 view .LVU582
 1931 0026 0193     		str	r3, [sp, #4]
 187:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1932              		.loc 1 187 3 view .LVU583
 1933 0028 264A     		ldr	r2, .L140
 1934 002a 116C     		ldr	r1, [r2, #64]
 1935 002c 41F08051 		orr	r1, r1, #268435456
 1936 0030 1164     		str	r1, [r2, #64]
 187:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1937              		.loc 1 187 3 view .LVU584
 1938 0032 126C     		ldr	r2, [r2, #64]
 1939 0034 02F08052 		and	r2, r2, #268435456
 1940 0038 0192     		str	r2, [sp, #4]
 187:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1941              		.loc 1 187 3 view .LVU585
 1942 003a 019A     		ldr	r2, [sp, #4]
 1943              	.LBE12:
 188:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1944              		.loc 1 188 3 view .LVU586
ARM GAS  /tmp/ccqCvedd.s 			page 62


 1945              	.LBB13:
 188:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1946              		.loc 1 188 3 view .LVU587
 1947 003c 0293     		str	r3, [sp, #8]
 188:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1948              		.loc 1 188 3 view .LVU588
 1949 003e 224B     		ldr	r3, .L140+4
 1950 0040 1A68     		ldr	r2, [r3]
 1951 0042 42F44042 		orr	r2, r2, #49152
 1952 0046 1A60     		str	r2, [r3]
 188:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1953              		.loc 1 188 3 view .LVU589
 1954 0048 1B68     		ldr	r3, [r3]
 1955 004a 03F44043 		and	r3, r3, #49152
 1956 004e 0293     		str	r3, [sp, #8]
 188:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1957              		.loc 1 188 3 view .LVU590
 1958 0050 029B     		ldr	r3, [sp, #8]
 1959              	.LBE13:
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1960              		.loc 1 192 3 view .LVU591
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1961              		.loc 1 192 36 is_stmt 0 view .LVU592
 1962 0052 0323     		movs	r3, #3
 1963 0054 0E93     		str	r3, [sp, #56]
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1964              		.loc 1 193 3 is_stmt 1 view .LVU593
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1965              		.loc 1 193 30 is_stmt 0 view .LVU594
 1966 0056 4FF48032 		mov	r2, #65536
 1967 005a 0F92     		str	r2, [sp, #60]
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1968              		.loc 1 194 3 is_stmt 1 view .LVU595
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1969              		.loc 1 194 30 is_stmt 0 view .LVU596
 1970 005c 0122     		movs	r2, #1
 1971 005e 1192     		str	r2, [sp, #68]
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1972              		.loc 1 195 3 is_stmt 1 view .LVU597
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1973              		.loc 1 195 41 is_stmt 0 view .LVU598
 1974 0060 1022     		movs	r2, #16
 1975 0062 1292     		str	r2, [sp, #72]
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1976              		.loc 1 196 3 is_stmt 1 view .LVU599
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1977              		.loc 1 196 34 is_stmt 0 view .LVU600
 1978 0064 0222     		movs	r2, #2
 1979 0066 1492     		str	r2, [sp, #80]
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1980              		.loc 1 197 3 is_stmt 1 view .LVU601
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1981              		.loc 1 197 35 is_stmt 0 view .LVU602
 1982 0068 4FF48001 		mov	r1, #4194304
 1983 006c 1591     		str	r1, [sp, #84]
 198:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1984              		.loc 1 198 3 is_stmt 1 view .LVU603
ARM GAS  /tmp/ccqCvedd.s 			page 63


 198:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1985              		.loc 1 198 30 is_stmt 0 view .LVU604
 1986 006e 0421     		movs	r1, #4
 1987 0070 1691     		str	r1, [sp, #88]
 199:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1988              		.loc 1 199 3 is_stmt 1 view .LVU605
 199:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1989              		.loc 1 199 30 is_stmt 0 view .LVU606
 1990 0072 4821     		movs	r1, #72
 1991 0074 1791     		str	r1, [sp, #92]
 200:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1992              		.loc 1 200 3 is_stmt 1 view .LVU607
 200:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1993              		.loc 1 200 30 is_stmt 0 view .LVU608
 1994 0076 1892     		str	r2, [sp, #96]
 201:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1995              		.loc 1 201 3 is_stmt 1 view .LVU609
 201:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1996              		.loc 1 201 30 is_stmt 0 view .LVU610
 1997 0078 1993     		str	r3, [sp, #100]
 202:Core/Src/main.cpp ****   {
 1998              		.loc 1 202 3 is_stmt 1 view .LVU611
 202:Core/Src/main.cpp ****   {
 1999              		.loc 1 202 24 is_stmt 0 view .LVU612
 2000 007a 0EA8     		add	r0, sp, #56
 2001 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 2002              	.LVL72:
 202:Core/Src/main.cpp ****   {
 2003              		.loc 1 202 3 view .LVU613
 2004 0080 C8B9     		cbnz	r0, .L137
 208:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2005              		.loc 1 208 3 is_stmt 1 view .LVU614
 208:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2006              		.loc 1 208 31 is_stmt 0 view .LVU615
 2007 0082 0F23     		movs	r3, #15
 2008 0084 0993     		str	r3, [sp, #36]
 210:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2009              		.loc 1 210 3 is_stmt 1 view .LVU616
 210:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2010              		.loc 1 210 34 is_stmt 0 view .LVU617
 2011 0086 0021     		movs	r1, #0
 2012 0088 0A91     		str	r1, [sp, #40]
 211:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2013              		.loc 1 211 3 is_stmt 1 view .LVU618
 211:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2014              		.loc 1 211 35 is_stmt 0 view .LVU619
 2015 008a 0B91     		str	r1, [sp, #44]
 212:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2016              		.loc 1 212 3 is_stmt 1 view .LVU620
 212:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2017              		.loc 1 212 36 is_stmt 0 view .LVU621
 2018 008c 0C91     		str	r1, [sp, #48]
 213:Core/Src/main.cpp **** 
 2019              		.loc 1 213 3 is_stmt 1 view .LVU622
 213:Core/Src/main.cpp **** 
 2020              		.loc 1 213 36 is_stmt 0 view .LVU623
 2021 008e 0D91     		str	r1, [sp, #52]
ARM GAS  /tmp/ccqCvedd.s 			page 64


 215:Core/Src/main.cpp ****   {
 2022              		.loc 1 215 3 is_stmt 1 view .LVU624
 215:Core/Src/main.cpp ****   {
 2023              		.loc 1 215 26 is_stmt 0 view .LVU625
 2024 0090 09A8     		add	r0, sp, #36
 2025 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2026              	.LVL73:
 215:Core/Src/main.cpp ****   {
 2027              		.loc 1 215 3 view .LVU626
 2028 0096 80B9     		cbnz	r0, .L138
 219:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 2029              		.loc 1 219 3 is_stmt 1 view .LVU627
 219:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 2030              		.loc 1 219 44 is_stmt 0 view .LVU628
 2031 0098 0123     		movs	r3, #1
 2032 009a 0393     		str	r3, [sp, #12]
 220:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 2033              		.loc 1 220 3 is_stmt 1 view .LVU629
 220:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 2034              		.loc 1 220 38 is_stmt 0 view .LVU630
 2035 009c C023     		movs	r3, #192
 2036 009e 0593     		str	r3, [sp, #20]
 221:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2037              		.loc 1 221 3 is_stmt 1 view .LVU631
 221:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2038              		.loc 1 221 38 is_stmt 0 view .LVU632
 2039 00a0 0423     		movs	r3, #4
 2040 00a2 0493     		str	r3, [sp, #16]
 222:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2041              		.loc 1 222 3 is_stmt 1 view .LVU633
 222:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2042              		.loc 1 222 38 is_stmt 0 view .LVU634
 2043 00a4 0223     		movs	r3, #2
 2044 00a6 0693     		str	r3, [sp, #24]
 223:Core/Src/main.cpp ****   {
 2045              		.loc 1 223 3 is_stmt 1 view .LVU635
 223:Core/Src/main.cpp ****   {
 2046              		.loc 1 223 32 is_stmt 0 view .LVU636
 2047 00a8 03A8     		add	r0, sp, #12
 2048 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2049              	.LVL74:
 223:Core/Src/main.cpp ****   {
 2050              		.loc 1 223 3 view .LVU637
 2051 00ae 30B9     		cbnz	r0, .L139
 227:Core/Src/main.cpp **** 
 2052              		.loc 1 227 1 view .LVU638
 2053 00b0 1BB0     		add	sp, sp, #108
 2054              	.LCFI34:
 2055              		.cfi_remember_state
 2056              		.cfi_def_cfa_offset 4
 2057              		@ sp needed
 2058 00b2 5DF804FB 		ldr	pc, [sp], #4
 2059              	.L137:
 2060              	.LCFI35:
 2061              		.cfi_restore_state
 204:Core/Src/main.cpp ****   }
 2062              		.loc 1 204 5 is_stmt 1 view .LVU639
ARM GAS  /tmp/ccqCvedd.s 			page 65


 204:Core/Src/main.cpp ****   }
 2063              		.loc 1 204 18 is_stmt 0 view .LVU640
 2064 00b6 FFF7FEFF 		bl	Error_Handler
 2065              	.LVL75:
 2066              	.L138:
 217:Core/Src/main.cpp ****   }
 2067              		.loc 1 217 5 is_stmt 1 view .LVU641
 217:Core/Src/main.cpp ****   }
 2068              		.loc 1 217 18 is_stmt 0 view .LVU642
 2069 00ba FFF7FEFF 		bl	Error_Handler
 2070              	.LVL76:
 2071              	.L139:
 225:Core/Src/main.cpp ****   }
 2072              		.loc 1 225 5 is_stmt 1 view .LVU643
 225:Core/Src/main.cpp ****   }
 2073              		.loc 1 225 18 is_stmt 0 view .LVU644
 2074 00be FFF7FEFF 		bl	Error_Handler
 2075              	.LVL77:
 2076              	.L141:
 2077 00c2 00BF     		.align	2
 2078              	.L140:
 2079 00c4 00380240 		.word	1073887232
 2080 00c8 00700040 		.word	1073770496
 2081              		.cfi_endproc
 2082              	.LFE139:
 2083              		.fnend
 2085              		.section	.text.main,"ax",%progbits
 2086              		.align	1
 2087              		.global	main
 2088              		.syntax unified
 2089              		.thumb
 2090              		.thumb_func
 2091              		.fpu fpv4-sp-d16
 2093              	main:
 2094              		.fnstart
 2095              	.LFB138:
 115:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 2096              		.loc 1 115 1 is_stmt 1 view -0
 2097              		.cfi_startproc
 2098              		@ args = 0, pretend = 0, frame = 0
 2099              		@ frame_needed = 0, uses_anonymous_args = 0
 2100 0000 08B5     		push	{r3, lr}
 2101              		.save {r3, lr}
 2102              	.LCFI36:
 2103              		.cfi_def_cfa_offset 8
 2104              		.cfi_offset 3, -8
 2105              		.cfi_offset 14, -4
 123:Core/Src/main.cpp **** 
 2106              		.loc 1 123 3 view .LVU646
 123:Core/Src/main.cpp **** 
 2107              		.loc 1 123 11 is_stmt 0 view .LVU647
 2108 0002 FFF7FEFF 		bl	HAL_Init
 2109              	.LVL78:
 130:Core/Src/main.cpp **** 
 2110              		.loc 1 130 3 is_stmt 1 view .LVU648
 130:Core/Src/main.cpp **** 
 2111              		.loc 1 130 21 is_stmt 0 view .LVU649
ARM GAS  /tmp/ccqCvedd.s 			page 66


 2112 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 2113              	.LVL79:
 137:Core/Src/main.cpp ****   MX_I2C1_Init();
 2114              		.loc 1 137 3 is_stmt 1 view .LVU650
 137:Core/Src/main.cpp ****   MX_I2C1_Init();
 2115              		.loc 1 137 15 is_stmt 0 view .LVU651
 2116 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 2117              	.LVL80:
 138:Core/Src/main.cpp ****   MX_I2C3_Init();
 2118              		.loc 1 138 3 is_stmt 1 view .LVU652
 138:Core/Src/main.cpp ****   MX_I2C3_Init();
 2119              		.loc 1 138 15 is_stmt 0 view .LVU653
 2120 000e FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 2121              	.LVL81:
 139:Core/Src/main.cpp ****   MX_I2S2_Init();
 2122              		.loc 1 139 3 is_stmt 1 view .LVU654
 139:Core/Src/main.cpp ****   MX_I2S2_Init();
 2123              		.loc 1 139 15 is_stmt 0 view .LVU655
 2124 0012 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 2125              	.LVL82:
 140:Core/Src/main.cpp ****   MX_I2S3_Init();
 2126              		.loc 1 140 3 is_stmt 1 view .LVU656
 140:Core/Src/main.cpp ****   MX_I2S3_Init();
 2127              		.loc 1 140 15 is_stmt 0 view .LVU657
 2128 0016 FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 2129              	.LVL83:
 141:Core/Src/main.cpp ****   MX_I2S4_Init();
 2130              		.loc 1 141 3 is_stmt 1 view .LVU658
 141:Core/Src/main.cpp ****   MX_I2S4_Init();
 2131              		.loc 1 141 15 is_stmt 0 view .LVU659
 2132 001a FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 2133              	.LVL84:
 142:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2134              		.loc 1 142 3 is_stmt 1 view .LVU660
 142:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2135              		.loc 1 142 15 is_stmt 0 view .LVU661
 2136 001e FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 2137              	.LVL85:
 143:Core/Src/main.cpp ****   MX_SPI1_Init();
 2138              		.loc 1 143 3 is_stmt 1 view .LVU662
 143:Core/Src/main.cpp ****   MX_SPI1_Init();
 2139              		.loc 1 143 18 is_stmt 0 view .LVU663
 2140 0022 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 2141              	.LVL86:
 144:Core/Src/main.cpp ****   MX_SPI5_Init();
 2142              		.loc 1 144 3 is_stmt 1 view .LVU664
 144:Core/Src/main.cpp ****   MX_SPI5_Init();
 2143              		.loc 1 144 15 is_stmt 0 view .LVU665
 2144 0026 FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2145              	.LVL87:
 145:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2146              		.loc 1 145 3 is_stmt 1 view .LVU666
 145:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2147              		.loc 1 145 15 is_stmt 0 view .LVU667
 2148 002a FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2149              	.LVL88:
 146:Core/Src/main.cpp ****   MX_USART2_UART_Init();
ARM GAS  /tmp/ccqCvedd.s 			page 67


 2150              		.loc 1 146 3 is_stmt 1 view .LVU668
 146:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2151              		.loc 1 146 22 is_stmt 0 view .LVU669
 2152 002e FFF7FEFF 		bl	_ZL19MX_USART1_UART_Initv
 2153              	.LVL89:
 147:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2154              		.loc 1 147 3 is_stmt 1 view .LVU670
 147:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2155              		.loc 1 147 22 is_stmt 0 view .LVU671
 2156 0032 FFF7FEFF 		bl	_ZL19MX_USART2_UART_Initv
 2157              	.LVL90:
 148:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2158              		.loc 1 148 3 is_stmt 1 view .LVU672
 148:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2159              		.loc 1 148 22 is_stmt 0 view .LVU673
 2160 0036 FFF7FEFF 		bl	_ZL19MX_USART6_UART_Initv
 2161              	.LVL91:
 149:Core/Src/main.cpp ****   MX_ADC1_Init();
 2162              		.loc 1 149 3 is_stmt 1 view .LVU674
 149:Core/Src/main.cpp ****   MX_ADC1_Init();
 2163              		.loc 1 149 25 is_stmt 0 view .LVU675
 2164 003a FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2165              	.LVL92:
 150:Core/Src/main.cpp ****   MX_TIM10_Init();
 2166              		.loc 1 150 3 is_stmt 1 view .LVU676
 150:Core/Src/main.cpp ****   MX_TIM10_Init();
 2167              		.loc 1 150 15 is_stmt 0 view .LVU677
 2168 003e FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2169              	.LVL93:
 151:Core/Src/main.cpp ****   MX_TIM5_Init();
 2170              		.loc 1 151 3 is_stmt 1 view .LVU678
 151:Core/Src/main.cpp ****   MX_TIM5_Init();
 2171              		.loc 1 151 16 is_stmt 0 view .LVU679
 2172 0042 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2173              	.LVL94:
 152:Core/Src/main.cpp ****   MX_TIM9_Init();
 2174              		.loc 1 152 3 is_stmt 1 view .LVU680
 152:Core/Src/main.cpp ****   MX_TIM9_Init();
 2175              		.loc 1 152 15 is_stmt 0 view .LVU681
 2176 0046 FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2177              	.LVL95:
 153:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2178              		.loc 1 153 3 is_stmt 1 view .LVU682
 153:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2179              		.loc 1 153 15 is_stmt 0 view .LVU683
 2180 004a FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2181              	.LVL96:
 155:Core/Src/main.cpp ****   oled1.init();
 2182              		.loc 1 155 3 is_stmt 1 view .LVU684
 155:Core/Src/main.cpp ****   oled1.init();
 2183              		.loc 1 155 26 is_stmt 0 view .LVU685
 2184 004e DFED080A 		vldr.32	s1, .L145
 2185 0052 9FED080A 		vldr.32	s0, .L145+4
 2186 0056 0848     		ldr	r0, .L145+8
 2187 0058 FFF7FEFF 		bl	_ZN3adc15adc_setEquationEff
 2188              	.LVL97:
 156:Core/Src/main.cpp ****   radio_pd.init();
ARM GAS  /tmp/ccqCvedd.s 			page 68


 2189              		.loc 1 156 3 is_stmt 1 view .LVU686
 156:Core/Src/main.cpp ****   radio_pd.init();
 2190              		.loc 1 156 13 is_stmt 0 view .LVU687
 2191 005c 0748     		ldr	r0, .L145+12
 2192 005e FFF7FEFF 		bl	_ZN4oled4initEv
 2193              	.LVL98:
 157:Core/Src/main.cpp ****   radio_ptt.init();
 2194              		.loc 1 157 3 is_stmt 1 view .LVU688
 157:Core/Src/main.cpp ****   radio_ptt.init();
 2195              		.loc 1 157 16 is_stmt 0 view .LVU689
 2196 0062 0748     		ldr	r0, .L145+16
 2197 0064 FFF7FEFF 		bl	_ZN3pin4initEv
 2198              	.LVL99:
 158:Core/Src/main.cpp **** 
 2199              		.loc 1 158 3 is_stmt 1 view .LVU690
 158:Core/Src/main.cpp **** 
 2200              		.loc 1 158 17 is_stmt 0 view .LVU691
 2201 0068 0648     		ldr	r0, .L145+20
 2202 006a FFF7FEFF 		bl	_ZN3pin4initEv
 2203              	.LVL100:
 2204              	.L143:
 164:Core/Src/main.cpp ****   {
 2205              		.loc 1 164 3 is_stmt 1 discriminator 1 view .LVU692
 164:Core/Src/main.cpp ****   {
 2206              		.loc 1 164 3 discriminator 1 view .LVU693
 2207 006e FEE7     		b	.L143
 2208              	.L146:
 2209              		.align	2
 2210              	.L145:
 2211 0070 00000000 		.word	0
 2212 0074 3333D33A 		.word	986919731
 2213 0078 00000000 		.word	.LANCHOR5
 2214 007c 00000000 		.word	.LANCHOR2
 2215 0080 00000000 		.word	.LANCHOR7
 2216 0084 00000000 		.word	.LANCHOR6
 2217              		.cfi_endproc
 2218              	.LFE138:
 2219              		.fnend
 2221              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2222              		.align	1
 2223              		.syntax unified
 2224              		.thumb
 2225              		.thumb_func
 2226              		.fpu fpv4-sp-d16
 2228              	_GLOBAL__sub_I_hadc1:
 2229              		.fnstart
 2230              	.LFB160:
 2231              		.loc 1 927 1 view -0
 2232              		.cfi_startproc
 2233              		@ args = 0, pretend = 0, frame = 0
 2234              		@ frame_needed = 0, uses_anonymous_args = 0
 2235 0000 08B5     		push	{r3, lr}
 2236              	.LCFI37:
 2237              		.cfi_def_cfa_offset 8
 2238              		.cfi_offset 3, -8
 2239              		.cfi_offset 14, -4
 2240              		.loc 1 927 1 is_stmt 0 view .LVU695
ARM GAS  /tmp/ccqCvedd.s 			page 69


 2241 0002 4FF6FF71 		movw	r1, #65535
 2242 0006 0120     		movs	r0, #1
 2243 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2244              	.LVL101:
 2245 000c 08BD     		pop	{r3, pc}
 2246              		.cfi_endproc
 2247              	.LFE160:
 2248              		.cantunwind
 2249              		.fnend
 2251              		.section	.init_array,"aw",%init_array
 2252              		.align	2
 2253 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2254              		.global	ok_debounce
 2255              		.global	sa8181
 2256              		.global	radio_pd
 2257              		.global	radio_ptt
 2258              		.global	adc_bat
 2259              		.global	menu1
 2260              		.global	oled1
 2261              		.global	hpcd_USB_OTG_FS
 2262              		.global	huart6
 2263              		.global	huart2
 2264              		.global	huart1
 2265              		.global	htim10
 2266              		.global	htim9
 2267              		.global	htim5
 2268              		.global	hspi5
 2269              		.global	hspi1
 2270              		.global	hsd
 2271              		.global	hi2s4
 2272              		.global	hi2s3
 2273              		.global	hi2s2
 2274              		.global	hi2c3
 2275              		.global	hi2c1
 2276              		.global	hadc1
 2277              		.section	.bss.adc_bat,"aw",%nobits
 2278              		.align	2
 2279              		.set	.LANCHOR5,. + 0
 2282              	adc_bat:
 2283 0000 00000000 		.space	12
 2283      00000000 
 2283      00000000 
 2284              		.section	.bss.hadc1,"aw",%nobits
 2285              		.align	2
 2286              		.set	.LANCHOR4,. + 0
 2289              	hadc1:
 2290 0000 00000000 		.space	72
 2290      00000000 
 2290      00000000 
 2290      00000000 
 2290      00000000 
 2291              		.section	.bss.hi2c1,"aw",%nobits
 2292              		.align	2
 2293              		.set	.LANCHOR11,. + 0
 2296              	hi2c1:
 2297 0000 00000000 		.space	84
 2297      00000000 
ARM GAS  /tmp/ccqCvedd.s 			page 70


 2297      00000000 
 2297      00000000 
 2297      00000000 
 2298              		.section	.bss.hi2c3,"aw",%nobits
 2299              		.align	2
 2300              		.set	.LANCHOR1,. + 0
 2303              	hi2c3:
 2304 0000 00000000 		.space	84
 2304      00000000 
 2304      00000000 
 2304      00000000 
 2304      00000000 
 2305              		.section	.bss.hi2s2,"aw",%nobits
 2306              		.align	2
 2307              		.set	.LANCHOR12,. + 0
 2310              	hi2s2:
 2311 0000 00000000 		.space	72
 2311      00000000 
 2311      00000000 
 2311      00000000 
 2311      00000000 
 2312              		.section	.bss.hi2s3,"aw",%nobits
 2313              		.align	2
 2314              		.set	.LANCHOR13,. + 0
 2317              	hi2s3:
 2318 0000 00000000 		.space	72
 2318      00000000 
 2318      00000000 
 2318      00000000 
 2318      00000000 
 2319              		.section	.bss.hi2s4,"aw",%nobits
 2320              		.align	2
 2321              		.set	.LANCHOR14,. + 0
 2324              	hi2s4:
 2325 0000 00000000 		.space	72
 2325      00000000 
 2325      00000000 
 2325      00000000 
 2325      00000000 
 2326              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2327              		.align	2
 2328              		.set	.LANCHOR20,. + 0
 2331              	hpcd_USB_OTG_FS:
 2332 0000 00000000 		.space	1032
 2332      00000000 
 2332      00000000 
 2332      00000000 
 2332      00000000 
 2333              		.section	.bss.hsd,"aw",%nobits
 2334              		.align	2
 2335              		.set	.LANCHOR15,. + 0
 2338              	hsd:
 2339 0000 00000000 		.space	132
 2339      00000000 
 2339      00000000 
 2339      00000000 
 2339      00000000 
ARM GAS  /tmp/ccqCvedd.s 			page 71


 2340              		.section	.bss.hspi1,"aw",%nobits
 2341              		.align	2
 2342              		.set	.LANCHOR16,. + 0
 2345              	hspi1:
 2346 0000 00000000 		.space	88
 2346      00000000 
 2346      00000000 
 2346      00000000 
 2346      00000000 
 2347              		.section	.bss.hspi5,"aw",%nobits
 2348              		.align	2
 2349              		.set	.LANCHOR17,. + 0
 2352              	hspi5:
 2353 0000 00000000 		.space	88
 2353      00000000 
 2353      00000000 
 2353      00000000 
 2353      00000000 
 2354              		.section	.bss.htim10,"aw",%nobits
 2355              		.align	2
 2356              		.set	.LANCHOR0,. + 0
 2359              	htim10:
 2360 0000 00000000 		.space	64
 2360      00000000 
 2360      00000000 
 2360      00000000 
 2360      00000000 
 2361              		.section	.bss.htim5,"aw",%nobits
 2362              		.align	2
 2363              		.set	.LANCHOR21,. + 0
 2366              	htim5:
 2367 0000 00000000 		.space	64
 2367      00000000 
 2367      00000000 
 2367      00000000 
 2367      00000000 
 2368              		.section	.bss.htim9,"aw",%nobits
 2369              		.align	2
 2370              		.set	.LANCHOR22,. + 0
 2373              	htim9:
 2374 0000 00000000 		.space	64
 2374      00000000 
 2374      00000000 
 2374      00000000 
 2374      00000000 
 2375              		.section	.bss.huart1,"aw",%nobits
 2376              		.align	2
 2377              		.set	.LANCHOR18,. + 0
 2380              	huart1:
 2381 0000 00000000 		.space	64
 2381      00000000 
 2381      00000000 
 2381      00000000 
 2381      00000000 
 2382              		.section	.bss.huart2,"aw",%nobits
 2383              		.align	2
 2384              		.set	.LANCHOR8,. + 0
ARM GAS  /tmp/ccqCvedd.s 			page 72


 2387              	huart2:
 2388 0000 00000000 		.space	64
 2388      00000000 
 2388      00000000 
 2388      00000000 
 2388      00000000 
 2389              		.section	.bss.huart6,"aw",%nobits
 2390              		.align	2
 2391              		.set	.LANCHOR19,. + 0
 2394              	huart6:
 2395 0000 00000000 		.space	64
 2395      00000000 
 2395      00000000 
 2395      00000000 
 2395      00000000 
 2396              		.section	.bss.menu1,"aw",%nobits
 2397              		.align	2
 2398              		.set	.LANCHOR3,. + 0
 2401              	menu1:
 2402 0000 00000000 		.space	20
 2402      00000000 
 2402      00000000 
 2402      00000000 
 2402      00000000 
 2403              		.section	.bss.ok_debounce,"aw",%nobits
 2404              		.set	.LANCHOR10,. + 0
 2407              	ok_debounce:
 2408 0000 00       		.space	1
 2409              		.section	.bss.oled1,"aw",%nobits
 2410              		.align	2
 2411              		.set	.LANCHOR2,. + 0
 2414              	oled1:
 2415 0000 00000000 		.space	1056
 2415      00000000 
 2415      00000000 
 2415      00000000 
 2415      00000000 
 2416              		.section	.bss.radio_pd,"aw",%nobits
 2417              		.align	2
 2418              		.set	.LANCHOR7,. + 0
 2421              	radio_pd:
 2422 0000 00000000 		.space	24
 2422      00000000 
 2422      00000000 
 2422      00000000 
 2422      00000000 
 2423              		.section	.bss.radio_ptt,"aw",%nobits
 2424              		.align	2
 2425              		.set	.LANCHOR6,. + 0
 2428              	radio_ptt:
 2429 0000 00000000 		.space	24
 2429      00000000 
 2429      00000000 
 2429      00000000 
 2429      00000000 
 2430              		.section	.bss.sa8181,"aw",%nobits
 2431              		.align	2
ARM GAS  /tmp/ccqCvedd.s 			page 73


 2432              		.set	.LANCHOR9,. + 0
 2435              	sa8181:
 2436 0000 00000000 		.space	92
 2436      00000000 
 2436      00000000 
 2436      00000000 
 2436      00000000 
 2437              		.text
 2438              	.Letext0:
 2439              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2440              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2441              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2442              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2443              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2444              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2445              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2446              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2447              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2448              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2449              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2450              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2451              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2452              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2453              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2454              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2455              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2456              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2457              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2458              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2459              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2460              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2461              		.file 25 "/usr/include/newlib/sys/_types.h"
 2462              		.file 26 "/usr/include/newlib/sys/reent.h"
 2463              		.file 27 "/usr/include/newlib/sys/lock.h"
 2464              		.file 28 "Core/Inc/fonts.h"
 2465              		.file 29 "Core/Inc/oled.h"
 2466              		.file 30 "/usr/include/newlib/c++/9.2.1/cstdlib"
 2467              		.file 31 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 2468              		.file 32 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 2469              		.file 33 "/usr/include/newlib/stdlib.h"
 2470              		.file 34 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 2471              		.file 35 "Core/Inc/menu.hpp"
 2472              		.file 36 "Core/Inc/adc.hpp"
 2473              		.file 37 "Core/Inc/pin.hpp"
 2474              		.file 38 "Core/Inc/sa818.h"
 2475              		.file 39 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2476              		.file 40 "<built-in>"
ARM GAS  /tmp/ccqCvedd.s 			page 74
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
<<<<<<< HEAD
     /tmp/cck5lt1t.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/cck5lt1t.s:242    .text._ZL12MX_GPIO_Initv:00000000000000fc $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:251    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/cck5lt1t.s:257    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/cck5lt1t.s:388    .text._Z41__static_initialization_and_destruction_0ii:00000000000000bc $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/cck5lt1t.s:410    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cck5lt1t.s:417    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cck5lt1t.s:523    .text.HAL_TIM_PeriodElapsedCallback:0000000000000068 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/cck5lt1t.s:534    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/cck5lt1t.s:541    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/cck5lt1t.s:595    .text.HAL_UART_RxCpltCallback:0000000000000024 $d
.ARM.extab.text.HAL_UART_RxCpltCallback:0000000000000000 $d
.ARM.exidx.text.HAL_UART_RxCpltCallback:0000000000000000 $d
     /tmp/cck5lt1t.s:603    .text.Error_Handler:0000000000000000 $t
     /tmp/cck5lt1t.s:610    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/cck5lt1t.s:645    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:651    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/cck5lt1t.s:712    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:720    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:726    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/cck5lt1t.s:787    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:795    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:801    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/cck5lt1t.s:862    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:869    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:875    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/cck5lt1t.s:937    .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:944    .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:950    .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/cck5lt1t.s:1011   .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:1018   .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:1024   .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/cck5lt1t.s:1090   .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:1097   .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:1103   .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/cck5lt1t.s:1173   .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
ARM GAS  /tmp/cck5lt1t.s 			page 72


     /tmp/cck5lt1t.s:1180   .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:1186   .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/cck5lt1t.s:1256   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:1263   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:1269   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/cck5lt1t.s:1333   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:1339   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:1345   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/cck5lt1t.s:1456   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:1464   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:1470   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/cck5lt1t.s:1522   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:1529   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:1535   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/cck5lt1t.s:1647   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:1654   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/cck5lt1t.s:1660   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/cck5lt1t.s:1748   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/cck5lt1t.s:1755   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/cck5lt1t.s:1762   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/cck5lt1t.s:1952   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/cck5lt1t.s:1959   .text.main:0000000000000000 $t
     /tmp/cck5lt1t.s:1966   .text.main:0000000000000000 main
     /tmp/cck5lt1t.s:2072   .text.main:0000000000000064 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/cck5lt1t.s:2083   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/cck5lt1t.s:2089   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/cck5lt1t.s:2113   .init_array:0000000000000000 $d
     /tmp/cck5lt1t.s:2267   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/cck5lt1t.s:2295   .bss.sa8181:0000000000000000 sa8181
     /tmp/cck5lt1t.s:2302   .bss.uart_pc:0000000000000000 uart_pc
     /tmp/cck5lt1t.s:2309   .bss.uart_sa818:0000000000000000 uart_sa818
     /tmp/cck5lt1t.s:2281   .bss.radio_pd:0000000000000000 radio_pd
     /tmp/cck5lt1t.s:2288   .bss.radio_ptt:0000000000000000 radio_ptt
     /tmp/cck5lt1t.s:2151   .bss.adc_bat:0000000000000000 adc_bat
     /tmp/cck5lt1t.s:2261   .bss.menu1:0000000000000000 menu1
     /tmp/cck5lt1t.s:2274   .bss.oled1:0000000000000000 oled1
     /tmp/cck5lt1t.s:2170   .bss.hdma_usart2_tx:0000000000000000 hdma_usart2_tx
     /tmp/cck5lt1t.s:2164   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/cck5lt1t.s:2212   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/cck5lt1t.s:2240   .bss.htim10:0000000000000000 htim10
     /tmp/cck5lt1t.s:2254   .bss.htim9:0000000000000000 htim9
     /tmp/cck5lt1t.s:2247   .bss.htim5:0000000000000000 htim5
     /tmp/cck5lt1t.s:2233   .bss.hspi5:0000000000000000 hspi5
     /tmp/cck5lt1t.s:2226   .bss.hspi1:0000000000000000 hspi1
ARM GAS  /tmp/cck5lt1t.s 			page 73


     /tmp/cck5lt1t.s:2219   .bss.hsd:0000000000000000 hsd
     /tmp/cck5lt1t.s:2205   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/cck5lt1t.s:2198   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/cck5lt1t.s:2191   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/cck5lt1t.s:2184   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/cck5lt1t.s:2177   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/cck5lt1t.s:2158   .bss.hadc1:0000000000000000 hadc1
     /tmp/cck5lt1t.s:2140   .bss._ZStL8__ioinit:0000000000000000 $d
     /tmp/cck5lt1t.s:2144   .bss._ZStL8__ioinit:0000000000000000 _ZStL8__ioinit
     /tmp/cck5lt1t.s:2147   .bss.adc_bat:0000000000000000 $d
     /tmp/cck5lt1t.s:2154   .bss.hadc1:0000000000000000 $d
     /tmp/cck5lt1t.s:2161   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/cck5lt1t.s:2167   .bss.hdma_usart2_tx:0000000000000000 $d
     /tmp/cck5lt1t.s:2173   .bss.hi2c1:0000000000000000 $d
     /tmp/cck5lt1t.s:2180   .bss.hi2c3:0000000000000000 $d
     /tmp/cck5lt1t.s:2187   .bss.hi2s2:0000000000000000 $d
     /tmp/cck5lt1t.s:2194   .bss.hi2s3:0000000000000000 $d
     /tmp/cck5lt1t.s:2201   .bss.hi2s4:0000000000000000 $d
     /tmp/cck5lt1t.s:2208   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/cck5lt1t.s:2215   .bss.hsd:0000000000000000 $d
     /tmp/cck5lt1t.s:2222   .bss.hspi1:0000000000000000 $d
     /tmp/cck5lt1t.s:2229   .bss.hspi5:0000000000000000 $d
     /tmp/cck5lt1t.s:2236   .bss.htim10:0000000000000000 $d
     /tmp/cck5lt1t.s:2243   .bss.htim5:0000000000000000 $d
     /tmp/cck5lt1t.s:2250   .bss.htim9:0000000000000000 $d
     /tmp/cck5lt1t.s:2257   .bss.menu1:0000000000000000 $d
     /tmp/cck5lt1t.s:2268   .bss.ok_debounce:0000000000000000 $d
     /tmp/cck5lt1t.s:2270   .bss.oled1:0000000000000000 $d
     /tmp/cck5lt1t.s:2277   .bss.radio_pd:0000000000000000 $d
     /tmp/cck5lt1t.s:2284   .bss.radio_ptt:0000000000000000 $d
     /tmp/cck5lt1t.s:2291   .bss.sa8181:0000000000000000 $d
     /tmp/cck5lt1t.s:2298   .bss.uart_pc:0000000000000000 $d
     /tmp/cck5lt1t.s:2305   .bss.uart_sa818:0000000000000000 $d
=======
     /tmp/ccqCvedd.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccqCvedd.s:242    .text._ZL12MX_GPIO_Initv:00000000000000fc $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:251    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccqCvedd.s:257    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccqCvedd.s:365    .text._Z41__static_initialization_and_destruction_0ii:0000000000000090 $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccqCvedd.s:384    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccqCvedd.s:391    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccqCvedd.s:506    .text.HAL_TIM_PeriodElapsedCallback:0000000000000070 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccqCvedd.s:517    .text.Error_Handler:0000000000000000 $t
     /tmp/ccqCvedd.s:524    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccqCvedd.s:559    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:565    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccqCvedd.s:626    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:634    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:640    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccqCvedd.s:701    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:709    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:715    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccqCvedd.s:776    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:783    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:789    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccqCvedd.s:851    .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:858    .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:864    .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccqCvedd.s:925    .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:932    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:938    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccqCvedd.s:1004   .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1011   .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1017   .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccqCvedd.s:1087   .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1094   .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1100   .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccqCvedd.s:1170   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
ARM GAS  /tmp/ccqCvedd.s 			page 75


     /tmp/ccqCvedd.s:1177   .text._ZL19MX_USART1_UART_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1183   .text._ZL19MX_USART1_UART_Initv:0000000000000000 _ZL19MX_USART1_UART_Initv
     /tmp/ccqCvedd.s:1241   .text._ZL19MX_USART1_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1248   .text._ZL19MX_USART2_UART_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1254   .text._ZL19MX_USART2_UART_Initv:0000000000000000 _ZL19MX_USART2_UART_Initv
     /tmp/ccqCvedd.s:1312   .text._ZL19MX_USART2_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1319   .text._ZL19MX_USART6_UART_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1325   .text._ZL19MX_USART6_UART_Initv:0000000000000000 _ZL19MX_USART6_UART_Initv
     /tmp/ccqCvedd.s:1383   .text._ZL19MX_USART6_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1390   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1396   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccqCvedd.s:1460   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1466   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1472   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccqCvedd.s:1583   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1591   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1597   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccqCvedd.s:1649   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1656   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1662   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccqCvedd.s:1774   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1781   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccqCvedd.s:1787   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccqCvedd.s:1875   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccqCvedd.s:1882   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccqCvedd.s:1889   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccqCvedd.s:2079   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccqCvedd.s:2086   .text.main:0000000000000000 $t
     /tmp/ccqCvedd.s:2093   .text.main:0000000000000000 main
     /tmp/ccqCvedd.s:2211   .text.main:0000000000000070 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccqCvedd.s:2222   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccqCvedd.s:2228   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccqCvedd.s:2252   .init_array:0000000000000000 $d
     /tmp/ccqCvedd.s:2407   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/ccqCvedd.s:2435   .bss.sa8181:0000000000000000 sa8181
     /tmp/ccqCvedd.s:2421   .bss.radio_pd:0000000000000000 radio_pd
     /tmp/ccqCvedd.s:2428   .bss.radio_ptt:0000000000000000 radio_ptt
     /tmp/ccqCvedd.s:2282   .bss.adc_bat:0000000000000000 adc_bat
     /tmp/ccqCvedd.s:2401   .bss.menu1:0000000000000000 menu1
     /tmp/ccqCvedd.s:2414   .bss.oled1:0000000000000000 oled1
ARM GAS  /tmp/ccqCvedd.s 			page 76


     /tmp/ccqCvedd.s:2331   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccqCvedd.s:2394   .bss.huart6:0000000000000000 huart6
     /tmp/ccqCvedd.s:2387   .bss.huart2:0000000000000000 huart2
     /tmp/ccqCvedd.s:2380   .bss.huart1:0000000000000000 huart1
     /tmp/ccqCvedd.s:2359   .bss.htim10:0000000000000000 htim10
     /tmp/ccqCvedd.s:2373   .bss.htim9:0000000000000000 htim9
     /tmp/ccqCvedd.s:2366   .bss.htim5:0000000000000000 htim5
     /tmp/ccqCvedd.s:2352   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccqCvedd.s:2345   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccqCvedd.s:2338   .bss.hsd:0000000000000000 hsd
     /tmp/ccqCvedd.s:2324   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccqCvedd.s:2317   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccqCvedd.s:2310   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccqCvedd.s:2303   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccqCvedd.s:2296   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccqCvedd.s:2289   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccqCvedd.s:2278   .bss.adc_bat:0000000000000000 $d
     /tmp/ccqCvedd.s:2285   .bss.hadc1:0000000000000000 $d
     /tmp/ccqCvedd.s:2292   .bss.hi2c1:0000000000000000 $d
     /tmp/ccqCvedd.s:2299   .bss.hi2c3:0000000000000000 $d
     /tmp/ccqCvedd.s:2306   .bss.hi2s2:0000000000000000 $d
     /tmp/ccqCvedd.s:2313   .bss.hi2s3:0000000000000000 $d
     /tmp/ccqCvedd.s:2320   .bss.hi2s4:0000000000000000 $d
     /tmp/ccqCvedd.s:2327   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccqCvedd.s:2334   .bss.hsd:0000000000000000 $d
     /tmp/ccqCvedd.s:2341   .bss.hspi1:0000000000000000 $d
     /tmp/ccqCvedd.s:2348   .bss.hspi5:0000000000000000 $d
     /tmp/ccqCvedd.s:2355   .bss.htim10:0000000000000000 $d
     /tmp/ccqCvedd.s:2362   .bss.htim5:0000000000000000 $d
     /tmp/ccqCvedd.s:2369   .bss.htim9:0000000000000000 $d
     /tmp/ccqCvedd.s:2376   .bss.huart1:0000000000000000 $d
     /tmp/ccqCvedd.s:2383   .bss.huart2:0000000000000000 $d
     /tmp/ccqCvedd.s:2390   .bss.huart6:0000000000000000 $d
     /tmp/ccqCvedd.s:2397   .bss.menu1:0000000000000000 $d
     /tmp/ccqCvedd.s:2408   .bss.ok_debounce:0000000000000000 $d
     /tmp/ccqCvedd.s:2410   .bss.oled1:0000000000000000 $d
     /tmp/ccqCvedd.s:2417   .bss.radio_pd:0000000000000000 $d
     /tmp/ccqCvedd.s:2424   .bss.radio_ptt:0000000000000000 $d
     /tmp/ccqCvedd.s:2431   .bss.sa8181:0000000000000000 $d
>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
_ZNSt8ios_base4InitC1Ev
__aeabi_atexit
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4menuC1EP4oled
_ZN3adcC1EP17ADC_HandleTypeDef
_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
_ZN4uartC1ENS_8uart_numEm
_ZN5sa818C1EP4uartP3pinS3_
__dso_handle
_ZNSt8ios_base4InitD1Ev
_ZN3pinD1Ev
HAL_GPIO_ReadPin
_ZN4menu7menu_okEv
_ZN4oled13oled_isOledOnEv
_ZN4menu13keyboard_pollEv
_ZN3adc12adc_getValueEv
<<<<<<< HEAD
=======
ARM GAS  /tmp/ccqCvedd.s 			page 77


>>>>>>> be8668d82f9a91f9c7cf49c0b695bf949c3f221a
_ZN4oled19oled_update_batteryEf
_ZN4menu10menu_printEv
_ZN4oled12oled_refreshEv
_ZN4uart16rx_cplt_callbackEv
ARM GAS  /tmp/cck5lt1t.s 			page 74


__aeabi_unwind_cpp_pr1
HAL_I2C_Init
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
_ZN3adc15adc_setEquationEff
_ZN4oled4initEv
_ZN3pin4initEv
