{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726285575654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726285575655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 14 11:46:14 2024 " "Processing started: Sat Sep 14 11:46:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726285575655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285575655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_tx -c uart_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx -c uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285575655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726285576347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726285576348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter_tb " "Found entity 1: uart_transmitter_tb" {  } { { "../sim/uart_transmitter_tb.v" "" { Text "D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_v1 " "Found entity 1: uart_tx_v1" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_tx/rtl/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_tx/rtl/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "../rtl/uart_test.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scan " "Found entity 1: keyboard_scan" {  } { { "../rtl/keyboard_scan.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_tx/rtl/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_tx/rtl/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "../rtl/div_clk.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/uart_tx/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/uart_tx/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "tx_fifo.v" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_transmitter " "Elaborating entity \"uart_transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726285587626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:div_clk_inst " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:div_clk_inst\"" {  } { { "../rtl/uart_transmitter.v" "div_clk_inst" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285587629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/uart_transmitter.v" "clk_gen_inst" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285587642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "clk_gen.v" "altpll_component" { Text "D:/git-repository/fpga_training/uart_tx/prj/clk_gen.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285587706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/clk_gen.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285587708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 48 " "Parameter \"clk0_multiply_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285587709 ""}  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/clk_gen.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726285587709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/clk_gen_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285587769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285587769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285587770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_scan keyboard_scan:keyboard_scan_inst " "Elaborating entity \"keyboard_scan\" for hierarchy \"keyboard_scan:keyboard_scan_inst\"" {  } { { "../rtl/uart_transmitter.v" "keyboard_scan_inst" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285587774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:tx_fifo_inst " "Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:tx_fifo_inst\"" {  } { { "../rtl/uart_transmitter.v" "tx_fifo_inst" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285587788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "dcfifo_component" { Text "D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726285588086 ""}  } { { "tx_fifo.v" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726285588086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_iif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_iif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_iif1 " "Found entity 1: dcfifo_iif1" {  } { { "db/dcfifo_iif1.tdf" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/dcfifo_iif1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285588143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_iif1 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated " "Elaborating entity \"dcfifo_iif1\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/a_graycounter_rn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285588211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_iif1.tdf" "rdptr_g1p" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/dcfifo_iif1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285588278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_iif1.tdf" "wrptr_g1p" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/dcfifo_iif1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4941 " "Found entity 1: altsyncram_4941" {  } { { "db/altsyncram_4941.tdf" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/altsyncram_4941.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285588335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4941 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|altsyncram_4941:fifo_ram " "Elaborating entity \"altsyncram_4941\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|altsyncram_4941:fifo_ram\"" {  } { { "db/dcfifo_iif1.tdf" "fifo_ram" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/dcfifo_iif1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285588360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_iif1.tdf" "rs_dgwp" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/dcfifo_iif1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285588385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe12" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285588410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_iif1.tdf" "ws_dgrp" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/dcfifo_iif1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285588436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe15" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726285588492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_iif1.tdf" "rdempty_eq_comp" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/dcfifo_iif1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_v1 uart_tx_v1:uart_tx_v1_inst " "Elaborating entity \"uart_tx_v1\" for hierarchy \"uart_tx_v1:uart_tx_v1_inst\"" {  } { { "../rtl/uart_transmitter.v" "uart_tx_v1_inst" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285588496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx_v1.v(21) " "Verilog HDL assignment warning at uart_tx_v1.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx_v1.v(37) " "Verilog HDL assignment warning at uart_tx_v1.v(37): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_data uart_tx_v1.v(48) " "Verilog HDL Always Construct warning at uart_tx_v1.v(48): inferring latch(es) for variable \"temp_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "txd uart_tx_v1.v(48) " "Verilog HDL Always Construct warning at uart_tx_v1.v(48): inferring latch(es) for variable \"txd\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_data_flag uart_tx_v1.v(48) " "Verilog HDL Always Construct warning at uart_tx_v1.v(48): inferring latch(es) for variable \"send_data_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_req uart_tx_v1.v(48) " "Verilog HDL Always Construct warning at uart_tx_v1.v(48): inferring latch(es) for variable \"rd_req\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_req uart_tx_v1.v(48) " "Inferred latch for \"rd_req\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data_flag uart_tx_v1.v(48) " "Inferred latch for \"send_data_flag\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd uart_tx_v1.v(48) " "Inferred latch for \"txd\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[0\] uart_tx_v1.v(48) " "Inferred latch for \"temp_data\[0\]\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[1\] uart_tx_v1.v(48) " "Inferred latch for \"temp_data\[1\]\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[2\] uart_tx_v1.v(48) " "Inferred latch for \"temp_data\[2\]\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[3\] uart_tx_v1.v(48) " "Inferred latch for \"temp_data\[3\]\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[4\] uart_tx_v1.v(48) " "Inferred latch for \"temp_data\[4\]\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[5\] uart_tx_v1.v(48) " "Inferred latch for \"temp_data\[5\]\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[6\] uart_tx_v1.v(48) " "Inferred latch for \"temp_data\[6\]\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[7\] uart_tx_v1.v(48) " "Inferred latch for \"temp_data\[7\]\" at uart_tx_v1.v(48)" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285588497 "|uart_transmitter|uart_tx_v1:uart_tx_v1_inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_tx_v1:uart_tx_v1_inst\|txd " "Latch uart_tx_v1:uart_tx_v1_inst\|txd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_tx_v1:uart_tx_v1_inst\|cnt\[3\] " "Ports D and ENA on the latch are fed by the same signal uart_tx_v1:uart_tx_v1_inst\|cnt\[3\]" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726285589154 ""}  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726285589154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_tx_v1:uart_tx_v1_inst\|temp_data\[0\] " "Latch uart_tx_v1:uart_tx_v1_inst\|temp_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_tx_v1:uart_tx_v1_inst\|cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_tx_v1:uart_tx_v1_inst\|cnt\[7\]" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726285589154 ""}  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726285589154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_tx_v1:uart_tx_v1_inst\|temp_data\[1\] " "Latch uart_tx_v1:uart_tx_v1_inst\|temp_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_tx_v1:uart_tx_v1_inst\|cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_tx_v1:uart_tx_v1_inst\|cnt\[7\]" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726285589154 ""}  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726285589154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_tx_v1:uart_tx_v1_inst\|temp_data\[2\] " "Latch uart_tx_v1:uart_tx_v1_inst\|temp_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_tx_v1:uart_tx_v1_inst\|cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_tx_v1:uart_tx_v1_inst\|cnt\[7\]" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726285589154 ""}  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726285589154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_tx_v1:uart_tx_v1_inst\|temp_data\[5\] " "Latch uart_tx_v1:uart_tx_v1_inst\|temp_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_tx_v1:uart_tx_v1_inst\|cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_tx_v1:uart_tx_v1_inst\|cnt\[7\]" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726285589155 ""}  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726285589155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_tx_v1:uart_tx_v1_inst\|temp_data\[4\] " "Latch uart_tx_v1:uart_tx_v1_inst\|temp_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_tx_v1:uart_tx_v1_inst\|cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_tx_v1:uart_tx_v1_inst\|cnt\[7\]" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726285589155 ""}  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726285589155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_tx_v1:uart_tx_v1_inst\|temp_data\[3\] " "Latch uart_tx_v1:uart_tx_v1_inst\|temp_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_tx_v1:uart_tx_v1_inst\|cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_tx_v1:uart_tx_v1_inst\|cnt\[7\]" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726285589155 ""}  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726285589155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_tx_v1:uart_tx_v1_inst\|temp_data\[6\] " "Latch uart_tx_v1:uart_tx_v1_inst\|temp_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_tx_v1:uart_tx_v1_inst\|cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_tx_v1:uart_tx_v1_inst\|cnt\[7\]" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726285589155 ""}  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726285589155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_tx_v1:uart_tx_v1_inst\|temp_data\[7\] " "Latch uart_tx_v1:uart_tx_v1_inst\|temp_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_tx_v1:uart_tx_v1_inst\|cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_tx_v1:uart_tx_v1_inst\|cnt\[7\]" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726285589155 ""}  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726285589155 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx_v1.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726285589156 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726285589156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726285589334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726285589747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726285589940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726285589940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726285590051 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726285590051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726285590051 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726285590051 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1726285590051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726285590051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726285590077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 14 11:46:30 2024 " "Processing ended: Sat Sep 14 11:46:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726285590077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726285590077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726285590077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726285590077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726285592989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726285592990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 14 11:46:31 2024 " "Processing started: Sat Sep 14 11:46:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726285592990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726285592990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_tx -c uart_tx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_tx -c uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726285592990 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726285593225 ""}
{ "Info" "0" "" "Project  = uart_tx" {  } {  } 0 0 "Project  = uart_tx" 0 0 "Fitter" 0 0 1726285593225 ""}
{ "Info" "0" "" "Revision = uart_tx" {  } {  } 0 0 "Revision = uart_tx" 0 0 "Fitter" 0 0 1726285593225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726285593288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726285593289 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "uart_tx EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design uart_tx" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1726285593417 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1726285593460 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1726285593460 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 48 15625 0 0 " "Implementing clock multiplication of 48, clock division of 15625, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/clk_gen_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1726285593520 ""}  } { { "db/clk_gen_altpll.v" "" { Text "D:/git-repository/fpga_training/uart_tx/prj/db/clk_gen_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1726285593520 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726285593599 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726285593609 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "txd PIN_K2 " "Can't place node \"txd\" -- illegal location assignment PIN_K2" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { txd } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593853 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "col\[0\] PIN_L15 " "Can't place node \"col\[0\]\" -- illegal location assignment PIN_L15" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { col[0] } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "col\[0\]" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593853 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "col\[1\] PIN_N15 " "Can't place node \"col\[1\]\" -- illegal location assignment PIN_N15" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { col[1] } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "col\[1\]" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "col\[2\] PIN_P15 " "Can't place node \"col\[2\]\" -- illegal location assignment PIN_P15" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { col[2] } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "col\[2\]" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "col\[3\] PIN_T15 " "Can't place node \"col\[3\]\" -- illegal location assignment PIN_T15" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { col[3] } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "col\[3\]" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "row\[0\] PIN_R14 " "Can't place node \"row\[0\]\" -- illegal location assignment PIN_R14" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { row[0] } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[0\]" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "row\[1\] PIN_R16 " "Can't place node \"row\[1\]\" -- illegal location assignment PIN_R16" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { row[1] } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[1\]" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "row\[2\] PIN_P16 " "Can't place node \"row\[2\]\" -- illegal location assignment PIN_P16" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { row[2] } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[2\]" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "row\[3\] PIN_N16 " "Can't place node \"row\[3\]\" -- illegal location assignment PIN_N16" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { row[3] } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[3\]" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sys_rst_n PIN_L3 " "Can't place node \"sys_rst_n\" -- illegal location assignment PIN_L3" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593854 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "sys_clk PIN_E1 " "Can't place node \"sys_clk\" -- illegal location assignment PIN_E1" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/uart_transmitter.v" "" { Text "D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/uart_tx/prj/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1726285593854 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726285593855 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1726285594110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 12 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726285594460 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 14 11:46:34 2024 " "Processing ended: Sat Sep 14 11:46:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726285594460 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726285594460 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726285594460 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726285594460 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 27 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 27 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726285595164 ""}
