Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a979598037a54f668eded63224054989 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_integration_tb_behav xil_defaultlib.TOP_integration_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processing_Element_Controller
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_DATA_Spad_BRAM
Compiling module xil_defaultlib.Psum_DATA_Spad_BRAM
Compiling module xil_defaultlib.Psum_Spad
Compiling module xil_defaultlib.Former_Address_Spad
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_DATA_Spad_BRAM
Compiling module xil_defaultlib.Iact_DATA_Spad_BRAM
Compiling module xil_defaultlib.Former_Data_Spad
Compiling module xil_defaultlib.Later_Address_Spad
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Weight_DATA_Spad_BRAM
Compiling module xil_defaultlib.Weight_DATA_Spad_BRAM
Compiling module xil_defaultlib.Later_Data_Spad
Compiling module xil_defaultlib.Processing_Element_core
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=8)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=13)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=7)
Compiling module xil_defaultlib.PE_data_FIFO(DATA_IN_WIDTH=12)
Compiling module xil_defaultlib.PE_psum_FIFO
Compiling module xil_defaultlib.ProcessingElement
Compiling module xil_defaultlib.PE_Cluster_Connection
Compiling module xil_defaultlib.PE_Cluster_controller
Compiling module xil_defaultlib.PE_Cluster
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_Addr_SRAM_BRAM
Compiling module xil_defaultlib.Iact_Addr_SRAM_BRAM
Compiling module xil_defaultlib.iact_addr_SRAM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Iact_Data_SRAM_BRAM
Compiling module xil_defaultlib.Iact_Data_SRAM_BRAM
Compiling module xil_defaultlib.iact_data_SRAM
Compiling module xil_defaultlib.Iact_SRAM_Bank
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_Data_SRAM_BRAM
Compiling module xil_defaultlib.Psum_Data_SRAM_BRAM
Compiling module xil_defaultlib.Psum_SRAM_Bank
Compiling module xil_defaultlib.GLB_Cluster
Compiling module xil_defaultlib.Iact_Router
Compiling module xil_defaultlib.Weight_Router
Compiling module xil_defaultlib.Psum_Router
Compiling module xil_defaultlib.Router_Cluster
Compiling module xil_defaultlib.Cluster_Group_Controller
Compiling module xil_defaultlib.ClusterGroup
Compiling module xil_defaultlib.ClusterGroup_array
Compiling module xil_defaultlib.im2col_converter
Compiling module xil_defaultlib.CSC_switch_FIFO
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=7)
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=12)
Compiling module xil_defaultlib.CSC_Encoder
Compiling module xil_defaultlib.CSC_switch_FIFO(DATA_WIDTH=13)
Compiling module xil_defaultlib.CSC_Encoder(ADDR_WIDTH=8,COUNT_W...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_Psum_Rearrange_BRAM
Compiling module xil_defaultlib.Psum_Rearrange_BRAM
Compiling module xil_defaultlib.psum_rearrange
Compiling module xil_defaultlib.Psum_Requantizer
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Max_pooling_default
Compiling module xil_defaultlib.psum_SRAM_out_acc(BATCHES='b0100...
Compiling module xil_defaultlib.softmax
Compiling module xil_defaultlib.TOP_controller(WEIGHT_DATA_3_END...
Compiling module xil_defaultlib.TOP(WEIGHT_DATA_3_END=32'b011001...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.ROM_sparse_weight
Compiling module xil_defaultlib.TOP_interface
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.IP_ifmap_BRAM
Compiling module xil_defaultlib.TOP_integration
Compiling module xil_defaultlib.TOP_integration_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_integration_tb_behav
