Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Nov 12 08:58:10 2023
| Host         : Huytai102_Asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4399)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2167)
---------------------------
 There are 2143 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: uut1/uut1/b_clk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uut1/uut2/b_clk_Rx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4399)
---------------------------------------------------
 There are 4399 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4402          inf        0.000                      0                 4402           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4402 Endpoints
Min Delay          4402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut1/uut3/front_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut4/tx_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.856ns  (logic 1.939ns (17.861%)  route 8.917ns (82.139%))
  Logic Levels:           8  (FDCE=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE                         0.000     0.000 r  uut1/uut3/front_reg[4]/C
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uut1/uut3/front_reg[4]/Q
                         net (fo=132, routed)         4.928     5.384    uut1/uut3/front_reg_n_0_[4]
    SLICE_X92Y63         MUXF7 (Prop_muxf7_S_O)       0.292     5.676 r  uut1/uut3/tx_reg_i_192/O
                         net (fo=1, routed)           0.000     5.676    uut1/uut3/tx_reg_i_192_n_0
    SLICE_X92Y63         MUXF8 (Prop_muxf8_I1_O)      0.088     5.764 r  uut1/uut3/tx_reg_i_111/O
                         net (fo=1, routed)           1.364     7.128    uut1/uut3/tx_reg_i_111_n_0
    SLICE_X105Y66        LUT6 (Prop_lut6_I0_O)        0.319     7.447 r  uut1/uut3/tx_i_47/O
                         net (fo=1, routed)           0.000     7.447    uut1/uut3/tx_i_47_n_0
    SLICE_X105Y66        MUXF7 (Prop_muxf7_I0_O)      0.238     7.685 r  uut1/uut3/tx_reg_i_21/O
                         net (fo=1, routed)           0.816     8.501    uut1/uut3/tx_reg_i_21_n_0
    SLICE_X104Y67        LUT6 (Prop_lut6_I0_O)        0.298     8.799 r  uut1/uut3/tx_i_8/O
                         net (fo=1, routed)           0.870     9.668    uut1/uut3/tx_i_8_n_0
    SLICE_X104Y68        LUT5 (Prop_lut5_I2_O)        0.124     9.792 r  uut1/uut3/tx_i_4/O
                         net (fo=1, routed)           0.939    10.732    uut1/uut4/tx_reg_0
    SLICE_X105Y72        LUT5 (Prop_lut5_I4_O)        0.124    10.856 r  uut1/uut4/tx_i_1/O
                         net (fo=1, routed)           0.000    10.856    uut1/uut4/tx_i_1_n_0
    SLICE_X105Y72        FDPE                                         r  uut1/uut4/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uut1/uut3/ram_reg[88][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 1.790ns (17.307%)  route 8.554ns (82.693%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  nrst_IBUF_inst/O
                         net (fo=63, routed)          4.966     6.508    uut1/uut3/nrst_IBUF
    SLICE_X104Y71        LUT6 (Prop_lut6_I3_O)        0.124     6.632 r  uut1/uut3/ram[121][7]_i_2/O
                         net (fo=8, routed)           2.032     8.664    uut1/uut3/ram[121][7]_i_2_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I1_O)        0.124     8.788 r  uut1/uut3/ram[88][7]_i_1/O
                         net (fo=8, routed)           1.556    10.344    uut1/uut3/ram[88][7]_i_1_n_0
    SLICE_X90Y57         FDRE                                         r  uut1/uut3/ram_reg[88][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uut1/uut3/ram_reg[88][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 1.790ns (17.307%)  route 8.554ns (82.693%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  nrst_IBUF_inst/O
                         net (fo=63, routed)          4.966     6.508    uut1/uut3/nrst_IBUF
    SLICE_X104Y71        LUT6 (Prop_lut6_I3_O)        0.124     6.632 r  uut1/uut3/ram[121][7]_i_2/O
                         net (fo=8, routed)           2.032     8.664    uut1/uut3/ram[121][7]_i_2_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I1_O)        0.124     8.788 r  uut1/uut3/ram[88][7]_i_1/O
                         net (fo=8, routed)           1.556    10.344    uut1/uut3/ram[88][7]_i_1_n_0
    SLICE_X90Y57         FDRE                                         r  uut1/uut3/ram_reg[88][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uut1/uut3/ram_reg[88][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.274ns  (logic 1.790ns (17.425%)  route 8.484ns (82.575%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  nrst_IBUF_inst/O
                         net (fo=63, routed)          4.966     6.508    uut1/uut3/nrst_IBUF
    SLICE_X104Y71        LUT6 (Prop_lut6_I3_O)        0.124     6.632 r  uut1/uut3/ram[121][7]_i_2/O
                         net (fo=8, routed)           2.032     8.664    uut1/uut3/ram[121][7]_i_2_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I1_O)        0.124     8.788 r  uut1/uut3/ram[88][7]_i_1/O
                         net (fo=8, routed)           1.486    10.274    uut1/uut3/ram[88][7]_i_1_n_0
    SLICE_X100Y58        FDRE                                         r  uut1/uut3/ram_reg[88][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uut1/uut3/ram_reg[124][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.236ns  (logic 1.790ns (17.490%)  route 8.446ns (82.510%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  nrst_IBUF_inst/O
                         net (fo=63, routed)          5.404     6.946    uut1/uut3/nrst_IBUF
    SLICE_X102Y67        LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  uut1/uut3/ram[125][7]_i_2/O
                         net (fo=8, routed)           1.288     8.359    uut1/uut3/ram[125][7]_i_2_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I1_O)        0.124     8.483 r  uut1/uut3/ram[124][7]_i_1/O
                         net (fo=8, routed)           1.753    10.236    uut1/uut3/ram[124][7]_i_1_n_0
    SLICE_X107Y67        FDRE                                         r  uut1/uut3/ram_reg[124][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uut1/uut3/ram_reg[65][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.140ns  (logic 1.790ns (17.655%)  route 8.350ns (82.345%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  nrst_IBUF_inst/O
                         net (fo=63, routed)          5.369     6.911    uut1/uut3/nrst_IBUF
    SLICE_X107Y70        LUT6 (Prop_lut6_I3_O)        0.124     7.035 r  uut1/uut3/ram[97][7]_i_2/O
                         net (fo=8, routed)           0.808     7.843    uut1/uut3/ram[97][7]_i_2_n_0
    SLICE_X107Y63        LUT4 (Prop_lut4_I1_O)        0.124     7.967 r  uut1/uut3/ram[65][7]_i_1/O
                         net (fo=8, routed)           2.173    10.140    uut1/uut3/ram[65][7]_i_1_n_0
    SLICE_X107Y56        FDRE                                         r  uut1/uut3/ram_reg[65][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uut1/uut3/ram_reg[93][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 1.790ns (17.686%)  route 8.332ns (82.314%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  nrst_IBUF_inst/O
                         net (fo=63, routed)          5.404     6.946    uut1/uut3/nrst_IBUF
    SLICE_X102Y67        LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  uut1/uut3/ram[125][7]_i_2/O
                         net (fo=8, routed)           1.702     8.773    uut1/uut3/ram[125][7]_i_2_n_0
    SLICE_X98Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.897 r  uut1/uut3/ram[93][7]_i_1/O
                         net (fo=8, routed)           1.226    10.122    uut1/uut3/ram[93][7]_i_1_n_0
    SLICE_X90Y58         FDRE                                         r  uut1/uut3/ram_reg[93][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uut1/uut3/ram_reg[93][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 1.790ns (17.686%)  route 8.332ns (82.314%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  nrst_IBUF_inst/O
                         net (fo=63, routed)          5.404     6.946    uut1/uut3/nrst_IBUF
    SLICE_X102Y67        LUT6 (Prop_lut6_I3_O)        0.124     7.070 r  uut1/uut3/ram[125][7]_i_2/O
                         net (fo=8, routed)           1.702     8.773    uut1/uut3/ram[125][7]_i_2_n_0
    SLICE_X98Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.897 r  uut1/uut3/ram[93][7]_i_1/O
                         net (fo=8, routed)           1.226    10.122    uut1/uut3/ram[93][7]_i_1_n_0
    SLICE_X90Y58         FDRE                                         r  uut1/uut3/ram_reg[93][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uut1/uut3/ram_reg[88][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.118ns  (logic 1.790ns (17.694%)  route 8.328ns (82.306%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  nrst_IBUF_inst/O
                         net (fo=63, routed)          4.966     6.508    uut1/uut3/nrst_IBUF
    SLICE_X104Y71        LUT6 (Prop_lut6_I3_O)        0.124     6.632 r  uut1/uut3/ram[121][7]_i_2/O
                         net (fo=8, routed)           2.032     8.664    uut1/uut3/ram[121][7]_i_2_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I1_O)        0.124     8.788 r  uut1/uut3/ram[88][7]_i_1/O
                         net (fo=8, routed)           1.330    10.118    uut1/uut3/ram[88][7]_i_1_n_0
    SLICE_X101Y56        FDRE                                         r  uut1/uut3/ram_reg[88][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uut1/uut3/ram_reg[103][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 1.790ns (17.782%)  route 8.278ns (82.218%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  nrst_IBUF_inst/O
                         net (fo=63, routed)          5.424     6.966    uut1/uut3/nrst_IBUF
    SLICE_X107Y69        LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  uut1/uut3/ram[103][7]_i_2/O
                         net (fo=8, routed)           1.883     8.974    uut1/uut3/ram[103][7]_i_2_n_0
    SLICE_X109Y62        LUT4 (Prop_lut4_I1_O)        0.124     9.098 r  uut1/uut3/ram[103][7]_i_1/O
                         net (fo=8, routed)           0.970    10.068    uut1/uut3/ram[103][7]_i_1_n_0
    SLICE_X110Y59        FDRE                                         r  uut1/uut3/ram_reg[103][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut1/uut5/data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut6/ram_reg[105][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDCE                         0.000     0.000 r  uut1/uut5/data_reg[1]/C
    SLICE_X103Y104       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut1/uut5/data_reg[1]/Q
                         net (fo=129, routed)         0.124     0.265    uut1/uut6/D[1]
    SLICE_X103Y105       FDRE                                         r  uut1/uut6/ram_reg[105][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/uut3/front_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut3/front_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74        FDCE                         0.000     0.000 r  uut1/uut3/front_reg[4]/C
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut1/uut3/front_reg[4]/Q
                         net (fo=132, routed)         0.099     0.240    uut1/uut3/front_reg_n_0_[4]
    SLICE_X104Y74        LUT4 (Prop_lut4_I3_O)        0.045     0.285 r  uut1/uut3/front[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.285    uut1/uut3/front[3]_i_1__0_n_0
    SLICE_X104Y74        FDCE                                         r  uut1/uut3/front_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/uut5/data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut6/ram_reg[100][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.128ns (42.603%)  route 0.172ns (57.397%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDCE                         0.000     0.000 r  uut1/uut5/data_reg[0]/C
    SLICE_X103Y102       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uut1/uut5/data_reg[0]/Q
                         net (fo=129, routed)         0.172     0.300    uut1/uut6/D[0]
    SLICE_X102Y103       FDRE                                         r  uut1/uut6/ram_reg[100][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/uut5/data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut6/ram_reg[100][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.206%)  route 0.156ns (48.794%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE                         0.000     0.000 r  uut1/uut5/data_reg[3]/C
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uut1/uut5/data_reg[3]/Q
                         net (fo=129, routed)         0.156     0.320    uut1/uut6/D[3]
    SLICE_X104Y104       FDRE                                         r  uut1/uut6/ram_reg[100][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/uut6/full_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut6/length_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.786%)  route 0.147ns (44.214%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDCE                         0.000     0.000 r  uut1/uut6/full_reg/C
    SLICE_X99Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut1/uut6/full_reg/Q
                         net (fo=19, routed)          0.147     0.288    uut1/uut6/full_reg_n_0
    SLICE_X100Y101       LUT5 (Prop_lut5_I0_O)        0.045     0.333 r  uut1/uut6/length[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.333    uut1/uut6/p_0_in__1[3]
    SLICE_X100Y101       FDCE                                         r  uut1/uut6/length_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/uut5/data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut6/ram_reg[104][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.128ns (37.573%)  route 0.213ns (62.427%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDCE                         0.000     0.000 r  uut1/uut5/data_reg[0]/C
    SLICE_X103Y102       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uut1/uut5/data_reg[0]/Q
                         net (fo=129, routed)         0.213     0.341    uut1/uut6/D[0]
    SLICE_X101Y102       FDRE                                         r  uut1/uut6/ram_reg[104][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/uut4/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut4/bit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDCE                         0.000     0.000 r  uut1/uut4/bit_counter_reg[3]/C
    SLICE_X104Y71        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  uut1/uut4/bit_counter_reg[3]/Q
                         net (fo=11, routed)          0.101     0.249    uut1/uut4/bit_counter_reg_n_0_[3]
    SLICE_X104Y71        LUT4 (Prop_lut4_I0_O)        0.098     0.347 r  uut1/uut4/bit_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.347    uut1/uut4/p_1_in[1]
    SLICE_X104Y71        FDCE                                         r  uut1/uut4/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/uut3/length_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut3/length_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y78        FDCE                         0.000     0.000 r  uut1/uut3/length_reg[0]/C
    SLICE_X104Y78        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uut1/uut3/length_reg[0]/Q
                         net (fo=3, routed)           0.139     0.303    uut1/uut3/length_reg[0]
    SLICE_X104Y78        LUT6 (Prop_lut6_I3_O)        0.045     0.348 r  uut1/uut3/length[0]_i_1/O
                         net (fo=1, routed)           0.000     0.348    uut1/uut3/p_0_in[7]
    SLICE_X104Y78        FDCE                                         r  uut1/uut3/length_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/uut5/data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut6/ram_reg[108][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.536%)  route 0.207ns (59.464%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDCE                         0.000     0.000 r  uut1/uut5/data_reg[5]/C
    SLICE_X103Y104       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut1/uut5/data_reg[5]/Q
                         net (fo=129, routed)         0.207     0.348    uut1/uut6/D[5]
    SLICE_X105Y107       FDRE                                         r  uut1/uut6/ram_reg[108][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/uut3/front_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut1/uut3/front_reg[6]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDCE                         0.000     0.000 r  uut1/uut3/front_reg[6]/C
    SLICE_X104Y75        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  uut1/uut3/front_reg[6]/Q
                         net (fo=9, routed)           0.103     0.251    uut1/uut3/front_reg_n_0_[6]
    SLICE_X104Y75        LUT4 (Prop_lut4_I3_O)        0.098     0.349 r  uut1/uut3/front[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.349    uut1/uut3/front[6]_rep__0_i_1_n_0
    SLICE_X104Y75        FDCE                                         r  uut1/uut3/front_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------





