$date
	Mon Sep 22 17:03:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qb $end
$var wire 1 % rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#2
1#
#4
0#
#6
1#
#8
0#
#10
1#
1$
#12
0#
#14
1#
#16
0#
#18
1#
#20
0#
1%
#22
0!
1"
1#
#24
0#
#26
1#
#28
0#
#30
1!
0"
1#
0$
#32
0#
#34
1#
#36
0#
#38
1#
#40
0#
