<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1676450638">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="top_level.drc"/>
  <File Type="BG-BGN" Name="top_level.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="top_level.sysdef"/>
  <File Type="BITSTR-MMI" Name="top_level.mmi"/>
  <File Type="BITSTR-BMM" Name="top_level_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="top_level.nky"/>
  <File Type="BITSTR-RBT" Name="top_level.rbt"/>
  <File Type="BITSTR-MSK" Name="top_level.msk"/>
  <File Type="BG-BIN" Name="top_level.bin"/>
  <File Type="BG-BIT" Name="top_level.bit"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="top_level_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="top_level_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="top_level_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_level_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_level_postroute_physopt.dcp"/>
  <File Type="ROUTE-CLK" Name="top_level_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="top_level_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_level_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="top_level_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_level_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_level_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="top_level_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="top_level_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="top_level_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="top_level_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_level_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_level_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_level_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="top_level_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="top_level_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="top_level_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_level_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="top_level_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_level_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="top_level_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="top_level_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="top_level_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="top_level_timing_summary_postplace_pwropted.rpt"/>
  <File Type="RDI-RDI" Name="top_level.vdi"/>
  <File Type="PLACE-TIMING" Name="top_level_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_level_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="top_level_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="top_level_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_level_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="top_level_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="top_level_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="top_level_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="top_level_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="top_level_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="top_level_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="top_level_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="top_level_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="top_level.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="top_level_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="top_level_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="top_level_opt.dcp"/>
  <File Type="INIT-TIMING" Name="top_level_timing_summary_init.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_level_postplace_pwropt.dcp"/>
  <File Type="PA-TCL" Name="top_level.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/axi_ahir_pipe_bridge.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/axi_lite_controller.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/clocks_gen.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reset_gen.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/harshad/Project/kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/git/AJIT_Ethernet/code/NicWithMacIf/MacIf/axis_to_pipe/rx_fifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/git/AJIT_Ethernet/code/NicWithMacIf/MacIf/axis_to_pipe/rx_fifo.v"/>
        <Attr Name="ImportTime" Val="1675851702"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/tri_mode_ethernet_mac_0_clk_wiz.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/kc705/tri_mode_ethernet_mac_0_ex _backup/imports/tri_mode_ethernet_mac_0_clk_wiz.v"/>
        <Attr Name="ImportTime" Val="1675241922"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/kc705/tri_mode_ethernet_mac_0_ex _backup/imports/tri_mode_ethernet_mac_0_reset_sync.v"/>
        <Attr Name="ImportTime" Val="1675241922"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/kc705/tri_mode_ethernet_mac_0_ex _backup/imports/tri_mode_ethernet_mac_0_sync_block.v"/>
        <Attr Name="ImportTime" Val="1675241922"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/harshad/Project/kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/git/AJIT_Ethernet/code/NicWithMacIf/MacIf/axis_to_pipe/tx_fifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/git/AJIT_Ethernet/code/NicWithMacIf/MacIf/axis_to_pipe/tx_fifo.v"/>
        <Attr Name="ImportTime" Val="1675848810"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/harshad/tmp/hw/aHiR_ieee_proposed.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="ahir_ieee_proposed"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../tmp/hw/aHiR_ieee_proposed.vhdl"/>
        <Attr Name="ImportTime" Val="1675762820"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/harshad/tmp/hw/ahir.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="ahir"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../tmp/hw/ahir.vhdl"/>
        <Attr Name="ImportTime" Val="1675762835"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/harshad/tmp/hw/loopback_module_lib.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="loopback_module_lib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../tmp/hw/loopback_module_lib.vhdl"/>
        <Attr Name="ImportTime" Val="1675774084"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/harshad/tmp/hw/loopback_module.vhdl">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../tmp/hw/loopback_module.vhdl"/>
        <Attr Name="ImportTime" Val="1675774055"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/top_level.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tmp/simpleUartLib.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="simpleUartLib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../tmp/simpleUartLib.vhdl"/>
        <Attr Name="ImportTime" Val="1676354524"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/harshad/Project/kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/git/AJIT_Ethernet/code/NicWithMacIf/MacIf/ConcatBlocks/rx_concat.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/git/AJIT_Ethernet/code/NicWithMacIf/MacIf/ConcatBlocks/rx_concat.v"/>
        <Attr Name="ImportTime" Val="1675319346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/harshad/Project/kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/git/AJIT_Ethernet/code/NicWithMacIf/MacIf/ConcatBlocks/tx_concat.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../kc705/tri_mode_ethernet_mac_0_ex _backup/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/Project/git/AJIT_Ethernet/code/NicWithMacIf/MacIf/ConcatBlocks/tx_concat.v"/>
        <Attr Name="ImportTime" Val="1675319346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/pipe.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tmp/myUartLib.vhdl">
      <FileInfo>
        <Attr Name="Library" Val="myUartLib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../tmp/myUartLib.vhdl"/>
        <Attr Name="ImportTime" Val="1676354579"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top_level"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/kc_705_eth.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/kc_705_eth.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="tri_mode_ethernet_mac_0"/>
</GenRun>
