{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475249030888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475249030897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 17:23:50 2016 " "Processing started: Fri Sep 30 17:23:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475249030897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249030897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1B -c Lab1B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1B -c Lab1B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249030898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475249031938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475249031938 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sopc.qsys " "Elaborating Qsys system entity \"sopc.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249054309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:24 Progress: Loading BPROJECT/sopc.qsys " "2016.09.30.17:24:24 Progress: Loading BPROJECT/sopc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249064320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:25 Progress: Reading input file " "2016.09.30.17:24:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249065898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:26 Progress: Adding CPU \[altera_nios2_gen2 16.0\] " "2016.09.30.17:24:26 Progress: Adding CPU \[altera_nios2_gen2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249066143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:28 Progress: Parameterizing module CPU " "2016.09.30.17:24:28 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249068874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:28 Progress: Adding LEDs \[altera_avalon_pio 16.0\] " "2016.09.30.17:24:28 Progress: Adding LEDs \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249068893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:29 Progress: Parameterizing module LEDs " "2016.09.30.17:24:29 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249069029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:29 Progress: Adding PLL \[altpll 16.0\] " "2016.09.30.17:24:29 Progress: Adding PLL \[altpll 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249069032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Parameterizing module PLL " "2016.09.30.17:24:30 Progress: Parameterizing module PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 16.0\] " "2016.09.30.17:24:30 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Parameterizing module SDRAM_controller " "2016.09.30.17:24:30 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Adding clk_0 \[clock_source 16.0\] " "2016.09.30.17:24:30 Progress: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Parameterizing module clk_0 " "2016.09.30.17:24:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\] " "2016.09.30.17:24:30 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Parameterizing module jtag_uart " "2016.09.30.17:24:30 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Adding sysid \[altera_avalon_sysid_qsys 16.0\] " "2016.09.30.17:24:30 Progress: Adding sysid \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Parameterizing module sysid " "2016.09.30.17:24:30 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Building connections " "2016.09.30.17:24:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Parameterizing connections " "2016.09.30.17:24:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:30 Progress: Validating " "2016.09.30.17:24:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249070991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.09.30.17:24:33 Progress: Done reading input file " "2016.09.30.17:24:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249073202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sopc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Sopc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249076199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sopc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Sopc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249076200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sopc.sysid: Time stamp will be automatically updated when this component is generated. " "Sopc.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249076200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sopc: Generating sopc \"sopc\" for QUARTUS_SYNTH " "Sopc: Generating sopc \"sopc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249078633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249086372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249086416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"sopc\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"sopc\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249094017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'sopc_LEDs' " "LEDs: Starting RTL generation for module 'sopc_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249094415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_LEDs --dir=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0001_LEDs_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0001_LEDs_gen//sopc_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_LEDs --dir=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0001_LEDs_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0001_LEDs_gen//sopc_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249094416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'sopc_LEDs' " "LEDs: Done RTL generation for module 'sopc_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249094886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"sopc\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"sopc\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249094897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: \"sopc\" instantiated altpll \"PLL\" " "PLL: \"sopc\" instantiated altpll \"PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249096775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'sopc_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'sopc_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249096792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sopc_SDRAM_controller --dir=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0004_SDRAM_controller_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0004_SDRAM_controller_gen//sopc_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sopc_SDRAM_controller --dir=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0004_SDRAM_controller_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0004_SDRAM_controller_gen//sopc_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249096792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'sopc_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'sopc_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249097651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"sopc\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"sopc\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249097657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'sopc_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'sopc_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249097674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_jtag_uart --dir=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0005_jtag_uart_gen//sopc_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_jtag_uart --dir=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0005_jtag_uart_gen//sopc_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249097675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'sopc_jtag_uart' " "Jtag_uart: Done RTL generation for module 'sopc_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249098254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"sopc\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"sopc\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249098263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"sopc\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"sopc\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249098284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249103983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249104648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249105322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249106095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249106866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249107546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249112416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"sopc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"sopc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249112438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sopc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sopc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249112445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'sopc_CPU_cpu' " "Cpu: Starting RTL generation for module 'sopc_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249112473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sopc_CPU_cpu --dir=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0009_cpu_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0009_cpu_gen//sopc_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sopc_CPU_cpu --dir=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0009_cpu_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/ELIZAB~1/AppData/Local/Temp/alt7074_6548100920644470476.dir/0009_cpu_gen//sopc_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249112474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:13 (*) Starting Nios II generation " "Cpu: # 2016.09.30 17:25:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:13 (*)   Checking for plaintext license. " "Cpu: # 2016.09.30 17:25:13 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:14 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/ " "Cpu: # 2016.09.30 17:25:14 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.09.30 17:25:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:14 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.09.30 17:25:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:14 (*)   Plaintext license not found. " "Cpu: # 2016.09.30 17:25:14 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:14 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2016.09.30 17:25:14 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:15 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/ " "Cpu: # 2016.09.30 17:25:15 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.09.30 17:25:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:15 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.09.30 17:25:15 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2016.09.30 17:25:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:15 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.09.30 17:25:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:15 (*)   Creating all objects for CPU " "Cpu: # 2016.09.30 17:25:15 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:15 (*)     Testbench " "Cpu: # 2016.09.30 17:25:15 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:16 (*)     Instruction decoding " "Cpu: # 2016.09.30 17:25:16 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:16 (*)       Instruction fields " "Cpu: # 2016.09.30 17:25:16 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:16 (*)       Instruction decodes " "Cpu: # 2016.09.30 17:25:16 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:18 (*)       Signals for RTL simulation waveforms " "Cpu: # 2016.09.30 17:25:18 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:18 (*)       Instruction controls " "Cpu: # 2016.09.30 17:25:18 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:18 (*)     Pipeline frontend " "Cpu: # 2016.09.30 17:25:18 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:18 (*)     Pipeline backend " "Cpu: # 2016.09.30 17:25:18 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:24 (*)   Generating RTL from CPU objects " "Cpu: # 2016.09.30 17:25:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:28 (*)   Creating encrypted RTL " "Cpu: # 2016.09.30 17:25:28 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.09.30 17:25:30 (*) Done Nios II generation " "Cpu: # 2016.09.30 17:25:30 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'sopc_CPU_cpu' " "Cpu: Done RTL generation for module 'sopc_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\" " "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\" " "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249130986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\" " "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249131245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249132288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249133410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249133423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249133436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sopc: Done \"sopc\" with 37 modules, 67 files " "Sopc: Done \"sopc\" with 37 modules, 67 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249133437 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sopc.qsys " "Finished elaborating Qsys system entity \"sopc.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249135116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1B " "Found entity 1: Lab1B" {  } { { "Lab1B.bdf" "" { Schematic "C:/altera_lite/16.0/BPROJECT/Lab1B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc " "Found entity 1: sopc" {  } { { "db/ip/sopc/sopc.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sopc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/sopc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sopc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sopc/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/sopc/submodules/altera_default_burst_converter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/sopc/submodules/altera_incr_burst_converter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/sopc/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sopc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135476 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135495 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135495 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135495 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135495 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249135509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sopc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sopc/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sopc/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/sopc/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135532 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/sopc/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sopc/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sopc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/sopc/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sopc/submodules/altera_reset_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/sopc/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/sopc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249135573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/sopc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU " "Found entity 1: sopc_CPU" {  } { { "db/ip/sopc/submodules/sopc_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249135577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249135577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/sopc/submodules/sopc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_cpu_ic_data_module " "Found entity 1: sopc_CPU_cpu_ic_data_module" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_CPU_cpu_ic_tag_module " "Found entity 2: sopc_CPU_cpu_ic_tag_module" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_CPU_cpu_bht_module " "Found entity 3: sopc_CPU_cpu_bht_module" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_CPU_cpu_register_bank_a_module " "Found entity 4: sopc_CPU_cpu_register_bank_a_module" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_CPU_cpu_register_bank_b_module " "Found entity 5: sopc_CPU_cpu_register_bank_b_module" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_CPU_cpu_dc_tag_module " "Found entity 6: sopc_CPU_cpu_dc_tag_module" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_CPU_cpu_dc_data_module " "Found entity 7: sopc_CPU_cpu_dc_data_module" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_CPU_cpu_dc_victim_module " "Found entity 8: sopc_CPU_cpu_dc_victim_module" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_CPU_cpu_nios2_oci_debug " "Found entity 9: sopc_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_CPU_cpu_nios2_oci_break " "Found entity 10: sopc_CPU_cpu_nios2_oci_break" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_CPU_cpu_nios2_oci_xbrk " "Found entity 11: sopc_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_CPU_cpu_nios2_oci_dbrk " "Found entity 12: sopc_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_CPU_cpu_nios2_oci_itrace " "Found entity 13: sopc_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_CPU_cpu_nios2_oci_td_mode " "Found entity 14: sopc_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 1623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_CPU_cpu_nios2_oci_dtrace " "Found entity 15: sopc_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 1690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: sopc_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: sopc_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 1842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: sopc_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_CPU_cpu_nios2_oci_fifo " "Found entity 19: sopc_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 1930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_CPU_cpu_nios2_oci_pib " "Found entity 20: sopc_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_CPU_cpu_nios2_oci_im " "Found entity 21: sopc_CPU_cpu_nios2_oci_im" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "22 sopc_CPU_cpu_nios2_performance_monitors " "Found entity 22: sopc_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "23 sopc_CPU_cpu_nios2_avalon_reg " "Found entity 23: sopc_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "24 sopc_CPU_cpu_ociram_sp_ram_module " "Found entity 24: sopc_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "25 sopc_CPU_cpu_nios2_ocimem " "Found entity 25: sopc_CPU_cpu_nios2_ocimem" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "26 sopc_CPU_cpu_nios2_oci " "Found entity 26: sopc_CPU_cpu_nios2_oci" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""} { "Info" "ISGN_ENTITY_NAME" "27 sopc_CPU_cpu " "Found entity 27: sopc_CPU_cpu" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_cpu_debug_slave_sysclk " "Found entity 1: sopc_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_cpu_debug_slave_tck " "Found entity 1: sopc_CPU_cpu_debug_slave_tck" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_tck.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_cpu_debug_slave_wrapper " "Found entity 1: sopc_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_cpu_mult_cell " "Found entity 1: sopc_CPU_cpu_mult_cell" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu_mult_cell.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_cpu_test_bench " "Found entity 1: sopc_CPU_cpu_test_bench" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu_test_bench.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_LEDs " "Found entity 1: sopc_LEDs" {  } { { "db/ip/sopc/submodules/sopc_leds.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/sopc/submodules/sopc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_PLL_dffpipe_l2c " "Found entity 1: sopc_PLL_dffpipe_l2c" {  } { { "db/ip/sopc/submodules/sopc_pll.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137866 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_PLL_stdsync_sv6 " "Found entity 2: sopc_PLL_stdsync_sv6" {  } { { "db/ip/sopc/submodules/sopc_pll.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137866 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_PLL_altpll_pka2 " "Found entity 3: sopc_PLL_altpll_pka2" {  } { { "db/ip/sopc/submodules/sopc_pll.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137866 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_PLL " "Found entity 4: sopc_PLL" {  } { { "db/ip/sopc/submodules/sopc_pll.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sopc/submodules/sopc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_SDRAM_controller_input_efifo_module " "Found entity 1: sopc_SDRAM_controller_input_efifo_module" {  } { { "db/ip/sopc/submodules/sopc_sdram_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137873 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_SDRAM_controller " "Found entity 2: sopc_SDRAM_controller" {  } { { "db/ip/sopc/submodules/sopc_sdram_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_irq_mapper " "Found entity 1: sopc_irq_mapper" {  } { { "db/ip/sopc/submodules/sopc_irq_mapper.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sopc/submodules/sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_jtag_uart_sim_scfifo_w " "Found entity 1: sopc_jtag_uart_sim_scfifo_w" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137887 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_jtag_uart_scfifo_w " "Found entity 2: sopc_jtag_uart_scfifo_w" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137887 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_jtag_uart_sim_scfifo_r " "Found entity 3: sopc_jtag_uart_sim_scfifo_r" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137887 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_jtag_uart_scfifo_r " "Found entity 4: sopc_jtag_uart_scfifo_r" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137887 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_jtag_uart " "Found entity 5: sopc_jtag_uart" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0 " "Found entity 1: sopc_mm_interconnect_0" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: sopc_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: sopc_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137948 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router " "Found entity 2: sopc_mm_interconnect_0_router" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137953 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router_001 " "Found entity 2: sopc_mm_interconnect_0_router_001" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137957 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router_002 " "Found entity 2: sopc_mm_interconnect_0_router_002" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_004_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137964 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router_004 " "Found entity 2: sopc_mm_interconnect_0_router_004" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1475249137966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_006_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137968 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router_006 " "Found entity 2: sopc_mm_interconnect_0_router_006" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: sopc_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sopc/submodules/sopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sopc/submodules/sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_sysid " "Found entity 1: sopc_sysid" {  } { { "db/ip/sopc/submodules/sopc_sysid.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249137991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249137991 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_sdram_controller.v(316) " "Verilog HDL or VHDL warning at sopc_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/sopc/submodules/sopc_sdram_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1475249138087 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_sdram_controller.v(326) " "Verilog HDL or VHDL warning at sopc_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/sopc/submodules/sopc_sdram_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1475249138087 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_sdram_controller.v(336) " "Verilog HDL or VHDL warning at sopc_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/sopc/submodules/sopc_sdram_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1475249138087 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_sdram_controller.v(680) " "Verilog HDL or VHDL warning at sopc_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/sopc/submodules/sopc_sdram_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1475249138091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1B " "Elaborating entity \"Lab1B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475249138503 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sopc inst " "Block or symbol \"sopc\" of instance \"inst\" overlaps another block or symbol" {  } { { "Lab1B.bdf" "" { Schematic "C:/altera_lite/16.0/BPROJECT/Lab1B.bdf" { { 24 296 712 376 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1475249138507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc sopc:inst " "Elaborating entity \"sopc\" for hierarchy \"sopc:inst\"" {  } { { "Lab1B.bdf" "inst" { Schematic "C:/altera_lite/16.0/BPROJECT/Lab1B.bdf" { { 24 296 712 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249138519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU sopc:inst\|sopc_CPU:cpu " "Elaborating entity \"sopc_CPU\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\"" {  } { { "db/ip/sopc/sopc.v" "cpu" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249138587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu " "Elaborating entity \"sopc_CPU_cpu\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\"" {  } { { "db/ip/sopc/submodules/sopc_cpu.v" "cpu" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249138691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_test_bench sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_test_bench:the_sopc_CPU_cpu_test_bench " "Elaborating entity \"sopc_CPU_cpu_test_bench\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_test_bench:the_sopc_CPU_cpu_test_bench\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_test_bench" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 5953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249139839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_ic_data_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_data_module:sopc_CPU_cpu_ic_data " "Elaborating entity \"sopc_CPU_cpu_ic_data_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_data_module:sopc_CPU_cpu_ic_data\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_ic_data" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 6955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249139969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_data_module:sopc_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_data_module:sopc_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249140205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249140205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_data_module:sopc_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_data_module:sopc_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_ic_tag_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_tag_module:sopc_CPU_cpu_ic_tag " "Elaborating entity \"sopc_CPU_cpu_ic_tag_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_tag_module:sopc_CPU_cpu_ic_tag\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_ic_tag" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 7021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_tag_module:sopc_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_tag_module:sopc_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249140508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249140508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_tag_module:sopc_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_ic_tag_module:sopc_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_bht_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_bht_module:sopc_CPU_cpu_bht " "Elaborating entity \"sopc_CPU_cpu_bht_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_bht_module:sopc_CPU_cpu_bht\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_bht" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 7219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_bht_module:sopc_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_bht_module:sopc_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249140779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249140779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_bht_module:sopc_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_bht_module:sopc_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_register_bank_a_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_register_bank_a_module:sopc_CPU_cpu_register_bank_a " "Elaborating entity \"sopc_CPU_cpu_register_bank_a_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_register_bank_a_module:sopc_CPU_cpu_register_bank_a\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_register_bank_a" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 8167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_register_bank_a_module:sopc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_register_bank_a_module:sopc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249140902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249141047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249141047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_register_bank_a_module:sopc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_register_bank_a_module:sopc_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249141049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_register_bank_b_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_register_bank_b_module:sopc_CPU_cpu_register_bank_b " "Elaborating entity \"sopc_CPU_cpu_register_bank_b_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_register_bank_b_module:sopc_CPU_cpu_register_bank_b\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_register_bank_b" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 8185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249141161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_mult_cell sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell " "Elaborating entity \"sopc_CPU_cpu_mult_cell\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_mult_cell" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 8770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249141207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249141263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249141426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249141426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249141431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/altera_lite/16.0/BPROJECT/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249142886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249143130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249143220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249143257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249143304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249143340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249143388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249143433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_dc_tag_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_tag_module:sopc_CPU_cpu_dc_tag " "Elaborating entity \"sopc_CPU_cpu_dc_tag_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_tag_module:sopc_CPU_cpu_dc_tag\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_dc_tag" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 9192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249144632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_tag_module:sopc_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_tag_module:sopc_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249144658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altsyncram_1jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249144783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249144783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_tag_module:sopc_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_tag_module:sopc_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249144785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_dc_data_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_data_module:sopc_CPU_cpu_dc_data " "Elaborating entity \"sopc_CPU_cpu_dc_data_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_data_module:sopc_CPU_cpu_dc_data\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_dc_data" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 9258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249144874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_data_module:sopc_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_data_module:sopc_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249144905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249145037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249145037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_data_module:sopc_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_data_module:sopc_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_dc_victim_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_victim_module:sopc_CPU_cpu_dc_victim " "Elaborating entity \"sopc_CPU_cpu_dc_victim_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_victim_module:sopc_CPU_cpu_dc_victim\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_dc_victim" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 9370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_victim_module:sopc_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_victim_module:sopc_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249145293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249145293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_victim_module:sopc_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_dc_victim_module:sopc_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci " "Elaborating entity \"sopc_CPU_cpu_nios2_oci\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 10124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_debug sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_debug:the_sopc_CPU_cpu_nios2_oci_debug " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_debug\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_debug:the_sopc_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_debug" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_debug:the_sopc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_debug:the_sopc_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_break sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_break:the_sopc_CPU_cpu_nios2_oci_break " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_break\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_break:the_sopc_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_break" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_xbrk sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_xbrk:the_sopc_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_xbrk:the_sopc_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_xbrk" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_dbrk sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_dbrk:the_sopc_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_dbrk:the_sopc_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_dbrk" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_itrace sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_itrace:the_sopc_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_itrace\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_itrace:the_sopc_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_itrace" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249145992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_dtrace sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_dtrace:the_sopc_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_dtrace:the_sopc_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_dtrace" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_td_mode sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_dtrace:the_sopc_CPU_cpu_nios2_oci_dtrace\|sopc_CPU_cpu_nios2_oci_td_mode:sopc_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_dtrace:the_sopc_CPU_cpu_nios2_oci_dtrace\|sopc_CPU_cpu_nios2_oci_td_mode:sopc_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_fifo sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_fifo:the_sopc_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_fifo\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_fifo:the_sopc_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_fifo" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_compute_input_tm_cnt sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_fifo:the_sopc_CPU_cpu_nios2_oci_fifo\|sopc_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_fifo:the_sopc_CPU_cpu_nios2_oci_fifo\|sopc_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_fifo_wrptr_inc sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_fifo:the_sopc_CPU_cpu_nios2_oci_fifo\|sopc_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_fifo:the_sopc_CPU_cpu_nios2_oci_fifo\|sopc_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_fifo_cnt_inc sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_fifo:the_sopc_CPU_cpu_nios2_oci_fifo\|sopc_CPU_cpu_nios2_oci_fifo_cnt_inc:the_sopc_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_fifo:the_sopc_CPU_cpu_nios2_oci_fifo\|sopc_CPU_cpu_nios2_oci_fifo_cnt_inc:the_sopc_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_pib sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_pib:the_sopc_CPU_cpu_nios2_oci_pib " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_pib\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_pib:the_sopc_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_pib" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_oci_im sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_im:the_sopc_CPU_cpu_nios2_oci_im " "Elaborating entity \"sopc_CPU_cpu_nios2_oci_im\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_oci_im:the_sopc_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_im" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_avalon_reg sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_avalon_reg:the_sopc_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"sopc_CPU_cpu_nios2_avalon_reg\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_avalon_reg:the_sopc_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_avalon_reg" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_nios2_ocimem sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_ocimem:the_sopc_CPU_cpu_nios2_ocimem " "Elaborating entity \"sopc_CPU_cpu_nios2_ocimem\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_ocimem:the_sopc_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_ocimem" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249146972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_ociram_sp_ram_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_ocimem:the_sopc_CPU_cpu_nios2_ocimem\|sopc_CPU_cpu_ociram_sp_ram_module:sopc_CPU_cpu_ociram_sp_ram " "Elaborating entity \"sopc_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_ocimem:the_sopc_CPU_cpu_nios2_ocimem\|sopc_CPU_cpu_ociram_sp_ram_module:sopc_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "sopc_CPU_cpu_ociram_sp_ram" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249147121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_ocimem:the_sopc_CPU_cpu_nios2_ocimem\|sopc_CPU_cpu_ociram_sp_ram_module:sopc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_ocimem:the_sopc_CPU_cpu_nios2_ocimem\|sopc_CPU_cpu_ociram_sp_ram_module:sopc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249147146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249147271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249147271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_ocimem:the_sopc_CPU_cpu_nios2_ocimem\|sopc_CPU_cpu_ociram_sp_ram_module:sopc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_nios2_ocimem:the_sopc_CPU_cpu_nios2_ocimem\|sopc_CPU_cpu_ociram_sp_ram_module:sopc_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249147273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_debug_slave_wrapper sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"sopc_CPU_cpu_debug_slave_wrapper\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_debug_slave_wrapper" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249147311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_debug_slave_tck sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sopc_CPU_cpu_debug_slave_tck:the_sopc_CPU_cpu_debug_slave_tck " "Elaborating entity \"sopc_CPU_cpu_debug_slave_tck\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sopc_CPU_cpu_debug_slave_tck:the_sopc_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" "the_sopc_CPU_cpu_debug_slave_tck" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249147332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_cpu_debug_slave_sysclk sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sopc_CPU_cpu_debug_slave_sysclk:the_sopc_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"sopc_CPU_cpu_debug_slave_sysclk\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sopc_CPU_cpu_debug_slave_sysclk:the_sopc_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" "the_sopc_CPU_cpu_debug_slave_sysclk" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249147420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" "sopc_CPU_cpu_debug_slave_phy" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249147526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249147545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249148583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci\|sopc_CPU_cpu_debug_slave_wrapper:the_sopc_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249148847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_LEDs sopc:inst\|sopc_LEDs:leds " "Elaborating entity \"sopc_LEDs\" for hierarchy \"sopc:inst\|sopc_LEDs:leds\"" {  } { { "db/ip/sopc/sopc.v" "leds" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249148936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_PLL sopc:inst\|sopc_PLL:pll " "Elaborating entity \"sopc_PLL\" for hierarchy \"sopc:inst\|sopc_PLL:pll\"" {  } { { "db/ip/sopc/sopc.v" "pll" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249148951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_PLL_stdsync_sv6 sopc:inst\|sopc_PLL:pll\|sopc_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"sopc_PLL_stdsync_sv6\" for hierarchy \"sopc:inst\|sopc_PLL:pll\|sopc_PLL_stdsync_sv6:stdsync2\"" {  } { { "db/ip/sopc/submodules/sopc_pll.v" "stdsync2" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_pll.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249148970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_PLL_dffpipe_l2c sopc:inst\|sopc_PLL:pll\|sopc_PLL_stdsync_sv6:stdsync2\|sopc_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"sopc_PLL_dffpipe_l2c\" for hierarchy \"sopc:inst\|sopc_PLL:pll\|sopc_PLL_stdsync_sv6:stdsync2\|sopc_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/sopc/submodules/sopc_pll.v" "dffpipe3" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249148982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_PLL_altpll_pka2 sopc:inst\|sopc_PLL:pll\|sopc_PLL_altpll_pka2:sd1 " "Elaborating entity \"sopc_PLL_altpll_pka2\" for hierarchy \"sopc:inst\|sopc_PLL:pll\|sopc_PLL_altpll_pka2:sd1\"" {  } { { "db/ip/sopc/submodules/sopc_pll.v" "sd1" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_pll.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249148994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_SDRAM_controller sopc:inst\|sopc_SDRAM_controller:sdram_controller " "Elaborating entity \"sopc_SDRAM_controller\" for hierarchy \"sopc:inst\|sopc_SDRAM_controller:sdram_controller\"" {  } { { "db/ip/sopc/sopc.v" "sdram_controller" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_SDRAM_controller_input_efifo_module sopc:inst\|sopc_SDRAM_controller:sdram_controller\|sopc_SDRAM_controller_input_efifo_module:the_sopc_SDRAM_controller_input_efifo_module " "Elaborating entity \"sopc_SDRAM_controller_input_efifo_module\" for hierarchy \"sopc:inst\|sopc_SDRAM_controller:sdram_controller\|sopc_SDRAM_controller_input_efifo_module:the_sopc_SDRAM_controller_input_efifo_module\"" {  } { { "db/ip/sopc/submodules/sopc_sdram_controller.v" "the_sopc_SDRAM_controller_input_efifo_module" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart sopc:inst\|sopc_jtag_uart:jtag_uart " "Elaborating entity \"sopc_jtag_uart\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\"" {  } { { "db/ip/sopc/sopc.v" "jtag_uart" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart_scfifo_w sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w " "Elaborating entity \"sopc_jtag_uart_scfifo_w\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\"" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "the_sopc_jtag_uart_scfifo_w" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "wfifo" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249149646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249149646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249149646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249149646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249149646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249149646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249149646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249149646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249149646 ""}  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475249149646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249149737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249149737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249149764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249149764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/altera_lite/16.0/BPROJECT/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249149791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249149791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/altera_lite/16.0/BPROJECT/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249149893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249149893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera_lite/16.0/BPROJECT/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249149896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249150005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249150005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/altera_lite/16.0/BPROJECT/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249150007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249150137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249150137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_w:the_sopc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/altera_lite/16.0/BPROJECT/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249150139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart_scfifo_r sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_r:the_sopc_jtag_uart_scfifo_r " "Elaborating entity \"sopc_jtag_uart_scfifo_r\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|sopc_jtag_uart_scfifo_r:the_sopc_jtag_uart_scfifo_r\"" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "the_sopc_jtag_uart_scfifo_r" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249150161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "sopc_jtag_uart_alt_jtag_atlantic" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249150822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249150879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249150879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249150879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249150879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249150879 ""}  } { { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475249150879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249150970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249150984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"sopc:inst\|sopc_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_sysid sopc:inst\|sopc_sysid:sysid " "Elaborating entity \"sopc_sysid\" for hierarchy \"sopc:inst\|sopc_sysid:sysid\"" {  } { { "db/ip/sopc/sopc.v" "sysid" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc_mm_interconnect_0\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/sopc/sopc.v" "mm_interconnect_0" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sopc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249151986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sopc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router " "Elaborating entity \"sopc_mm_interconnect_0_router\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "router" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_default_decode sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router\|sopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router\|sopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_001 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sopc_mm_interconnect_0_router_001\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "router_001" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_001_default_decode sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_001:router_001\|sopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_001:router_001\|sopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_002 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc_mm_interconnect_0_router_002\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "router_002" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_002_default_decode sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002\|sopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002\|sopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_004 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"sopc_mm_interconnect_0_router_004\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "router_004" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_004_default_decode sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_004:router_004\|sopc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_004:router_004\|sopc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_006 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"sopc_mm_interconnect_0_router_006\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "router_006" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_006_default_decode sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_006:router_006\|sopc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_006:router_006\|sopc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/sopc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_demux sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cmd_demux" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_demux_001 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_mux sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cmd_mux" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_mux_002 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"sopc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_demux sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "rsp_demux" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_demux_002 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"sopc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_mux sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "rsp_mux" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249152943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sopc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_mux_001 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153089 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475249153115 "|Lab1B|sopc:inst|sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475249153119 "|Lab1B|sopc:inst|sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/sopc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475249153119 "|Lab1B|sopc:inst|sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "crosser" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/sopc/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_avalon_st_adapter sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_avalon_st_adapter_004 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"sopc_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|sopc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_irq_mapper sopc:inst\|sopc_irq_mapper:irq_mapper " "Elaborating entity \"sopc_irq_mapper\" for hierarchy \"sopc:inst\|sopc_irq_mapper:irq_mapper\"" {  } { { "db/ip/sopc/sopc.v" "irq_mapper" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sopc/sopc.v" "rst_controller" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sopc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sopc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/sopc/sopc.v" "rst_controller_001" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/sopc.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249153577 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_sopc_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_sopc_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "the_sopc_CPU_cpu_nios2_oci_itrace" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 3196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1475249156202 "|Lab1B|sopc:inst|sopc_CPU:cpu|sopc_CPU_cpu:cpu|sopc_CPU_cpu_nios2_oci:the_sopc_CPU_cpu_nios2_oci|sopc_CPU_cpu_nios2_oci_itrace:the_sopc_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1475249157731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.09.30.17:26:08 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl " "2016.09.30.17:26:08 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249168100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249173922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249174395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249179725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249179936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249180162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249180437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249180446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249180447 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1475249181225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6339449/alt_sld_fab.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sldd6339449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249181717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249181717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249181938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249181938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249181941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249181941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249182078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249182078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249182270 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249182270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249182270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249182423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249182423 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/sopc/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1475249189816 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1475249189816 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1475249194540 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1475249194540 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1475249194540 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1475249194540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249194636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194636 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475249194636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249194732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249194732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249194776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_cpu:cpu\|sopc_CPU_cpu_mult_cell:the_sopc_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475249194776 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475249194776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/altera_lite/16.0/BPROJECT/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475249194868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249194868 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1475249197600 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1475249197600 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1475249197741 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1475249197741 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1475249197741 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1475249197742 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1475249197742 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1475249197790 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/sopc/submodules/sopc_sdram_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 440 -1 0 } } { "db/ip/sopc/submodules/sopc_sdram_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 354 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/sopc/submodules/sopc_sdram_controller.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_sdram_controller.v" 304 -1 0 } } { "db/ip/sopc/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/sopc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 7616 -1 0 } } { "db/ip/sopc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/sopc/submodules/sopc_jtag_uart.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_jtag_uart.v" 393 -1 0 } } { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 2597 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/sopc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 5876 -1 0 } } { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 7625 -1 0 } } { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 4025 -1 0 } } { "db/ip/sopc/submodules/sopc_cpu_cpu.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_cpu_cpu.v" 5795 -1 0 } } { "db/ip/sopc/submodules/sopc_pll.v" "" { Text "C:/altera_lite/16.0/BPROJECT/db/ip/sopc/submodules/sopc_pll.v" 257 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1475249198240 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1475249198241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "Lab1B.bdf" "" { Schematic "C:/altera_lite/16.0/BPROJECT/Lab1B.bdf" { { 256 120 296 272 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475249203181 "|Lab1B|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1475249203181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249204336 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "296 " "296 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475249211552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249212182 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1475249213011 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1475249213011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249213377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/BPROJECT/output_files/Lab1B.map.smsg " "Generated suppressed messages file C:/altera_lite/16.0/BPROJECT/output_files/Lab1B.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249215286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475249218499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475249218499 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5260 " "Implemented 5260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475249219572 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475249219572 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1475249219572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4951 " "Implemented 4951 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1475249219572 ""} { "Info" "ICUT_CUT_TM_RAMS" "249 " "Implemented 249 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1475249219572 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1475249219572 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1475249219572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475249219572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1046 " "Peak virtual memory: 1046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475249219795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 17:26:59 2016 " "Processing ended: Fri Sep 30 17:26:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475249219795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:09 " "Elapsed time: 00:03:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475249219795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:33 " "Total CPU time (on all processors): 00:05:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475249219795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475249219795 ""}
