import triton.language as tl
from triton.experimental import gluon
import triton.experimental.gluon.language as gl
from aiter.ops.triton.utils._triton.pid_preprocessing import remap_xcd, pid_grid
from aiter.ops.triton._triton_kernels.moe.activations import _swiglu
from aiter.ops.triton._triton_kernels.moe.launch_metadata import (
    matmul_launch_metadata,
)


@gluon.jit
def unswizzle_mx_scale_gfx1250(
    scale, BLOCK_N, MX_SCALE_BLOCK_K, PRESHUFFLE_FACTOR, SCALE_KWIDTH
):
    # Invert the host-side preshuffle: the loaded tile packs (k0, n1, k1) along the
    # contiguous dim; reshape + permute reassembles the logical compact scale
    # (BLOCK_N, MX_SCALE_BLOCK_K), one byte per 32-elem group.
    scale = (
        scale.reshape(
            (
                BLOCK_N // PRESHUFFLE_FACTOR,
                MX_SCALE_BLOCK_K // SCALE_KWIDTH,
                PRESHUFFLE_FACTOR,
                SCALE_KWIDTH,
            )
        )
        .permute((0, 2, 1, 3))
        .reshape((BLOCK_N, MX_SCALE_BLOCK_K))
    )

    return scale


@gluon.jit
def _tdm_load_tile(
    x_desc,
    w_desc,
    ws_desc,
    x_slot,
    w_slot,
    ws_slot,
    ki,
    GatherIndx,
    offs_x_m,
    offs_x_m_scalar,
    off_w_n,
    off_w_n_scale,
    BLOCK_K: gl.constexpr,
    PACKED_BLOCK_K_W: gl.constexpr,
    PACKED_MX_BLOCK: gl.constexpr,
):
    # Issue the 3 TDM async loads (X, packed-fp4 W, e8m0 scale) for K-tile `ki`.
    if GatherIndx is None:
        gl.amd.gfx1250.tdm.async_load(x_desc, [offs_x_m_scalar, ki * BLOCK_K], x_slot)
    else:
        # async_gather carries the K-column offset on the descriptor (no
        # src_col_offset arg): position it to K-tile `ki`, then gather the rows.
        x_desc = gl.amd.gfx1250.tdm.update_tensor_descriptor(
            x_desc, add_offsets=[0, ki * BLOCK_K], clamp_bounds=True
        )
        gl.amd.gfx1250.tdm.async_gather(x_desc, offs_x_m, x_slot)
    gl.amd.gfx1250.tdm.async_load(w_desc, [off_w_n, ki * PACKED_BLOCK_K_W], w_slot)
    gl.amd.gfx1250.tdm.async_load(
        ws_desc, [off_w_n_scale, ki * PACKED_MX_BLOCK], ws_slot
    )


@gluon.jit
def _compact_mx_scale_slot(
    ws_slot,
    SWIZZLE_MX_SCALE: gl.constexpr,
    BLOCK_N: gl.constexpr,
    MX_SCALE_BLOCK_K: gl.constexpr,
    PRESHUFFLE_FACTOR: gl.constexpr,
    SCALE_KWIDTH: gl.constexpr,
):
    # Shared-memory view of the logical compact E8M0 tile
    # (BLOCK_N, MX_SCALE_BLOCK_K), one byte per 32-element group along K.
    if SWIZZLE_MX_SCALE == "GFX1250_SCALE":
        slot = unswizzle_mx_scale_gfx1250(
            ws_slot, BLOCK_N, MX_SCALE_BLOCK_K, PRESHUFFLE_FACTOR, SCALE_KWIDTH
        )
    else:
        slot = ws_slot
    return slot


# cvt_scale_pk contract (gfx1250):
#   * scale_factor = out.shape[axis] // scale.shape[axis]; output element k uses
#     scale entry k // scale_factor.
#   * the hardware sources one scale register per pk8 group from a single lane
#     half and routes one byte of it to destination lanes 0..15 and another to
#     lanes 16..31, so scale entry k // scale_factor must be owned by the
#     destination lane itself or by its half-warp peer (lane ^ 16), selected by
#     "h0"/"h1".
#   * the scale_sel entry used by a pk8 group is scale_sel[coord // k_width % len],
#     where coord is the group's K coordinate at lane 0 with the lane bases
#     dropped and k_width defaults to the output's contiguous-per-thread run on
#     K (== the dot-operand kWidth, == K_SCALE here). The lane-16 basis owns a K
#     bit strictly below k_width * 2, so coord // k_width is always even and the
#     odd scale_sel slots are unreachable filler.


@gluon.jit
def _cvt_scale_pk_block_operand(
    ws_slot,
    L_SCALE_W: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,
    MX_SCALE_BLOCK_K: gl.constexpr,
    K_SCALE: gl.constexpr,
):
    # Scale operand for K_SCALE 8/16, i.e. one scale entry per MX block
    # (scale_factor 32). Both destination lane halves of a pk8 group sit inside
    # one 32-element block (K_SCALE <= 16), so they need the *same* entry: the
    # entry must be broadcast over the lane-16 basis and both routed bytes must
    # carry the same payload.
    #
    # Stripping the whole MX block off L_SCALE_W leaves exactly that layout --
    # lanes 0..15 hold every block along K in consecutive registers and lanes
    # 16..31 duplicate them -- which is also the widest possible ds_read.
    #
    # A pk8 group at block b reads bytes 0/1 for even b and bytes 2/3 for odd b
    # (scale_sel period 4, even slots only), so one uint32 carries BYTES = 4/DUP
    # blocks, each replicated DUP = 32/K_SCALE times:
    #   K_SCALE  DUP  BYTES  bytes of the uint32
    #      8      4     1    [P, P, P, P]   (one block, both byte pairs equal)
    #     16      2     2    [P, P, Q, Q]   (blocks 2j and 2j+1)
    # and entry b is handed the uint32 covering it, so entries 2j / 2j+1 are two
    # registers holding the same bits with different byte pairs selected.
    MX_PACK_DIVISOR: gl.constexpr = 32
    gl.static_assert(K_SCALE == 8 or K_SCALE == 16)
    DUP: gl.constexpr = MX_PACK_DIVISOR // K_SCALE  # copies of each E8M0 byte
    BYTES: gl.constexpr = min(4 // DUP, MX_SCALE_BLOCK_K)  # blocks per uint32
    NDW: gl.constexpr = MX_SCALE_BLOCK_K // BYTES  # uint32s along K
    # DUP copies of one payload, in the low DUP bytes: 0x0101 / 0x01010101.
    DUP_MASK: gl.constexpr = 0x01010101 >> (8 * (4 - DUP))

    _phys3 = gl.full((BLOCK_K, BLOCK_N), 0, gl.uint8, layout=L_SCALE_W).reshape(
        MX_SCALE_BLOCK_K, MX_PACK_DIVISOR, BLOCK_N
    )
    PHYS_LAYOUT: gl.constexpr = gl.SliceLayout(1, _phys3.type.layout)
    e8m0 = ws_slot.permute([1, 0]).load(layout=PHYS_LAYOUT)

    # Concatenate BYTES payloads into each uint32. Block bit 0 lives in the
    # register domain here, so the shifts are per-register constants and the
    # reduction is lane-local.
    kb = gl.expand_dims(
        gl.arange(0, MX_SCALE_BLOCK_K, layout=gl.SliceLayout(1, PHYS_LAYOUT)), 1
    )
    kb, _ = gl.broadcast(
        kb, gl.full((MX_SCALE_BLOCK_K, BLOCK_N), 0, gl.int32, layout=PHYS_LAYOUT)
    )
    packed = (e8m0.to(gl.uint32) * DUP_MASK) << (kb % BYTES).to(gl.uint32) * (8 * DUP)
    dwords = gl.sum(packed.reshape(NDW, BYTES, BLOCK_N), axis=1)

    # Hand the same uint32 to all BYTES entries it covers. Free: the broadcast
    # axis is the register axis the reduction just collapsed.
    _grp3 = gl.full(
        (MX_SCALE_BLOCK_K, BLOCK_N), 0, gl.uint32, layout=PHYS_LAYOUT
    ).reshape(NDW, BYTES, BLOCK_N)
    w_scale, _ = gl.broadcast(gl.expand_dims(dwords, 1), _grp3)
    return w_scale.reshape(MX_SCALE_BLOCK_K, BLOCK_N)


@gluon.jit
def _cvt_scale_pk_word_operand(
    ws_slot,
    L_SCALE_W_LOAD: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,
    MX_SCALE_BLOCK_K: gl.constexpr,
    SCALE_WORD_BLOCKS: gl.constexpr,
):
    # Scale operand for K_SCALE 32: one uint32 per SCALE_WORD_BLOCKS (<= 4) MX
    # blocks, i.e. scale_factor = 32 * SCALE_WORD_BLOCKS (128 once BLOCK_K >=
    # 128). At K_SCALE 32 the two destination lane halves of a pk8 group are a
    # full MX block apart, so -- unlike the 8/16 path -- they need *different*
    # blocks; only a scale entry spanning both (>= 64 elements) can serve them
    # from one register, which is what makes scale_factor 128 the natural choice.
    #
    # The SCALE_WORD_BLOCKS bytes of an entry are contiguous in LDS, so instead
    # of loading them as bytes and packing with shift/or, view the tile as
    # SCALE_WORD_BLOCKS-wide words and load one word per entry directly. A
    # padded layout may be reinterpreted at a different element width as long as
    # the *byte* hole pattern is unchanged (MemDescReinterpretOp::verify compares
    # interval * elemSize), i.e. divide both interval and padding by the width.
    #
    # L_SCALE_W_LOAD is a dot-operand layout whose kWidth is a whole number of
    # entries, so after stripping the elements an entry covers, what is left on
    # the word index are one lane basis (the lane-16 one) plus however many
    # register bases. Which bit the lane-16 basis lands on is the call site's
    # choice of kWidth, and it decides the load:
    #
    #   kWidth = 32*SCALE_WORD_BLOCKS    lane-16 owns word bit 0 -> a lane holds
    #                                    words w, w+2: ds_read2_b32
    #   kWidth = 64*SCALE_WORD_BLOCKS    lane-16 owns word bit 1 -> a lane holds
    #                                    words 2h, 2h+1, adjacent in LDS since
    #                                    the word axis is the fastest one after
    #                                    the permute: one ds_read_b64
    #
    # Either way a word lives in only one lane half, so scale_sel picks the half
    # ("h0"/"h1") that owns the word each pk8 group needs -- but *which* half
    # differs between the two, so the two orderings are not interchangeable.
    MX_PACK_DIVISOR: gl.constexpr = 32
    NDW: gl.constexpr = MX_SCALE_BLOCK_K // SCALE_WORD_BLOCKS  # scale entries along K
    ELEMS_PER_WORD: gl.constexpr = MX_PACK_DIVISOR * SCALE_WORD_BLOCKS

    gl.static_assert(ws_slot.shape[0] == BLOCK_N)
    gl.static_assert(ws_slot.shape[1] == MX_SCALE_BLOCK_K)
    if SCALE_WORD_BLOCKS == 4:
        WORD_TYPE: gl.constexpr = gl.uint32
    else:
        # fp4 needs a scale at least 16 bits wide, so BLOCK_K < 128 is the floor.
        gl.static_assert(SCALE_WORD_BLOCKS == 2)
        WORD_TYPE: gl.constexpr = gl.uint16
        # A 16-bit scale operand rejects the "b2b3" scale_sel slots outright,
        # even though nothing selects them when a row holds a single word, so
        # the loaded halfword is zero-extended back to 32 bits below.
    INTERVAL: gl.constexpr = ws_slot.layout.interval_padding_pairs[0][0]
    PADDING: gl.constexpr = ws_slot.layout.interval_padding_pairs[0][1]
    WORD_SHARED: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[INTERVAL // SCALE_WORD_BLOCKS, PADDING // SCALE_WORD_BLOCKS]],
        [BLOCK_N, NDW],
        [1, 0],
    )
    ws_words = ws_slot._reinterpret(WORD_TYPE, [BLOCK_N, NDW], WORD_SHARED)

    _phys3 = gl.full((BLOCK_K, BLOCK_N), 0, gl.uint8, layout=L_SCALE_W_LOAD).reshape(
        NDW, ELEMS_PER_WORD, BLOCK_N
    )
    WORD_LAYOUT: gl.constexpr = gl.SliceLayout(1, _phys3.type.layout)
    return ws_words.permute([1, 0]).load(layout=WORD_LAYOUT).to(gl.uint32)


@gluon.jit
def _preload_tile(
    w_slot,
    ws_slot,
    WMMA_LAYOUT: gl.constexpr,
    K_WIDTH: gl.constexpr,
    SWIZZLE_MX_SCALE: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,
    MX_SCALE_BLOCK_K: gl.constexpr,
    PRESHUFFLE_FACTOR: gl.constexpr,
    SCALE_KWIDTH: gl.constexpr,
):
    # LDS -> register bf16 W operand for one K-tile: a single v_cvt_scale_pk8
    # per 8 values unpacks fp4 and applies the compact E8M0 scale, straight into
    # the WMMA B dot-operand layout.
    #
    # NOTE(perf): handing cvt_scale_pk whole i32 payloads (below) is what makes
    # this path competitive. While the val operand was packed fp4 in i8, the
    # lowering rebuilt every pk8 source nibble by nibble -- 7 v_and_b16 + 5
    # v_lshrrev_b16 + 3 v_or3_b32 per pk8 plus the spills that came with the
    # pressure -- and cost ~2.6x vs the gfx1250.scaled_upcast path this replaced.
    # Same 64 v_cvt_scale_pk8 and 32 wmma either way, but 3893 -> 1272
    # instructions at BLOCK_N=256/BLOCK_K=512 with all 384 scratch ops gone, and
    # MiniMax-M3 6144x6144 (128 experts, top-4) prefill 9.28 -> 3.58 ms (200 ->
    # 519 TFLOPS), i.e. level with scaled_upcast.
    #
    # Decode is unmoved (0.92 TBPS, M=1) and still well short of scaled_upcast's
    # 5.21 TBPS -- that gap is not the val repack and needs its own look.
    MX_PACK_DIVISOR: gl.constexpr = 32
    # K elements each lane holds contiguously = the run cvt_scale_pk indexes its
    # scale_sel with, capped at the MX block size.
    K_SCALE: gl.constexpr = min(K_WIDTH, MX_PACK_DIVISOR)
    # A pk8 source is 8 packed fp4 values = one uint32, and the tile already has
    # them contiguous along K, so view the fp4 bytes as words and hand the whole
    # payload over instead of two bytes at a time. cvt_scale_pk expands the
    # storage layout by 4 bits / element (x8 here) along the pack axis, so the
    # element layout -- and with it the bf16 result -- is still k_width K_WIDTH:
    # it matches the WMMA B dot-operand layout and needs NO convert_layout
    # (saves 128 cross-lane v_permlanes per tile).
    #
    # NOTE(correctness): do not pin BLOCK_K=512 at BLOCK_M=128/BLOCK_N=256/nw=4
    # with K_WIDTH 16 (what k_width=0 auto-derives there). That tiling already
    # sits at the 1024-VGPR cap and spills; the wide val load shifts the pressure
    # enough that a few thousand outputs come out wrong, varying run to run. The
    # corruption arrives through the scale registers -- replacing the scale LDS
    # read with a constant makes it bit-deterministic again -- and no barrier,
    # scale_sel grouping or narrower (i16) word fixes it, so it reads as a
    # register-allocation miscompile, not a layout bug. K_WIDTH 8/32 are fine at
    # that tiling, as is K_WIDTH 16 at BLOCK_M<=32, BLOCK_N<=128 or nw=8, and the
    # tuner never pairs BLOCK_K=512 with BLOCK_M=128.
    W_WORD_BYTES: gl.constexpr = 4
    W_BLOCK_K_WORDS: gl.constexpr = BLOCK_K // (2 * W_WORD_BYTES)
    gl.static_assert(w_slot.shape[1] == W_BLOCK_K_WORDS * W_WORD_BYTES)
    W_INTERVAL: gl.constexpr = w_slot.layout.interval_padding_pairs[0][0]
    W_PADDING: gl.constexpr = w_slot.layout.interval_padding_pairs[0][1]
    W_WORD_SHARED: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[W_INTERVAL // W_WORD_BYTES, W_PADDING // W_WORD_BYTES]],
        [BLOCK_N, W_BLOCK_K_WORDS],
        [1, 0],
    )
    w_words = w_slot._reinterpret(gl.uint32, [BLOCK_N, W_BLOCK_K_WORDS], W_WORD_SHARED)
    L_IN_W: gl.constexpr = gl.DotOperandLayout(
        operand_index=1, parent=WMMA_LAYOUT, k_width=K_WIDTH // 8
    )
    w_packed = w_words.permute([1, 0]).load(layout=L_IN_W)
    ws_slot = _compact_mx_scale_slot(
        ws_slot,
        SWIZZLE_MX_SCALE,
        BLOCK_N,
        MX_SCALE_BLOCK_K,
        PRESHUFFLE_FACTOR,
        SCALE_KWIDTH,
    )
    if K_SCALE == 32:
        # MX blocks per uint32 scale entry, i.e. scale_factor = 32 *
        # SCALE_WORD_BLOCKS (128 once BLOCK_K >= 128).
        SCALE_WORD_BLOCKS: gl.constexpr = min(4, MX_SCALE_BLOCK_K)
        SCALE_WORDS: gl.constexpr = MX_SCALE_BLOCK_K // SCALE_WORD_BLOCKS
        # The word operand reinterprets the scale tile in place, so it needs the
        # plain compact buffer -- the GFX1250_SCALE unswizzle above leaves a
        # layout subview behind, which cannot be reinterpreted.
        gl.static_assert(
            SWIZZLE_MX_SCALE != "GFX1250_SCALE",
            "K_SCALE 32 scales require the compact (unswizzled) layout",
        )
        # Give each lane two adjacent words (one ds_read_b64) whenever there are
        # enough of them; below 4 words the far half would have nothing to hold,
        # so keep one word per lane there.
        if SCALE_WORDS >= 4:
            SCALE_WORDS_PER_LANE: gl.constexpr = 2
        else:
            SCALE_WORDS_PER_LANE: gl.constexpr = 1
        L_SCALE_W_LOAD: gl.constexpr = gl.DotOperandLayout(
            operand_index=1,
            parent=WMMA_LAYOUT,
            k_width=MX_PACK_DIVISOR * SCALE_WORD_BLOCKS * SCALE_WORDS_PER_LANE,
        )
        w_scale = _cvt_scale_pk_word_operand(
            ws_slot,
            L_SCALE_W_LOAD,
            BLOCK_N,
            BLOCK_K,
            MX_SCALE_BLOCK_K,
            SCALE_WORD_BLOCKS,
        )
        # (source lane half, byte routing) for pk8 group c, consumed as
        # scale_sel[2c] -- one uint32 covers 4 MX blocks = 2 groups, so group c
        # wants blocks 2c (dest lanes 0..15) and 2c+1 (dest lanes 16..31), both
        # in word c // 2 at byte pair c % 2. Only the half that owns that word
        # differs between the two layouts; odd slots are unreachable filler.
        if SCALE_WORDS_PER_LANE == 2:
            # Lane half h holds words 2h and 2h+1, so word c // 2 is owned by
            # half (c // 4) % 2 -- the half flips every four groups, and the
            # pattern needs 8 groups (16 slots) to repeat.
            w = gl.amd.gfx1250.cvt_scale_pk(
                w_packed,
                w_scale,
                axis=0,
                scale_sel=(
                    ("h0", "b0b1"),
                    ("h0", "b0b1"),
                    ("h0", "b2b3"),
                    ("h0", "b2b3"),
                    ("h0", "b0b1"),
                    ("h0", "b0b1"),
                    ("h0", "b2b3"),
                    ("h0", "b2b3"),
                    ("h1", "b0b1"),
                    ("h1", "b0b1"),
                    ("h1", "b2b3"),
                    ("h1", "b2b3"),
                    ("h1", "b0b1"),
                    ("h1", "b0b1"),
                    ("h1", "b2b3"),
                    ("h1", "b2b3"),
                ),
                elem_type=gl.bfloat16,
            )
        else:
            # Lane half h holds the words of parity h, so word c // 2 is owned
            # by half (c // 2) % 2 and the pattern repeats every 4 groups.
            w = gl.amd.gfx1250.cvt_scale_pk(
                w_packed,
                w_scale,
                axis=0,
                scale_sel=(
                    ("h0", "b0b1"),
                    ("h0", "b0b1"),
                    ("h0", "b2b3"),
                    ("h0", "b2b3"),
                    ("h1", "b0b1"),
                    ("h1", "b0b1"),
                    ("h1", "b2b3"),
                    ("h1", "b2b3"),
                ),
                elem_type=gl.bfloat16,
            )
    else:
        # scale_factor 32: the operand is this layout with the MX block
        # stripped off, which is what makes it lane-16 broadcast.
        L_SCALE_W: gl.constexpr = gl.DotOperandLayout(
            operand_index=1, parent=WMMA_LAYOUT, k_width=K_WIDTH
        )
        w_scale = _cvt_scale_pk_block_operand(
            ws_slot, L_SCALE_W, BLOCK_N, BLOCK_K, MX_SCALE_BLOCK_K, K_SCALE
        )
        # One entry per MX block, all in lanes 0..15 ("h0"): block b reads bytes
        # 0/1 for even b and 2/3 for odd b (only even scale_sel slots reach the
        # hardware), so one uint32 serves the blocks it packs. The first byte of
        # the pair goes to destination lanes 0..15, the second to lanes 16..31 --
        # here both hold the same payload.
        w = gl.amd.gfx1250.cvt_scale_pk(
            w_packed,
            w_scale,
            axis=0,
            scale_sel=(
                ("h0", "b0b1"),
                ("h0", "b0b1"),
                ("h0", "b2b3"),
                ("h0", "b2b3"),
            ),
            elem_type=gl.bfloat16,
        )
    return w


@gluon.jit
def _moe_gemm_a16w4_gluon_impl(
    Y,
    stride_y_k,
    stride_y_m,
    stride_y_n,
    X,
    stride_x_m,
    stride_x_k,
    W,
    stride_w_e,
    stride_w_k,
    stride_w_n,
    WMxScale,  # E8M0 compact scale (one byte per 32 values along K)
    stride_w_mx_e,
    stride_w_mx_n,
    stride_w_mx_k,
    B,
    stride_b_e,  # Bias
    Gammas,
    num_tokens,
    N,
    K,  # shapes
    # expt data
    GatherIndx,
    ExptHist,
    ExptOffs,
    ExptOffsSum,
    ExptData,
    # true grid size
    grid_m,
    grid_n,
    # fused activation function
    APPLY_SWIGLU: gl.constexpr,
    alpha,
    limit,
    ACTIVATION_REDUCTION_N: gl.constexpr,
    ADD_RESIDUAL: gl.constexpr,
    # MoE config
    N_EXPTS_ACT: gl.constexpr,
    # optimization config
    BLOCK_M: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,
    GROUP_M: gl.constexpr,
    XCD_SWIZZLE: gl.constexpr,
    NUM_BUFFERS: gl.constexpr,
    # Pass None; compact e8m0 scale. GFX1250_SCALE branch hangs the ROCm loader;
    # CDNA4_SCALE unsupported -- use the Triton kernel for swizzled scales.
    SWIZZLE_MX_SCALE: gl.constexpr,
    EVEN_K: gl.constexpr,
    SPLIT_K: gl.constexpr,
    W_CACHE_MODIFIER: gl.constexpr,
    num_warps: gl.constexpr,
    # fp4 dot-operand k_width; 0 -> auto-derive from BLOCK_K. Tunable via config.
    KWIDTH: gl.constexpr = 0,
    UPCAST_INDICES: gl.constexpr = False,
):
    MX_PACK_DIVISOR: gl.constexpr = 32
    NUM_TDM_OPS: gl.constexpr = 3  # X, W (fp4 packed), W_scale (e8m0 expanded)
    w_type: gl.constexpr = W.dtype.element_ty
    gl.static_assert(w_type == gl.uint8, "mx_weight_ptr must be uint8")
    gl.static_assert(
        WMxScale.dtype.element_ty == gl.uint8, "mx_scale_ptr must be uint8"
    )
    gl.static_assert(
        BLOCK_K % MX_PACK_DIVISOR == 0, "BLOCK_K must be a multiple of MX_PACK_DIVISOR"
    )
    gl.static_assert(num_warps == 4 or num_warps == 8, "num_warps must be 4 or 8")

    OUT_BLOCK_N: gl.constexpr = BLOCK_N // ACTIVATION_REDUCTION_N
    yN = N // ACTIVATION_REDUCTION_N

    pid = gl.program_id(0)

    index_type: gl.constexpr = gl.int64 if UPCAST_INDICES else gl.int32

    if XCD_SWIZZLE != 1:
        padding_m = grid_m - gl.load(ExptOffsSum)
        unpadded_m = grid_m - padding_m
        total_actual_tiles = unpadded_m * grid_n
        if padding_m > 0 and pid >= total_actual_tiles:
            return
        pid = remap_xcd(pid, total_actual_tiles, XCD_SWIZZLE)
    else:
        unpadded_m = grid_m

    pid_m, pid_n = pid_grid(pid, unpadded_m, grid_n, 1)

    # unpack expert data
    expt_data = gl.load(ExptData + pid_m)
    if XCD_SWIZZLE == 1 and expt_data == -1:
        return
    expt_id = expt_data & 0x0000FFFF
    block_id = expt_data >> 16
    M = gl.load(ExptHist + expt_id)
    start_m = gl.load(ExptOffs + expt_id)
    # Keep block/expert/pid indices int32 so TDM tile offsets stay 32-bit; apply
    # .to(index_type) only at the int64 base-pointer arithmetic sites below.

    # X / gather offsets
    offs_x_m_scalar = BLOCK_M * block_id
    if GatherIndx is None:
        X += start_m.to(index_type) * stride_x_m
        offs_x_m = offs_x_m_scalar  # unused in non-gather path
    else:
        if GatherIndx.dtype.element_ty == gl.uint16:
            IDX_LAYOUT: gl.constexpr = gl.SliceLayout(
                0, gl.BlockedLayout([1, 16], [32, 1], [1, num_warps], [0, 1])
            )
            # num_tokens is a Python scalar; the later gl.where casts it to uint16.
            oob_idx = num_tokens
        else:
            gl.static_assert(
                GatherIndx.dtype.element_ty == gl.int32,
                "Gather index datatype should be uint16 or int32",
            )
            IDX_LAYOUT: gl.constexpr = gl.SliceLayout(
                0, gl.BlockedLayout([1, 8], [32, 1], [1, num_warps], [0, 1])
            )
            oob_idx = num_tokens

        offs_x_m = BLOCK_M * block_id + gl.arange(0, BLOCK_M, layout=IDX_LAYOUT)
        mask_idx = offs_x_m < M
        offs_x_m = offs_x_m % M
        GatherIndx += start_m
        offs_x_m = gl.load(GatherIndx + offs_x_m) // N_EXPTS_ACT
        offs_x_m = gl.where(mask_idx, offs_x_m, oob_idx)

    W_K_DIVISOR: gl.constexpr = 2  # fp4: two values packed per uint8 along K
    W_N_DIVISOR: gl.constexpr = 1
    PACKED_BLOCK_K_W: gl.constexpr = BLOCK_K // W_K_DIVISOR
    PACKED_BLOCK_N_W: gl.constexpr = BLOCK_N // W_N_DIVISOR
    MX_SCALE_BLOCK_K: gl.constexpr = BLOCK_K // MX_PACK_DIVISOR

    off_w_n = pid_n * PACKED_BLOCK_N_W

    W += expt_id.to(index_type) * stride_w_e
    WMxScale += expt_id.to(index_type) * stride_w_mx_e
    if SWIZZLE_MX_SCALE == "GFX1250_SCALE":
        gl.static_assert(stride_w_mx_k is not None)
        gl.static_assert(stride_w_mx_n is not None)
        PRESHUFFLE_FACTOR: gl.constexpr = 32
        PACKED_MX_BLOCK: gl.constexpr = MX_SCALE_BLOCK_K * PRESHUFFLE_FACTOR
        SCALE_BLOCK_N: gl.constexpr = BLOCK_N // PRESHUFFLE_FACTOR
        SCALE_KWIDTH: gl.constexpr = 8
    else:
        PRESHUFFLE_FACTOR: gl.constexpr = 1
        PACKED_MX_BLOCK: gl.constexpr = MX_SCALE_BLOCK_K
        SCALE_BLOCK_N: gl.constexpr = BLOCK_N
        # Unused on the compact path, but _preload_tile takes it unconditionally.
        SCALE_KWIDTH: gl.constexpr = 8

    # Scale tile offsets are in units of the scale descriptor's own blocking
    # (SCALE_BLOCK_N, PACKED_MX_BLOCK) -- NOT the weight's BLOCK_N / BLOCK_K.
    off_w_n_scale = pid_n * SCALE_BLOCK_N

    # WMMA layout for plain bf16 x bf16 (gluon wmma_scaled has no bf16 lhs, so a16w4
    # upcasts fp4->bf16 then uses plain WMMA). warp_bases are in 16x16 instr tiles:
    # [1, 0] steps a 16-row M-tile, [0, 1] a 16-col N-tile.
    if BLOCK_M == 16:
        # Decode: BLOCK_M is a single 16-row M-tile, so warps along M would
        # recompute rows and re-read the same W N-slice. Put every warp along N.
        # Valid since the decode config guarantees BLOCK_N >= num_warps * 16.
        gl.static_assert(
            BLOCK_N >= num_warps * 16,
            "decode warp-along-N layout requires BLOCK_N >= num_warps * 16",
        )
        if num_warps == 4:
            WARP_BASES: gl.constexpr = [[0, 1], [0, 2]]
        else:
            WARP_BASES: gl.constexpr = [[0, 1], [0, 2], [0, 4]]
    elif num_warps == 4:
        WARP_BASES: gl.constexpr = [[0, 1], [1, 0]]
    else:
        WARP_BASES: gl.constexpr = [[0, 1], [1, 0], [2, 0]]

    INSTR_K: gl.constexpr = 32
    WMMA_LAYOUT: gl.constexpr = gl.amd.AMDWMMALayout(
        version=3,
        transposed=True,
        warp_bases=WARP_BASES,
        reg_bases=[],
        instr_shape=[16, 16, INSTR_K],
    )
    K_PER_INSR: gl.constexpr = 16
    # KWIDTH from config overrides; 0 falls back to the BLOCK_K-derived default.
    K_WIDTH_AUTO: gl.constexpr = min(16, BLOCK_K // INSTR_K * K_PER_INSR)
    K_WIDTH: gl.constexpr = KWIDTH if KWIDTH != 0 else K_WIDTH_AUTO
    gl.static_assert(
        K_WIDTH == 8 or K_WIDTH == 16 or K_WIDTH == 32,
        "k_width must be 8, 16, or 32",
    )
    # NOTE(correctness): k_width=8 is wrong at BLOCK_N=128, BLOCK_K=512,
    # num_warps=4 -- output columns [96, 128) of the N tile are garbage, values
    # vary run to run, and a fresh process only misses once another launch has
    # dirtied LDS. Independent of the scale (all-127 scales fail the same way)
    # and of the W/scale shared-tile padding, so it is in the packed-fp4
    # LDS->register read at dot k_width=4, not in the scale path. k_width=16/32
    # and every other BLOCK_N/BLOCK_K are clean. Don't tune k_width=8 onto that
    # tiling until this is root-caused.
    DOT_LAYOUT_X: gl.constexpr = gl.DotOperandLayout(
        operand_index=0, parent=WMMA_LAYOUT, k_width=K_WIDTH
    )
    # The W operand layouts are derived from (WMMA_LAYOUT, K_WIDTH) inside
    # _preload_tile, which is the only consumer.

    SHARED_LAYOUT_X: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[BLOCK_K, 8]], [BLOCK_M, BLOCK_K], [1, 0]
    )
    SHARED_LAYOUT_W: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[PACKED_BLOCK_K_W, 16]], [BLOCK_N, PACKED_BLOCK_K_W], [1, 0]
    )
    SHARED_LAYOUT_W_SCALES: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[BLOCK_K, 16]],
        [SCALE_BLOCK_N, PACKED_MX_BLOCK],
        [1, 0],
    )
    SHARED_LAYOUT_Y: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[OUT_BLOCK_N, 8]], [BLOCK_M, OUT_BLOCK_N], [1, 0]
    )

    if GatherIndx is None:
        x_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
            base=X,
            shape=(M, K),
            strides=(stride_x_m, stride_x_k),
            block_shape=(BLOCK_M, BLOCK_K),
            layout=SHARED_LAYOUT_X,
        )
    else:
        x_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
            base=X,
            shape=(num_tokens, K),
            strides=(stride_x_m, stride_x_k),
            block_shape=(BLOCK_M, BLOCK_K),
            layout=SHARED_LAYOUT_X,
        )

    w_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
        base=W,
        shape=(N, K // W_K_DIVISOR),
        strides=(stride_w_n, stride_w_k),
        block_shape=(BLOCK_N, PACKED_BLOCK_K_W),
        layout=SHARED_LAYOUT_W,
    )

    ws_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
        base=WMxScale,
        shape=(N // PRESHUFFLE_FACTOR, tl.cdiv(K, MX_PACK_DIVISOR) * PRESHUFFLE_FACTOR),
        strides=(stride_w_mx_n, stride_w_mx_k),
        block_shape=(SCALE_BLOCK_N, PACKED_MX_BLOCK),
        layout=SHARED_LAYOUT_W_SCALES,
    )

    x_buffer = gl.allocate_shared_memory(
        x_desc.dtype, shape=[NUM_BUFFERS] + x_desc.block_shape, layout=x_desc.layout
    )
    w_buffer = gl.allocate_shared_memory(
        w_desc.dtype, shape=[NUM_BUFFERS] + w_desc.block_shape, layout=w_desc.layout
    )
    ws_buffer = gl.allocate_shared_memory(
        ws_desc.dtype,
        shape=[NUM_BUFFERS] + ws_desc.block_shape,
        layout=ws_desc.layout,
    )

    num_k_iter = tl.cdiv(K, BLOCK_K)
    acc = gl.zeros((BLOCK_M, BLOCK_N), dtype=gl.float32, layout=WMMA_LAYOUT)

    if NUM_BUFFERS == 1:
        # Non-pipelined baseline: load one K tile, wait for all TDM ops, consume.
        for ki in range(num_k_iter):
            _tdm_load_tile(
                x_desc,
                w_desc,
                ws_desc,
                x_buffer.index(0),
                w_buffer.index(0),
                ws_buffer.index(0),
                ki,
                GatherIndx,
                offs_x_m,
                offs_x_m_scalar,
                off_w_n,
                off_w_n_scale,
                BLOCK_K,
                PACKED_BLOCK_K_W,
                PACKED_MX_BLOCK,
            )
            gl.amd.gfx1250.tdm.async_wait(0)
            x_tile = x_buffer.index(0).load(layout=DOT_LAYOUT_X)
            w_kn = _preload_tile(
                w_buffer.index(0),
                ws_buffer.index(0),
                WMMA_LAYOUT,
                K_WIDTH,
                SWIZZLE_MX_SCALE,
                BLOCK_N,
                BLOCK_K,
                MX_SCALE_BLOCK_K,
                PRESHUFFLE_FACTOR,
                SCALE_KWIDTH,
            )
            acc = gl.amd.gfx1250.wmma(x_tile, w_kn, acc)
    else:
        # ============================ STAGE 2 ============================
        # LDS-prefetch pipeline (NUM_BUFFERS>=2, needs num_k_iter >= NUM_BUFFERS).
        # Prefetch the tile NUM_BUFFERS-1 ahead into a different LDS slot to overlap
        # TDM latency with compute; operands load from LDS within each iter (not
        # carried in registers -- the bf16 weight+scale are large and would spill).
        #
        # NOTE(perf): does NOT beat stage-1 for minimax-m3 prefill: X is ~78% of the
        # 87 KB LDS footprint, so double-buffering at BLOCK_K=256 collapses occupancy
        # (14.9 vs 7.56 ms). Best pipelined ~8.96 ms at BLOCK_K=128. Kept for reference.
        #
        # NOTE(correctness): verified at the default BLOCK_K=256. The two barriers
        # below guard cross-wave RAW/WAR hazards on the shared slots that Membar does
        # not cover for TDM async ops. Fails at BLOCK_K=128 -- do not use BLOCK_K<256.
        for j in gl.static_range(NUM_BUFFERS - 1):
            _tdm_load_tile(
                x_desc,
                w_desc,
                ws_desc,
                x_buffer.index(j),
                w_buffer.index(j),
                ws_buffer.index(j),
                j,
                GatherIndx,
                offs_x_m,
                offs_x_m_scalar,
                off_w_n,
                off_w_n_scale,
                BLOCK_K,
                PACKED_BLOCK_K_W,
                PACKED_MX_BLOCK,
            )

        main_iters = num_k_iter - (NUM_BUFFERS - 1)
        for ki in range(main_iters):
            gl.amd.gfx1250.tdm.async_wait(max(NUM_BUFFERS - 2, 0) * NUM_TDM_OPS)
            gl.barrier()
            prefetch_ki = ki + NUM_BUFFERS - 1
            _tdm_load_tile(
                x_desc,
                w_desc,
                ws_desc,
                x_buffer.index(prefetch_ki % NUM_BUFFERS),
                w_buffer.index(prefetch_ki % NUM_BUFFERS),
                ws_buffer.index(prefetch_ki % NUM_BUFFERS),
                prefetch_ki,
                GatherIndx,
                offs_x_m,
                offs_x_m_scalar,
                off_w_n,
                off_w_n_scale,
                BLOCK_K,
                PACKED_BLOCK_K_W,
                PACKED_MX_BLOCK,
            )
            cur_slot = ki % NUM_BUFFERS
            x_tile = x_buffer.index(cur_slot).load(layout=DOT_LAYOUT_X)
            w_kn = _preload_tile(
                w_buffer.index(cur_slot),
                ws_buffer.index(cur_slot),
                WMMA_LAYOUT,
                K_WIDTH,
                SWIZZLE_MX_SCALE,
                BLOCK_N,
                BLOCK_K,
                MX_SCALE_BLOCK_K,
                PRESHUFFLE_FACTOR,
                SCALE_KWIDTH,
            )
            acc = gl.amd.gfx1250.wmma(x_tile, w_kn, acc)

        # Epilogue: drain the last NUM_BUFFERS-1 already-prefetched tiles.
        for i in gl.static_range(NUM_BUFFERS - 1):
            gl.amd.gfx1250.tdm.async_wait((NUM_BUFFERS - 2 - i) * NUM_TDM_OPS)
            gl.barrier()
            cur_slot = (main_iters + i) % NUM_BUFFERS
            x_tile = x_buffer.index(cur_slot).load(layout=DOT_LAYOUT_X)
            w_kn = _preload_tile(
                w_buffer.index(cur_slot),
                ws_buffer.index(cur_slot),
                WMMA_LAYOUT,
                K_WIDTH,
                SWIZZLE_MX_SCALE,
                BLOCK_N,
                BLOCK_K,
                MX_SCALE_BLOCK_K,
                PRESHUFFLE_FACTOR,
                SCALE_KWIDTH,
            )
            acc = gl.amd.gfx1250.wmma(x_tile, w_kn, acc)

    # bias / activation / write-back
    if B is not None:
        BPtrs = B + expt_id.to(index_type) * stride_b_e
        SHARED_LAYOUT_BIAS: gl.constexpr = gl.SwizzledSharedLayout(1, 1, 1, [1, 0])
        bias_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
            base=BPtrs,
            shape=(1, N),
            strides=(N, 1),
            block_shape=(1, BLOCK_N),
            layout=SHARED_LAYOUT_BIAS,
        )
        bias_buffer = gl.allocate_shared_memory(
            bias_desc.dtype, shape=[1, BLOCK_N], layout=bias_desc.layout
        )
        gl.amd.gfx1250.tdm.async_load(bias_desc, [0, pid_n * BLOCK_N], bias_buffer)
        gl.amd.gfx1250.tdm.async_wait(0)
        bias = bias_buffer.reshape((BLOCK_N,)).load(
            layout=gl.SliceLayout(0, WMMA_LAYOUT)
        )
        acc = acc + bias[None, :]

    if APPLY_SWIGLU:
        out = _swiglu(acc, alpha, limit, ADD_RESIDUAL=ADD_RESIDUAL)
        tl.static_assert(
            out.shape[1] == OUT_BLOCK_N,
            f"Activation fn out.shape[1] ({out.shape[1]}) doesn't match computed OUT_BLOCK_N ({OUT_BLOCK_N})",
        )
    else:
        tl.static_assert(
            ACTIVATION_REDUCTION_N == 1,
            "Activation reduction must be 1 if no activation fn is provided",
        )
        out = acc

    if Gammas is not None:
        offs_m = BLOCK_M * block_id + gl.arange(0, BLOCK_M)
        mask_m = offs_m < M
        gammas = gl.load(Gammas + start_m + offs_m, mask=mask_m, other=0.0)
        out *= gammas[:, None]

    out = out.to(gl.bfloat16)

    # TDM Store: accumulator -> shared memory -> global memory
    Y += start_m.to(index_type) * stride_y_m
    y_buffer = gl.allocate_shared_memory(
        Y.type.element_ty,
        shape=[BLOCK_M, OUT_BLOCK_N],
        layout=SHARED_LAYOUT_Y,
    )
    y_desc = gl.amd.gfx1250.tdm.make_tensor_descriptor(
        base=Y,
        shape=(M, yN),
        strides=(stride_y_m, stride_y_n),
        block_shape=(BLOCK_M, OUT_BLOCK_N),
        layout=SHARED_LAYOUT_Y,
    )
    y_buffer.store(out)
    gl.amd.gfx1250.tdm.async_store(
        y_desc, [block_id * BLOCK_M, pid_n * OUT_BLOCK_N], y_buffer
    )
    gl.amd.gfx1250.tdm.async_wait(0)


@gluon.jit(launch_metadata=matmul_launch_metadata)
def _moe_gemm_a16w4_gluon_stage1(
    Y,
    stride_y_k,
    stride_y_m,
    stride_y_n,
    X,
    stride_x_m,
    stride_x_k,
    W,
    stride_w_e,
    stride_w_k,
    stride_w_n,
    WMxScale,  # E8M0 compact scale (one byte per 32 values along K)
    stride_w_mx_e,
    stride_w_mx_n,
    stride_w_mx_k,
    B,
    stride_b_e,  # Bias
    Gammas,
    num_tokens,
    N,
    K,  # shapes
    # expt data
    GatherIndx,
    ExptHist,
    ExptOffs,
    ExptOffsSum,
    ExptData,
    # true grid size
    grid_m,
    grid_n,
    # fused activation function
    APPLY_SWIGLU: gl.constexpr,
    alpha,
    limit,
    ACTIVATION_REDUCTION_N: gl.constexpr,
    ADD_RESIDUAL: gl.constexpr,
    # MoE config
    N_EXPTS_ACT: gl.constexpr,
    # optimization config
    BLOCK_M: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,
    GROUP_M: gl.constexpr,
    XCD_SWIZZLE: gl.constexpr,
    NUM_BUFFERS: gl.constexpr,
    # Pass None; compact e8m0 scale. GFX1250_SCALE branch hangs the ROCm loader;
    # CDNA4_SCALE unsupported -- use the Triton kernel for swizzled scales.
    SWIZZLE_MX_SCALE: gl.constexpr,
    EVEN_K: gl.constexpr,
    SPLIT_K: gl.constexpr,
    W_CACHE_MODIFIER: gl.constexpr,
    num_warps: gl.constexpr,
    # fp4 dot-operand k_width; 0 -> auto-derive from BLOCK_K. Tunable via config.
    KWIDTH: gl.constexpr = 0,
    UPCAST_INDICES: gl.constexpr = False,
):
    # Single-buffer (stage-1) entry point; distinct name for profiling/dispatch.
    _moe_gemm_a16w4_gluon_impl(
        Y=Y,
        stride_y_k=stride_y_k,
        stride_y_m=stride_y_m,
        stride_y_n=stride_y_n,
        X=X,
        stride_x_m=stride_x_m,
        stride_x_k=stride_x_k,
        W=W,
        stride_w_e=stride_w_e,
        stride_w_k=stride_w_k,
        stride_w_n=stride_w_n,
        WMxScale=WMxScale,
        stride_w_mx_e=stride_w_mx_e,
        stride_w_mx_n=stride_w_mx_n,
        stride_w_mx_k=stride_w_mx_k,
        B=B,
        stride_b_e=stride_b_e,
        Gammas=Gammas,
        num_tokens=num_tokens,
        N=N,
        K=K,
        GatherIndx=GatherIndx,
        ExptHist=ExptHist,
        ExptOffs=ExptOffs,
        ExptOffsSum=ExptOffsSum,
        ExptData=ExptData,
        grid_m=grid_m,
        grid_n=grid_n,
        APPLY_SWIGLU=APPLY_SWIGLU,
        alpha=alpha,
        limit=limit,
        ACTIVATION_REDUCTION_N=ACTIVATION_REDUCTION_N,
        ADD_RESIDUAL=ADD_RESIDUAL,
        N_EXPTS_ACT=N_EXPTS_ACT,
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        GROUP_M=GROUP_M,
        XCD_SWIZZLE=XCD_SWIZZLE,
        NUM_BUFFERS=1,
        SWIZZLE_MX_SCALE=SWIZZLE_MX_SCALE,
        EVEN_K=EVEN_K,
        SPLIT_K=SPLIT_K,
        W_CACHE_MODIFIER=W_CACHE_MODIFIER,
        num_warps=num_warps,
        KWIDTH=KWIDTH,
        UPCAST_INDICES=UPCAST_INDICES,
    )


@gluon.jit(launch_metadata=matmul_launch_metadata)
def _moe_gemm_a16w4_gluon_stage2(
    Y,
    stride_y_k,
    stride_y_m,
    stride_y_n,
    X,
    stride_x_m,
    stride_x_k,
    W,
    stride_w_e,
    stride_w_k,
    stride_w_n,
    WMxScale,  # E8M0 compact scale (one byte per 32 values along K)
    stride_w_mx_e,
    stride_w_mx_n,
    stride_w_mx_k,
    B,
    stride_b_e,  # Bias
    Gammas,
    num_tokens,
    N,
    K,  # shapes
    # expt data
    GatherIndx,
    ExptHist,
    ExptOffs,
    ExptOffsSum,
    ExptData,
    # true grid size
    grid_m,
    grid_n,
    # fused activation function
    APPLY_SWIGLU: gl.constexpr,
    alpha,
    limit,
    ACTIVATION_REDUCTION_N: gl.constexpr,
    ADD_RESIDUAL: gl.constexpr,
    # MoE config
    N_EXPTS_ACT: gl.constexpr,
    # optimization config
    BLOCK_M: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,
    GROUP_M: gl.constexpr,
    XCD_SWIZZLE: gl.constexpr,
    NUM_BUFFERS: gl.constexpr,
    # Pass None; compact e8m0 scale. GFX1250_SCALE branch hangs the ROCm loader;
    # CDNA4_SCALE unsupported -- use the Triton kernel for swizzled scales.
    SWIZZLE_MX_SCALE: gl.constexpr,
    EVEN_K: gl.constexpr,
    SPLIT_K: gl.constexpr,
    W_CACHE_MODIFIER: gl.constexpr,
    num_warps: gl.constexpr,
    # fp4 dot-operand k_width; 0 -> auto-derive from BLOCK_K. Tunable via config.
    KWIDTH: gl.constexpr = 0,
    UPCAST_INDICES: gl.constexpr = False,
):
    # Double-buffer (stage-2) LDS-prefetch entry point.
    _moe_gemm_a16w4_gluon_impl(
        Y=Y,
        stride_y_k=stride_y_k,
        stride_y_m=stride_y_m,
        stride_y_n=stride_y_n,
        X=X,
        stride_x_m=stride_x_m,
        stride_x_k=stride_x_k,
        W=W,
        stride_w_e=stride_w_e,
        stride_w_k=stride_w_k,
        stride_w_n=stride_w_n,
        WMxScale=WMxScale,
        stride_w_mx_e=stride_w_mx_e,
        stride_w_mx_n=stride_w_mx_n,
        stride_w_mx_k=stride_w_mx_k,
        B=B,
        stride_b_e=stride_b_e,
        Gammas=Gammas,
        num_tokens=num_tokens,
        N=N,
        K=K,
        GatherIndx=GatherIndx,
        ExptHist=ExptHist,
        ExptOffs=ExptOffs,
        ExptOffsSum=ExptOffsSum,
        ExptData=ExptData,
        grid_m=grid_m,
        grid_n=grid_n,
        APPLY_SWIGLU=APPLY_SWIGLU,
        alpha=alpha,
        limit=limit,
        ACTIVATION_REDUCTION_N=ACTIVATION_REDUCTION_N,
        ADD_RESIDUAL=ADD_RESIDUAL,
        N_EXPTS_ACT=N_EXPTS_ACT,
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        GROUP_M=GROUP_M,
        XCD_SWIZZLE=XCD_SWIZZLE,
        NUM_BUFFERS=NUM_BUFFERS,
        SWIZZLE_MX_SCALE=SWIZZLE_MX_SCALE,
        EVEN_K=EVEN_K,
        SPLIT_K=SPLIT_K,
        W_CACHE_MODIFIER=W_CACHE_MODIFIER,
        num_warps=num_warps,
        KWIDTH=KWIDTH,
        UPCAST_INDICES=UPCAST_INDICES,
    )


@gluon.jit(launch_metadata=matmul_launch_metadata)
def _moe_gemm_a16w4_gluon_stage3(
    Y,
    stride_y_k,
    stride_y_m,
    stride_y_n,
    X,
    stride_x_m,
    stride_x_k,
    W,
    stride_w_e,
    stride_w_k,
    stride_w_n,
    WMxScale,  # E8M0 compact scale (one byte per 32 values along K)
    stride_w_mx_e,
    stride_w_mx_n,
    stride_w_mx_k,
    B,
    stride_b_e,  # Bias
    Gammas,
    num_tokens,
    N,
    K,  # shapes
    # expt data
    GatherIndx,
    ExptHist,
    ExptOffs,
    ExptOffsSum,
    ExptData,
    # true grid size
    grid_m,
    grid_n,
    # fused activation function
    APPLY_SWIGLU: gl.constexpr,
    alpha,
    limit,
    ACTIVATION_REDUCTION_N: gl.constexpr,
    ADD_RESIDUAL: gl.constexpr,
    # MoE config
    N_EXPTS_ACT: gl.constexpr,
    # optimization config
    BLOCK_M: gl.constexpr,
    BLOCK_N: gl.constexpr,
    BLOCK_K: gl.constexpr,
    GROUP_M: gl.constexpr,
    XCD_SWIZZLE: gl.constexpr,
    NUM_BUFFERS: gl.constexpr,
    # Pass None; compact e8m0 scale. GFX1250_SCALE branch hangs the ROCm loader;
    # CDNA4_SCALE unsupported -- use the Triton kernel for swizzled scales.
    SWIZZLE_MX_SCALE: gl.constexpr,
    EVEN_K: gl.constexpr,
    SPLIT_K: gl.constexpr,
    W_CACHE_MODIFIER: gl.constexpr,
    num_warps: gl.constexpr,
    # fp4 dot-operand k_width; 0 -> auto-derive from BLOCK_K. Tunable via config.
    KWIDTH: gl.constexpr = 0,
    UPCAST_INDICES: gl.constexpr = False,
):
    # Triple-buffer (stage-3) entry point: stage-2 pipeline with NUM_BUFFERS=3.
    _moe_gemm_a16w4_gluon_impl(
        Y=Y,
        stride_y_k=stride_y_k,
        stride_y_m=stride_y_m,
        stride_y_n=stride_y_n,
        X=X,
        stride_x_m=stride_x_m,
        stride_x_k=stride_x_k,
        W=W,
        stride_w_e=stride_w_e,
        stride_w_k=stride_w_k,
        stride_w_n=stride_w_n,
        WMxScale=WMxScale,
        stride_w_mx_e=stride_w_mx_e,
        stride_w_mx_n=stride_w_mx_n,
        stride_w_mx_k=stride_w_mx_k,
        B=B,
        stride_b_e=stride_b_e,
        Gammas=Gammas,
        num_tokens=num_tokens,
        N=N,
        K=K,
        GatherIndx=GatherIndx,
        ExptHist=ExptHist,
        ExptOffs=ExptOffs,
        ExptOffsSum=ExptOffsSum,
        ExptData=ExptData,
        grid_m=grid_m,
        grid_n=grid_n,
        APPLY_SWIGLU=APPLY_SWIGLU,
        alpha=alpha,
        limit=limit,
        ACTIVATION_REDUCTION_N=ACTIVATION_REDUCTION_N,
        ADD_RESIDUAL=ADD_RESIDUAL,
        N_EXPTS_ACT=N_EXPTS_ACT,
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        GROUP_M=GROUP_M,
        XCD_SWIZZLE=XCD_SWIZZLE,
        NUM_BUFFERS=NUM_BUFFERS,
        SWIZZLE_MX_SCALE=SWIZZLE_MX_SCALE,
        EVEN_K=EVEN_K,
        SPLIT_K=SPLIT_K,
        W_CACHE_MODIFIER=W_CACHE_MODIFIER,
        num_warps=num_warps,
        KWIDTH=KWIDTH,
        UPCAST_INDICES=UPCAST_INDICES,
    )
