<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>swarm-robotic-mining: /home/offworld5/OffWorld/Code/swarm-robotic-mining/dev_ws/src/firmware/bot_common_firmware/CubeMx/WallClampFirmware/Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">swarm-robotic-mining
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_943746df71106df9554fc943b3a59859.html">OffWorld</a></li><li class="navelem"><a class="el" href="dir_d2d2829a5de0d7a9ae67a9f2fa023844.html">Code</a></li><li class="navelem"><a class="el" href="dir_83a0277b5446e063e59439559cf614ae.html">swarm-robotic-mining</a></li><li class="navelem"><a class="el" href="dir_52f40c02f4896da093d18a84cb3f3356.html">dev_ws</a></li><li class="navelem"><a class="el" href="dir_1c0efcfb463459aa10e977aa8adb6dd3.html">src</a></li><li class="navelem"><a class="el" href="dir_6bf5931204ac15ed2eabe3c519e56d7e.html">firmware</a></li><li class="navelem"><a class="el" href="dir_11b84e13685b025db69e80222a127a4a.html">bot_common_firmware</a></li><li class="navelem"><a class="el" href="dir_456d80c110ad3c2536a7343983111840.html">CubeMx</a></li><li class="navelem"><a class="el" href="dir_3fce0436b2a1137c65a6df4a3ed50960.html">WallClampFirmware</a></li><li class="navelem"><a class="el" href="dir_2d20e9372446a7038d4b3c1bdcea15a1.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_59b6234f7c46746e4c5279a43fafe7c8.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_b4c124edf16ef9cef1491fc57a7297ec.html">Device</a></li><li class="navelem"><a class="el" href="dir_e0fc3700847d10a5c3fa270ad813b4b6.html">ST</a></li><li class="navelem"><a class="el" href="dir_4c6ec9f903b3794f1fdbe4e3da008a46.html">STM32F3xx</a></li><li class="navelem"><a class="el" href="dir_680459d2c161134167e705a3327e9979.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">stm32f303xe.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS STM32F303xE Devices Peripheral Access Layer Header File.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;core_cm4.h&quot;</code><br />
<code>#include &quot;<a class="el" href="_cube_mx_2_wall_clamp_firmware_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f3xx_2_include_2system__stm32f3xx_8h_source.html">system_stm32f3xx.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f303xe.h:</div>
<div class="dyncontent">
<div class="center"><img src="_cube_mx_2_wall_clamp_firmware_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f3xx_2_include_2stm32f303xe_8h__incl.png" border="0" usemap="#_2home_2offworld5_2_off_world_2_code_2swarm-robotic-mining_2dev__ws_2src_2firmware_2bot__common__firmware_2_cube_mx_2_wall_clamp_firmware_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f3xx_2_include_2stm32f303xe_8h" alt=""/></div>
<!-- MAP 0 -->
</div>
</div>
<p><a href="_cube_mx_2_wall_clamp_firmware_2_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f3xx_2_include_2stm32f303xe_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network TxMailBox.  <a href="struct_c_a_n___tx_mail_box___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FIFOMailBox.  <a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FilterRegister.  <a href="struct_c_a_n___filter_register___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network.  <a href="struct_c_a_n___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparators.  <a href="struct_c_o_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="struct_d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank1___type_def.html">FMC_Bank1_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller.  <a href="struct_f_m_c___bank1___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank1_e___type_def.html">FMC_Bank1E_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank1E.  <a href="struct_f_m_c___bank1_e___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank2__3___type_def.html">FMC_Bank2_3_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank2.  <a href="struct_f_m_c___bank2__3___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___bank4___type_def.html">FMC_Bank4_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Memory Controller Bank4.  <a href="struct_f_m_c___bank4___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option Bytes Registers.  <a href="struct_o_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operational Amplifier (OPAMP)  <a href="struct_o_p_a_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Touch Sensing Controller (TSC)  <a href="struct_t_s_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Full Speed Device.  <a href="struct_u_s_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga45a97e4bb8b6ce7c334acc5f45ace3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">__CM4_REV</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memdesc:ga45a97e4bb8b6ce7c334acc5f45ace3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M4 Processor and Core Peripherals.  <a href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">More...</a><br /></td></tr>
<tr class="separator:ga45a97e4bb8b6ce7c334acc5f45ace3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ba8a48ca926bddc88be9bfd7d42641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">__FPU_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gac1ba8a48ca926bddc88be9bfd7d42641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;((uint32_t)0x08000000U)</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea1f1810ebeac402164b42ab54bcdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x10000000U)</td></tr>
<tr class="separator:gabea1f1810ebeac402164b42ab54bcdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x20000000U)</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t)0x40000000U)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a39e11ba4a19785d20a98954c7fc9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga68a39e11ba4a19785d20a98954c7fc9e">FMC_BASE</a>&#160;&#160;&#160;((uint32_t)0x60000000U)</td></tr>
<tr class="separator:ga68a39e11ba4a19785d20a98954c7fc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a599164cd92798542bc6288793d1ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7a599164cd92798542bc6288793d1ed5">FMC_R_BASE</a>&#160;&#160;&#160;((uint32_t)0xA0000000U)</td></tr>
<tr class="separator:ga7a599164cd92798542bc6288793d1ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x22000000U)</td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42000000U)</td></tr>
<tr class="separator:gaed7efc100877000845c236ccdc9e144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>APB1PERIPH_BASE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>APB2PERIPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000U)</td></tr>
<tr class="separator:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AHB1PERIPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000U)</td></tr>
<tr class="separator:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AHB2PERIPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x08000000U)</td></tr>
<tr class="separator:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27ad599cc2a027bb88877fec324bbf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000U)</td></tr>
<tr class="separator:gaa27ad599cc2a027bb88877fec324bbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00000000U)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00000400U)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e2d44b0002f316527b8913866a370d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM4_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00000800U)</td></tr>
<tr class="separator:ga56e2d44b0002f316527b8913866a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM6_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00001000U)</td></tr>
<tr class="separator:ga8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM7_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00001400U)</td></tr>
<tr class="separator:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00002800U)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00002C00U)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00003000U)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S2ext_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00003400U)</td></tr>
<tr class="separator:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00003800U)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae634fe8faa6922690e90fbec2fc86162"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00003C00U)</td></tr>
<tr class="separator:gae634fe8faa6922690e90fbec2fc86162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S3ext_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00004000U)</td></tr>
<tr class="separator:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00004400U)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00004800U)</td></tr>
<tr class="separator:gabe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART4_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00004C00U)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART5_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00005000U)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C1_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00005400U)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00005800U)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00005C00U)</td></tr>
<tr class="separator:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf992dfdd5707568c5cb5506e2347e808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">USB_PMAADDR</a>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00006000U)</td></tr>
<tr class="separator:gaf992dfdd5707568c5cb5506e2347e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe030cda8eb3031d55a759612a9042d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00006400U)</td></tr>
<tr class="separator:gacbe030cda8eb3031d55a759612a9042d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00007000U)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3383b83a296ce0a5386a0d94195e8a99"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC1_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00007400U)</td></tr>
<tr class="separator:ga3383b83a296ce0a5386a0d94195e8a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC_BASE</b>&#160;&#160;&#160;DAC1_BASE</td></tr>
<tr class="separator:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00007800U)</td></tr>
<tr class="separator:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000000U)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21d535b541bcfb0c778a9584ebb132e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0000001CU)</td></tr>
<tr class="separator:gac21d535b541bcfb0c778a9584ebb132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8799f3d5301795f51e3b87d345cd50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP2_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000020U)</td></tr>
<tr class="separator:gacb8799f3d5301795f51e3b87d345cd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b3ff76025f6386ee209c1bdb340dc6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP3_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000024U)</td></tr>
<tr class="separator:gaa6b3ff76025f6386ee209c1bdb340dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae765c109890bab4e790212ac88e21614"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP4_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000028U)</td></tr>
<tr class="separator:gae765c109890bab4e790212ac88e21614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73db04a7b961121e6e753a8d24fb38ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP5_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0000002CU)</td></tr>
<tr class="separator:ga73db04a7b961121e6e753a8d24fb38ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13db28c300cdbbec4837aed842666526"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP6_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000030U)</td></tr>
<tr class="separator:ga13db28c300cdbbec4837aed842666526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae764301a186ecdd8d2244819aeff11a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP7_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000034U)</td></tr>
<tr class="separator:gaae764301a186ecdd8d2244819aeff11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_BASE</b>&#160;&#160;&#160;COMP1_BASE</td></tr>
<tr class="separator:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb46aa20e371ed2e07b16a6b12c163d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000038U)</td></tr>
<tr class="separator:ga5eb46aa20e371ed2e07b16a6b12c163d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0535307a717feba8341e57647d2385"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0000003CU)</td></tr>
<tr class="separator:gabf0535307a717feba8341e57647d2385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e696ac4313332e724ecc04d09faccd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP3_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000040U)</td></tr>
<tr class="separator:ga77e696ac4313332e724ecc04d09faccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84a568278e926cb8fab78b2c3cc1ba1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP4_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000044U)</td></tr>
<tr class="separator:gae84a568278e926cb8fab78b2c3cc1ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9722d15c7ed794f0eca9682f64c03c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP_BASE</b>&#160;&#160;&#160;OPAMP1_BASE</td></tr>
<tr class="separator:ga6e9722d15c7ed794f0eca9682f64c03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000400U)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00002C00U)</td></tr>
<tr class="separator:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00003000U)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b72f698b7a048a6f9fcfe2efe5bc1db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00003400U)</td></tr>
<tr class="separator:ga5b72f698b7a048a6f9fcfe2efe5bc1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00003800U)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5cfaedf263cee1e79554665f921c708"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI4_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00003C00U)</td></tr>
<tr class="separator:gac5cfaedf263cee1e79554665f921c708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab42ce1846930569d742d339b554078"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM15_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00004000U)</td></tr>
<tr class="separator:ga7ab42ce1846930569d742d339b554078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c97093a531d763b0794c3e6d09e1bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM16_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00004400U)</td></tr>
<tr class="separator:ga16c97093a531d763b0794c3e6d09e1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbedbe30e8c4cffdea326d6c1800574"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM17_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00004800U)</td></tr>
<tr class="separator:gaffbedbe30e8c4cffdea326d6c1800574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659c582ce1cdfe9c808f660df97ae7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga659c582ce1cdfe9c808f660df97ae7a9">TIM20_BASE</a>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00005000U)</td></tr>
<tr class="separator:ga659c582ce1cdfe9c808f660df97ae7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000000U)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel1_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000008U)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel2_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0000001CU)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel3_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000030U)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel4_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000044U)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel5_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000058U)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel6_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0000006CU)</td></tr>
<tr class="separator:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee0d1f77d0db1db533016a09351166c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel7_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000080U)</td></tr>
<tr class="separator:gaeee0d1f77d0db1db533016a09351166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000400U)</td></tr>
<tr class="separator:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel1_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000408U)</td></tr>
<tr class="separator:gad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f39f23c879c699b88e04a629f69d1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel2_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0000041CU)</td></tr>
<tr class="separator:ga22f39f23c879c699b88e04a629f69d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2369b8bc155fb55a28891987605c2c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel3_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000430U)</td></tr>
<tr class="separator:ga6f2369b8bc155fb55a28891987605c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b063266473f290a55047654fbbfbee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel4_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000444U)</td></tr>
<tr class="separator:ga01b063266473f290a55047654fbbfbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eea983a5d68bf36f4d19fbb07955ca1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel5_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00000458U)</td></tr>
<tr class="separator:ga1eea983a5d68bf36f4d19fbb07955ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00001000U)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00002000U)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FFFF800U)</td></tr>
<tr class="separator:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FFFF7CCU)</td></tr>
<tr class="separator:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664eda42b83c919b153b07b23348be67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FFFF7ACU)</td></tr>
<tr class="separator:ga664eda42b83c919b153b07b23348be67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_BASE</b>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00003000U)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bba7a31caeacaacd433abb71781e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x00004000U)</td></tr>
<tr class="separator:ga2bba7a31caeacaacd433abb71781e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOA_BASE</b>&#160;&#160;&#160;(AHB2PERIPH_BASE + 0x00000000U)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOB_BASE</b>&#160;&#160;&#160;(AHB2PERIPH_BASE + 0x00000400U)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOC_BASE</b>&#160;&#160;&#160;(AHB2PERIPH_BASE + 0x00000800U)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOD_BASE</b>&#160;&#160;&#160;(AHB2PERIPH_BASE + 0x00000C00U)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOE_BASE</b>&#160;&#160;&#160;(AHB2PERIPH_BASE + 0x00001000U)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOF_BASE</b>&#160;&#160;&#160;(AHB2PERIPH_BASE + 0x00001400U)</td></tr>
<tr class="separator:ga7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOG_BASE</b>&#160;&#160;&#160;(AHB2PERIPH_BASE + 0x00001800U)</td></tr>
<tr class="separator:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4716389f3a1c727495375b76645608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>&#160;&#160;&#160;(AHB2PERIPH_BASE + 0x00001C00U)</td></tr>
<tr class="separator:gaee4716389f3a1c727495375b76645608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000000U)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6544abc57f9759f610eee09a02442ae6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC2_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000100U)</td></tr>
<tr class="separator:ga6544abc57f9759f610eee09a02442ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a8c8331458825f7506fa4dddb6e5ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_2_COMMON_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000300U)</td></tr>
<tr class="separator:ga82a8c8331458825f7506fa4dddb6e5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca766f86c8e0b00a8e2b0224dcbb4c82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC3_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000400U)</td></tr>
<tr class="separator:gaca766f86c8e0b00a8e2b0224dcbb4c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61de2ec7005fd7da840006e92996020"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC4_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000500U)</td></tr>
<tr class="separator:gac61de2ec7005fd7da840006e92996020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cc27f4f122c5cffe29a42d8835b2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga50cc27f4f122c5cffe29a42d8835b2f8">ADC3_4_COMMON_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000700U)</td></tr>
<tr class="separator:ga50cc27f4f122c5cffe29a42d8835b2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a32a0989512d378cc0defeac3724c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga34a32a0989512d378cc0defeac3724c4">FMC_BANK1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga68a39e11ba4a19785d20a98954c7fc9e">FMC_BASE</a>)</td></tr>
<tr class="separator:ga34a32a0989512d378cc0defeac3724c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0a486f41f900e6b3893a8292f265e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga3d0a486f41f900e6b3893a8292f265e1">FMC_BANK1_1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga34a32a0989512d378cc0defeac3724c4">FMC_BANK1</a>)</td></tr>
<tr class="separator:ga3d0a486f41f900e6b3893a8292f265e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73081370ebdffd5bcd6feecf7e8a3127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga73081370ebdffd5bcd6feecf7e8a3127">FMC_BANK1_2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga34a32a0989512d378cc0defeac3724c4">FMC_BANK1</a> + 0x04000000U)</td></tr>
<tr class="separator:ga73081370ebdffd5bcd6feecf7e8a3127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc0bd182385fb6310ec4432e7744fe39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gafc0bd182385fb6310ec4432e7744fe39">FMC_BANK1_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga34a32a0989512d378cc0defeac3724c4">FMC_BANK1</a> + 0x08000000U)</td></tr>
<tr class="separator:gafc0bd182385fb6310ec4432e7744fe39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa412a2d48de98390c8e616b8560bacfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa412a2d48de98390c8e616b8560bacfa">FMC_BANK1_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga34a32a0989512d378cc0defeac3724c4">FMC_BANK1</a> + 0x0C000000U)</td></tr>
<tr class="separator:gaa412a2d48de98390c8e616b8560bacfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656e0d29a68ce622e0a9a733ea2605d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga656e0d29a68ce622e0a9a733ea2605d7">FMC_BANK2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga68a39e11ba4a19785d20a98954c7fc9e">FMC_BASE</a> + 0x10000000U)</td></tr>
<tr class="separator:ga656e0d29a68ce622e0a9a733ea2605d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ade3350b211c3cb0839dd0955f52691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0ade3350b211c3cb0839dd0955f52691">FMC_BANK3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga68a39e11ba4a19785d20a98954c7fc9e">FMC_BASE</a> + 0x20000000U)</td></tr>
<tr class="separator:ga0ade3350b211c3cb0839dd0955f52691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec6ba39507930687ab7daa47184482cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaec6ba39507930687ab7daa47184482cf">FMC_BANK4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga68a39e11ba4a19785d20a98954c7fc9e">FMC_BASE</a> + 0x30000000U)</td></tr>
<tr class="separator:gaec6ba39507930687ab7daa47184482cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d581e6f64ed2e5d97c11c58285a21b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMC_Bank1_R_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga7a599164cd92798542bc6288793d1ed5">FMC_R_BASE</a> + 0x0000U)</td></tr>
<tr class="separator:ga1d581e6f64ed2e5d97c11c58285a21b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82d3a6bac014fa645fb67a63fae4bc0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMC_Bank1E_R_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga7a599164cd92798542bc6288793d1ed5">FMC_R_BASE</a> + 0x0104U)</td></tr>
<tr class="separator:gad82d3a6bac014fa645fb67a63fae4bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c2af45e9b49fa719236a2e71d2f8b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMC_Bank2_3_R_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga7a599164cd92798542bc6288793d1ed5">FMC_R_BASE</a> + 0x0060U)</td></tr>
<tr class="separator:ga48c2af45e9b49fa719236a2e71d2f8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca715802374c00fafb6b4eb3e4d9a91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMC_Bank4_R_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga7a599164cd92798542bc6288793d1ed5">FMC_R_BASE</a> + 0x00A0U)</td></tr>
<tr class="separator:gadca715802374c00fafb6b4eb3e4d9a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;((uint32_t)0xE0042000U)</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM2</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM2_BASE)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM3</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM3_BASE)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM4</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM4_BASE)</td></tr>
<tr class="separator:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM6</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM6_BASE)</td></tr>
<tr class="separator:gac7b4ed55f9201b498b38c962cca97314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49267c49946fd61db6af8b49bcf16394"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM7</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM7_BASE)</td></tr>
<tr class="separator:ga49267c49946fd61db6af8b49bcf16394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC</b>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) RTC_BASE)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG</b>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) WWDG_BASE)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG</b>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) IWDG_BASE)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efe6de71871a01dd38abcb229f30c02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S2ext</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) I2S2ext_BASE)</td></tr>
<tr class="separator:ga9efe6de71871a01dd38abcb229f30c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) SPI2_BASE)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI3</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) SPI3_BASE)</td></tr>
<tr class="separator:gab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b3a03302ed53911099c5216da0b1cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2S3ext</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) I2S3ext_BASE)</td></tr>
<tr class="separator:ga15b3a03302ed53911099c5216da0b1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) USART2_BASE)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART3</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) USART3_BASE)</td></tr>
<tr class="separator:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART4</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) UART4_BASE)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART5</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) UART5_BASE)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C1</b>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) I2C1_BASE)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C2</b>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) I2C2_BASE)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1489b37ed2bca9d9c659119590583bda"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C3</b>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>)</td></tr>
<tr class="separator:ga1489b37ed2bca9d9c659119590583bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427a40e102258055c72607bf7b604549"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN</b>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) CAN_BASE)</td></tr>
<tr class="separator:ga427a40e102258055c72607bf7b604549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR</b>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) PWR_BASE)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC</b>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) DAC_BASE)</td></tr>
<tr class="separator:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb5ff8779fa698f3c7165a617d56e4f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) DAC1_BASE)</td></tr>
<tr class="separator:gaffb5ff8779fa698f3c7165a617d56e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5713f83009027d48805b049d55bb01b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) COMP1_BASE)</td></tr>
<tr class="separator:gaf5713f83009027d48805b049d55bb01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP2</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) COMP2_BASE)</td></tr>
<tr class="separator:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0dbc759386dc94597d1ab7b798e75f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP12_COMMON</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a> *) COMP2_BASE)</td></tr>
<tr class="separator:ga7c0dbc759386dc94597d1ab7b798e75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd36f77acf44dc2334491e0dbbed380"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP3</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) COMP3_BASE)</td></tr>
<tr class="separator:ga7cd36f77acf44dc2334491e0dbbed380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69dc10f4226eadc618df274bb7810a0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP4</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) COMP4_BASE)</td></tr>
<tr class="separator:ga69dc10f4226eadc618df274bb7810a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1e30d00282268d180c95589cc883fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP34_COMMON</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a> *) COMP4_BASE)</td></tr>
<tr class="separator:gaaf1e30d00282268d180c95589cc883fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6444430dfcb36ff1dd09822fc0a640f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP5</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) COMP5_BASE)</td></tr>
<tr class="separator:ga6444430dfcb36ff1dd09822fc0a640f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fb7a5743a0c82c60e3c60dd84db39c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP6</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) COMP6_BASE)</td></tr>
<tr class="separator:ga72fb7a5743a0c82c60e3c60dd84db39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78f0f9589fab6b1e8488cdfa24c7c98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP56_COMMON</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a> *) COMP6_BASE)</td></tr>
<tr class="separator:gae78f0f9589fab6b1e8488cdfa24c7c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cb11f3d7a954ec2e23f18323d439fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP7</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) COMP7_BASE)</td></tr>
<tr class="separator:gad5cb11f3d7a954ec2e23f18323d439fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP</b>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) COMP_BASE)</td></tr>
<tr class="separator:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0025add8d004b4f4bf6eaeedd55c488"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1</b>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) OPAMP1_BASE)</td></tr>
<tr class="separator:gaf0025add8d004b4f4bf6eaeedd55c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa993d5a85ac85c8abbd13e31d504bb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP</b>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) OPAMP_BASE)</td></tr>
<tr class="separator:gaaa993d5a85ac85c8abbd13e31d504bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc11c296d6d15ca861b6378bc056848e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2</b>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) OPAMP2_BASE)</td></tr>
<tr class="separator:gabc11c296d6d15ca861b6378bc056848e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50369700b1093ec17ad8d1835223b1e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP3</b>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) OPAMP3_BASE)</td></tr>
<tr class="separator:ga50369700b1093ec17ad8d1835223b1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb5be089dc74713b56c227dd2f57968"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP4</b>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) OPAMP4_BASE)</td></tr>
<tr class="separator:ga0cb5be089dc74713b56c227dd2f57968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCFG</b>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) SYSCFG_BASE)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI</b>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) EXTI_BASE)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM1</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM1_BASE)</td></tr>
<tr class="separator:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) SPI1_BASE)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3660400b17735e91331f256095810e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM8</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM8_BASE)</td></tr>
<tr class="separator:ga9a3660400b17735e91331f256095810e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) USART1_BASE)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2e6edef68cfe1946f39a5033da2301"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI4</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) SPI4_BASE)</td></tr>
<tr class="separator:ga2a2e6edef68cfe1946f39a5033da2301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e4b442041d1c03a6af113fbe04a182"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM15</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM15_BASE)</td></tr>
<tr class="separator:ga87e4b442041d1c03a6af113fbe04a182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM16</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM16_BASE)</td></tr>
<tr class="separator:ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM17</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) TIM17_BASE)</td></tr>
<tr class="separator:ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb92ce73473f1cb8e9c4ef1c96b60eae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM20</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga659c582ce1cdfe9c808f660df97ae7a9">TIM20_BASE</a>)</td></tr>
<tr class="separator:gacb92ce73473f1cb8e9c4ef1c96b60eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU</b>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) DMA1_BASE)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA1_Channel1_BASE)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel2</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA1_Channel2_BASE)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel3</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA1_Channel3_BASE)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel4</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA1_Channel4_BASE)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel5</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA1_Channel5_BASE)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac013c4376e4797831b5ddd2a09519df8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel6</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA1_Channel6_BASE)</td></tr>
<tr class="separator:gac013c4376e4797831b5ddd2a09519df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel7</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA1_Channel7_BASE)</td></tr>
<tr class="separator:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) DMA2_BASE)</td></tr>
<tr class="separator:ga506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86c75e1ff89e03e15570f47962865c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA2_Channel1_BASE)</td></tr>
<tr class="separator:gad86c75e1ff89e03e15570f47962865c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316024020799373b9d8e35c316c74f24"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel2</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA2_Channel2_BASE)</td></tr>
<tr class="separator:ga316024020799373b9d8e35c316c74f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dca52a79587e0ca9a5d669048b4c7eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel3</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA2_Channel3_BASE)</td></tr>
<tr class="separator:ga6dca52a79587e0ca9a5d669048b4c7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612b396657695191ad740b0b59bc9f12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel4</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA2_Channel4_BASE)</td></tr>
<tr class="separator:ga612b396657695191ad740b0b59bc9f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521c13b7d0f82a6897d47995da392750"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel5</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) DMA2_Channel5_BASE)</td></tr>
<tr class="separator:ga521c13b7d0f82a6897d47995da392750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC</b>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) RCC_BASE)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH</b>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OB</b>&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td></tr>
<tr class="separator:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC</b>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) CRC_BASE)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TSC</b>&#160;&#160;&#160;((<a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>)</td></tr>
<tr class="separator:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOA</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOA_BASE)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOB</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOB_BASE)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOC</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOC_BASE)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOD</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOD_BASE)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOE</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOE_BASE)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOF</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOF_BASE)</td></tr>
<tr class="separator:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a2a23a32f9b02166a8c64012842414"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOG</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) GPIOG_BASE)</td></tr>
<tr class="separator:ga02a2a23a32f9b02166a8c64012842414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOH</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td></tr>
<tr class="separator:gadeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) ADC1_BASE)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5503ae96c26b4475226f96715a1bf1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC2</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) ADC2_BASE)</td></tr>
<tr class="separator:gac5503ae96c26b4475226f96715a1bf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae917784606daf6b04c9b7b96b40c2f74"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC3</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) ADC3_BASE)</td></tr>
<tr class="separator:gae917784606daf6b04c9b7b96b40c2f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89e07bd5958276f10d90865d55628ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC4</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) ADC4_BASE)</td></tr>
<tr class="separator:gaf89e07bd5958276f10d90865d55628ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14f3ee44d5eab3d8f7dac1006cb5582"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_COMMON</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) ADC1_2_COMMON_BASE)</td></tr>
<tr class="separator:gaf14f3ee44d5eab3d8f7dac1006cb5582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a07fca5cd635f1dfd53c3a0d8d415f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_COMMON</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga50cc27f4f122c5cffe29a42d8835b2f8">ADC3_4_COMMON_BASE</a>)</td></tr>
<tr class="separator:ga2a07fca5cd635f1dfd53c3a0d8d415f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751ece6b1819dc3bf6e215e247cc3b57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_2_COMMON</b>&#160;&#160;&#160;ADC12_COMMON</td></tr>
<tr class="separator:ga751ece6b1819dc3bf6e215e247cc3b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8c372e658b2a6f1d41c67f90ed6a72"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC3_4_COMMON</b>&#160;&#160;&#160;ADC34_COMMON</td></tr>
<tr class="separator:ga3c8c372e658b2a6f1d41c67f90ed6a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779bf099075a999d1074357fccbd466b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td></tr>
<tr class="separator:ga779bf099075a999d1074357fccbd466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd2f968da05cf7bb497d2ce38ae88b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMC_Bank1</b>&#160;&#160;&#160;((<a class="el" href="struct_f_m_c___bank1___type_def.html">FMC_Bank1_TypeDef</a> *) FMC_Bank1_R_BASE)</td></tr>
<tr class="separator:gadbd2f968da05cf7bb497d2ce38ae88b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91eebdd476549799293eaa7a166a3cb3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMC_Bank1E</b>&#160;&#160;&#160;((<a class="el" href="struct_f_m_c___bank1_e___type_def.html">FMC_Bank1E_TypeDef</a> *) FMC_Bank1E_R_BASE)</td></tr>
<tr class="separator:ga91eebdd476549799293eaa7a166a3cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b84b8b42e1a130545b9a90ba7f883f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMC_Bank2_3</b>&#160;&#160;&#160;((<a class="el" href="struct_f_m_c___bank2__3___type_def.html">FMC_Bank2_3_TypeDef</a> *) FMC_Bank2_3_R_BASE)</td></tr>
<tr class="separator:ga20b84b8b42e1a130545b9a90ba7f883f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333518ba51192dde811dd02aa0390125"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FMC_Bank4</b>&#160;&#160;&#160;((<a class="el" href="struct_f_m_c___bank4___type_def.html">FMC_Bank4_TypeDef</a> *) FMC_Bank4_R_BASE)</td></tr>
<tr class="separator:ga333518ba51192dde811dd02aa0390125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98f3d0ccdeab40630a59d47b4462766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf98f3d0ccdeab40630a59d47b4462766">ADC5_V1_1</a></td></tr>
<tr class="separator:gaf98f3d0ccdeab40630a59d47b4462766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2d417bccd8d576e16729c3e5a25cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2d417bccd8d576e16729c3e5a25cb8">ADC_MULTIMODE_SUPPORT</a></td></tr>
<tr class="separator:ga4e2d417bccd8d576e16729c3e5a25cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19c4fef6f7378b0add98d47391bb9cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_ADRDY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad19c4fef6f7378b0add98d47391bb9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d192dae14cf2daa81ea3c7fe02082bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">ADC_ISR_ADRDY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_ADRDY_Pos)</td></tr>
<tr class="separator:ga7d192dae14cf2daa81ea3c7fe02082bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">ADC_ISR_ADRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">ADC_ISR_ADRDY_Msk</a></td></tr>
<tr class="separator:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d6d7f86820ba6a5601ce928859372"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_EOSMP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaad6d6d7f86820ba6a5601ce928859372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aca01f1e94e9cb20a24476342581e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">ADC_ISR_EOSMP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_EOSMP_Pos)</td></tr>
<tr class="separator:ga0aca01f1e94e9cb20a24476342581e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8d87957a25e701a13575d635628d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">ADC_ISR_EOSMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">ADC_ISR_EOSMP_Msk</a></td></tr>
<tr class="separator:ga0e8d87957a25e701a13575d635628d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0383b50a0b7c34b07143b4babf541f4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_EOC_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0383b50a0b7c34b07143b4babf541f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3a1b6e32741acec254760c4114270a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">ADC_ISR_EOC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_EOC_Pos)</td></tr>
<tr class="separator:ga7d3a1b6e32741acec254760c4114270a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949681e78b978c1ccd680f11137a1550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">ADC_ISR_EOC_Msk</a></td></tr>
<tr class="separator:ga949681e78b978c1ccd680f11137a1550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2abd0a8f62130cb6ad98665158cfd5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_EOS_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae2abd0a8f62130cb6ad98665158cfd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b497e9260ad2be98c5ce124848a58d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">ADC_ISR_EOS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_EOS_Pos)</td></tr>
<tr class="separator:ga5b497e9260ad2be98c5ce124848a58d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">ADC_ISR_EOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">ADC_ISR_EOS_Msk</a></td></tr>
<tr class="separator:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdbc3d6b8db4b5680d83ad61b6484d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_OVR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3cdbc3d6b8db4b5680d83ad61b6484d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b28033954399020afcf36b016cc081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">ADC_ISR_OVR_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_OVR_Pos)</td></tr>
<tr class="separator:gab0b28033954399020afcf36b016cc081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f58970a53712eed20aaac04c6a6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">ADC_ISR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">ADC_ISR_OVR_Msk</a></td></tr>
<tr class="separator:ga66f58970a53712eed20aaac04c6a6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7cbfbcab9ec9ba48a08858253d3c58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_JEOC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6a7cbfbcab9ec9ba48a08858253d3c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494345d2e70ffc08c3a44d9df419d54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga494345d2e70ffc08c3a44d9df419d54f">ADC_ISR_JEOC_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_JEOC_Pos)</td></tr>
<tr class="separator:ga494345d2e70ffc08c3a44d9df419d54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399f91d7a99478c39f3b1af135aa2d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga399f91d7a99478c39f3b1af135aa2d74">ADC_ISR_JEOC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga494345d2e70ffc08c3a44d9df419d54f">ADC_ISR_JEOC_Msk</a></td></tr>
<tr class="separator:ga399f91d7a99478c39f3b1af135aa2d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c141366f5eb12af614b1b918705d780"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_JEOS_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4c141366f5eb12af614b1b918705d780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f3bc591a821e3910266054a4839eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05f3bc591a821e3910266054a4839eb5">ADC_ISR_JEOS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_JEOS_Pos)</td></tr>
<tr class="separator:ga05f3bc591a821e3910266054a4839eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada657b2ea5dcfce0c60ea6c9a0018da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada657b2ea5dcfce0c60ea6c9a0018da4">ADC_ISR_JEOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05f3bc591a821e3910266054a4839eb5">ADC_ISR_JEOS_Msk</a></td></tr>
<tr class="separator:gada657b2ea5dcfce0c60ea6c9a0018da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec99e5d3bc6d63237978753b8f4e5fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_AWD1_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga4ec99e5d3bc6d63237978753b8f4e5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047f1bb1d356fbb1398c15601b82fa18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">ADC_ISR_AWD1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_AWD1_Pos)</td></tr>
<tr class="separator:ga047f1bb1d356fbb1398c15601b82fa18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a11e5b28a1002826ef26b0b272b239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">ADC_ISR_AWD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">ADC_ISR_AWD1_Msk</a></td></tr>
<tr class="separator:ga83a11e5b28a1002826ef26b0b272b239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a97bdc9663ce09aec4255a0b195293d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_AWD2_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5a97bdc9663ce09aec4255a0b195293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771937d2ff2945e987accaa8fb76fa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f">ADC_ISR_AWD2_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_AWD2_Pos)</td></tr>
<tr class="separator:ga771937d2ff2945e987accaa8fb76fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914b7e03179cd60a8f24b3779b6bb696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696">ADC_ISR_AWD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f">ADC_ISR_AWD2_Msk</a></td></tr>
<tr class="separator:ga914b7e03179cd60a8f24b3779b6bb696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6800606914bab819905dd54bb7132928"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_AWD3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6800606914bab819905dd54bb7132928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7223986ad3dd3f45e6b05a12cd8e17d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5">ADC_ISR_AWD3_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_AWD3_Pos)</td></tr>
<tr class="separator:ga7223986ad3dd3f45e6b05a12cd8e17d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f54365f9b93d2d07f7e7bc32cf7468f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f">ADC_ISR_AWD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5">ADC_ISR_AWD3_Msk</a></td></tr>
<tr class="separator:ga4f54365f9b93d2d07f7e7bc32cf7468f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f17107de302b254c57a424811229387"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_JQOVF_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0f17107de302b254c57a424811229387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2666319ac1137734a439fa19679cf13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13">ADC_ISR_JQOVF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_ISR_JQOVF_Pos)</td></tr>
<tr class="separator:gae2666319ac1137734a439fa19679cf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6a4052be04c997a1cab7082f27f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc">ADC_ISR_JQOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13">ADC_ISR_JQOVF_Msk</a></td></tr>
<tr class="separator:ga7d6a4052be04c997a1cab7082f27f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5e680596a934588efc0f25cfbeb20e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ISR_ADRD</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">ADC_ISR_ADRDY</a>)</td></tr>
<tr class="separator:ga6b5e680596a934588efc0f25cfbeb20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccda127223b6b216f423d43b9467c3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_ADRDYIE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeccda127223b6b216f423d43b9467c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81c5b62b488d346911cb6865b767cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_ADRDYIE_Pos)</td></tr>
<tr class="separator:gae81c5b62b488d346911cb6865b767cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a></td></tr>
<tr class="separator:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSMPIE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31989175e19559ccda01b8632318e2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_EOSMPIE_Pos)</td></tr>
<tr class="separator:ga31989175e19559ccda01b8632318e2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe38c621f1e8239fefbb8585911d2138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a></td></tr>
<tr class="separator:gafe38c621f1e8239fefbb8585911d2138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOCIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a189c99834bf55784fd4b7b69e9687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_EOCIE_Pos)</td></tr>
<tr class="separator:gaf5a189c99834bf55784fd4b7b69e9687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367429f3a07068668ffefd84c7c60985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a></td></tr>
<tr class="separator:ga367429f3a07068668ffefd84c7c60985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2bd2c0f26782ff0dd2177f329ced50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSIE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3b2bd2c0f26782ff0dd2177f329ced50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54252f722bf811578202880a17727763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">ADC_IER_EOSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_EOSIE_Pos)</td></tr>
<tr class="separator:ga54252f722bf811578202880a17727763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">ADC_IER_EOSIE_Msk</a></td></tr>
<tr class="separator:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_OVRIE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_OVRIE_Pos)</td></tr>
<tr class="separator:gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e154d48f6069e324aa642ec30f107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a></td></tr>
<tr class="separator:ga150e154d48f6069e324aa642ec30f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2ce3fcd140a0b59d9e25ac30b419ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOCIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga1b2ce3fcd140a0b59d9e25ac30b419ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be51af2eb612af9358c1cf983edb6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7">ADC_IER_JEOCIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_JEOCIE_Pos)</td></tr>
<tr class="separator:ga1be51af2eb612af9358c1cf983edb6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6662fc8e92986aa733c01837bac8c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50">ADC_IER_JEOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7">ADC_IER_JEOCIE_Msk</a></td></tr>
<tr class="separator:gac6662fc8e92986aa733c01837bac8c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1dc143f5693cb6598d3ecb154dfa27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOSIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8e1dc143f5693cb6598d3ecb154dfa27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff17a1bf5bec1877330ec818977ff65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65">ADC_IER_JEOSIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_JEOSIE_Pos)</td></tr>
<tr class="separator:ga4ff17a1bf5bec1877330ec818977ff65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca0001e6467e508394cf7f72aba2ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8">ADC_IER_JEOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65">ADC_IER_JEOSIE_Msk</a></td></tr>
<tr class="separator:ga3ca0001e6467e508394cf7f72aba2ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f24b791120130865b6bd81bb051350c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD1IE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2f24b791120130865b6bd81bb051350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_AWD1IE_Pos)</td></tr>
<tr class="separator:ga9f7c0e35bcb154cc2da118c3504b50d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e70aa6f498afb91d459327c314c8f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">ADC_IER_AWD1IE_Msk</a></td></tr>
<tr class="separator:ga2e70aa6f498afb91d459327c314c8f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fad178efb22e7bde70bed64dbc640f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD2IE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga45fad178efb22e7bde70bed64dbc640f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45dadf4a4296fb104abee0021d2714a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">ADC_IER_AWD2IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_AWD2IE_Pos)</td></tr>
<tr class="separator:gac45dadf4a4296fb104abee0021d2714a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40598e8fe688a7da26a4f2f111a549f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">ADC_IER_AWD2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">ADC_IER_AWD2IE_Msk</a></td></tr>
<tr class="separator:ga40598e8fe688a7da26a4f2f111a549f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1007214aed4912e62c43ca0efc2d55d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD3IE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab1007214aed4912e62c43ca0efc2d55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b0519f34f03103db638cd3ca92fd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">ADC_IER_AWD3IE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_AWD3IE_Pos)</td></tr>
<tr class="separator:ga08b0519f34f03103db638cd3ca92fd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2737968030d4fe33a440231316f5407c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">ADC_IER_AWD3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">ADC_IER_AWD3IE_Msk</a></td></tr>
<tr class="separator:ga2737968030d4fe33a440231316f5407c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b8f0d6a31cabcc9717ed7d0a8f6e39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JQOVFIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa6b8f0d6a31cabcc9717ed7d0a8f6e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8f724fa75bda8ddb8cdd8938e2196a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a">ADC_IER_JQOVFIE_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_IER_JQOVFIE_Pos)</td></tr>
<tr class="separator:ga3e8f724fa75bda8ddb8cdd8938e2196a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac699152ae847b4c8aaf33cfd2c03b884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884">ADC_IER_JQOVFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a">ADC_IER_JQOVFIE_Msk</a></td></tr>
<tr class="separator:gac699152ae847b4c8aaf33cfd2c03b884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa8cbfb81a1fdf57a7d11c2909731c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_RDY</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>)</td></tr>
<tr class="separator:gacfa8cbfb81a1fdf57a7d11c2909731c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc95e7d4a0abe7dd166d4e8a7926980"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOSMP</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>)</td></tr>
<tr class="separator:ga9dc95e7d4a0abe7dd166d4e8a7926980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767c96b00a96b71faa41fb6bb6438de8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>)</td></tr>
<tr class="separator:ga767c96b00a96b71faa41fb6bb6438de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02919d76e481143cba97393d34a20da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_EOS</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>)</td></tr>
<tr class="separator:gaf02919d76e481143cba97393d34a20da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5833608a54fb66537c8cfbbcee44a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_OVR</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>)</td></tr>
<tr class="separator:ga5d5833608a54fb66537c8cfbbcee44a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96ad3772c5d15526c625ad2ccd47983"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50">ADC_IER_JEOCIE</a>)</td></tr>
<tr class="separator:gaf96ad3772c5d15526c625ad2ccd47983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd65d64637ffec538205cccf257700b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JEOS</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8">ADC_IER_JEOSIE</a>)</td></tr>
<tr class="separator:gaecd65d64637ffec538205cccf257700b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ae4f086fac0dbe6e67900537edb013"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">ADC_IER_AWD1IE</a>)</td></tr>
<tr class="separator:ga45ae4f086fac0dbe6e67900537edb013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7308dc63967af2eb490c057cf92bb862"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">ADC_IER_AWD2IE</a>)</td></tr>
<tr class="separator:ga7308dc63967af2eb490c057cf92bb862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860b4564dfaa399f58db514f9b9e45e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">ADC_IER_AWD3IE</a>)</td></tr>
<tr class="separator:ga860b4564dfaa399f58db514f9b9e45e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1aaa21a8a07634ab28061fa27cc1bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_IER_JQOVF</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884">ADC_IER_JQOVFIE</a>)</td></tr>
<tr class="separator:ga9f1aaa21a8a07634ab28061fa27cc1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababb1708515c068f7551691c855032e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gababb1708515c068f7551691c855032e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADEN_Pos)</td></tr>
<tr class="separator:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a></td></tr>
<tr class="separator:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADDIS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502e95251db602e283746c432535f335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADDIS_Pos)</td></tr>
<tr class="separator:ga502e95251db602e283746c432535f335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99494f414a25f32a5f00ea39ea2150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a></td></tr>
<tr class="separator:gad99494f414a25f32a5f00ea39ea2150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADSTART_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953c154b7b2b18679ed80a7839c908f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADSTART_Pos)</td></tr>
<tr class="separator:ga953c154b7b2b18679ed80a7839c908f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25021284fb6bfad3e8448edc6ef81218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a></td></tr>
<tr class="separator:ga25021284fb6bfad3e8448edc6ef81218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15506622c4eb5cf5914ca99af5059f6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_JADSTART_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga15506622c4eb5cf5914ca99af5059f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7abad7f3ee1d2ae306185d1c6b3be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9">ADC_CR_JADSTART_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_JADSTART_Pos)</td></tr>
<tr class="separator:ga4c7abad7f3ee1d2ae306185d1c6b3be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b3e6a6bfa0c60d25674e43da3387ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9">ADC_CR_JADSTART_Msk</a></td></tr>
<tr class="separator:ga27b3e6a6bfa0c60d25674e43da3387ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADSTP_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADSTP_Pos)</td></tr>
<tr class="separator:ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a></td></tr>
<tr class="separator:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ed6e1bc950d57d1ec10ed245eee1c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_JADSTP_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga57ed6e1bc950d57d1ec10ed245eee1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e7da4b53b66898243818cb77d0eb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a">ADC_CR_JADSTP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_JADSTP_Pos)</td></tr>
<tr class="separator:ga44e7da4b53b66898243818cb77d0eb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae9f86a9852402b380d49f9781d75b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a">ADC_CR_JADSTP_Msk</a></td></tr>
<tr class="separator:gacae9f86a9852402b380d49f9781d75b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca6812db3fec59db7d200ac442f083e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADVREGEN_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6ca6812db3fec59db7d200ac442f083e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2a7882224b14c4c7ec4d1ce25941f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">ADC_CR_ADVREGEN_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CR_ADVREGEN_Pos)</td></tr>
<tr class="separator:ga77b2a7882224b14c4c7ec4d1ce25941f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be7ae16a57665a53f3efce3f8aeb493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">ADC_CR_ADVREGEN_Msk</a></td></tr>
<tr class="separator:ga5be7ae16a57665a53f3efce3f8aeb493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e547428b0798e4590c91f91f135e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9e547428b0798e4590c91f91f135e1f">ADC_CR_ADVREGEN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADVREGEN_Pos)</td></tr>
<tr class="separator:gae9e547428b0798e4590c91f91f135e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5194da2923b931e1b7c2f732960e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d5194da2923b931e1b7c2f732960e5a">ADC_CR_ADVREGEN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CR_ADVREGEN_Pos)</td></tr>
<tr class="separator:ga2d5194da2923b931e1b7c2f732960e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999d1e5e7a4e605fcf9015e8fbe68953"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADCALDIF_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga999d1e5e7a4e605fcf9015e8fbe68953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc6fb007c268fc6b4f746d2f4a6e3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb">ADC_CR_ADCALDIF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADCALDIF_Pos)</td></tr>
<tr class="separator:ga5cc6fb007c268fc6b4f746d2f4a6e3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602da64684da4f219320006e99afa3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb">ADC_CR_ADCALDIF_Msk</a></td></tr>
<tr class="separator:ga602da64684da4f219320006e99afa3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4930e9200637ddd5530b0b56f7667874"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR_ADCAL_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga4930e9200637ddd5530b0b56f7667874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CR_ADCAL_Pos)</td></tr>
<tr class="separator:ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a></td></tr>
<tr class="separator:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7bf0adceef4a7afd14d6aeaf256a324"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_DMAEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab7bf0adceef4a7afd14d6aeaf256a324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd9db6d4d3f0ff211b283ec56db4be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7">ADC_CFGR_DMAEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_DMAEN_Pos)</td></tr>
<tr class="separator:ga5dd9db6d4d3f0ff211b283ec56db4be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad505a73bda99d0d888aad0b0d78df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7">ADC_CFGR_DMAEN_Msk</a></td></tr>
<tr class="separator:ga3ad505a73bda99d0d888aad0b0d78df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5eadd88837ed4365d901e9a8fc0144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_DMACFG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabd5eadd88837ed4365d901e9a8fc0144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2f3716da655546de6bd3ed34a2b841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841">ADC_CFGR_DMACFG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_DMACFG_Pos)</td></tr>
<tr class="separator:ga8d2f3716da655546de6bd3ed34a2b841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54bcccd92a204be96e683968b57d6863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841">ADC_CFGR_DMACFG_Msk</a></td></tr>
<tr class="separator:ga54bcccd92a204be96e683968b57d6863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602b264dbccf40d3599f32658a7f2e1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_RES_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga602b264dbccf40d3599f32658a7f2e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884d26277fcbbab9a2306fa0f3a08b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06">ADC_CFGR_RES_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CFGR_RES_Pos)</td></tr>
<tr class="separator:ga884d26277fcbbab9a2306fa0f3a08b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa43af8cc44bfe846f5405967e420ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06">ADC_CFGR_RES_Msk</a></td></tr>
<tr class="separator:gaeaa43af8cc44bfe846f5405967e420ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a16ca67d91b7088e166a482c8ccdafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb">ADC_CFGR_RES_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_RES_Pos)</td></tr>
<tr class="separator:ga5a16ca67d91b7088e166a482c8ccdafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e12f88cd7f5df295e7043bd30f4f37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b">ADC_CFGR_RES_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR_RES_Pos)</td></tr>
<tr class="separator:ga8e12f88cd7f5df295e7043bd30f4f37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33156022d6d125cd2e707b2fe2950c9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_ALIGN_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga33156022d6d125cd2e707b2fe2950c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba7f66602ab6cc16771118bbe95aa28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28">ADC_CFGR_ALIGN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_ALIGN_Pos)</td></tr>
<tr class="separator:ga4ba7f66602ab6cc16771118bbe95aa28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2f858a86778698f9294da72af89642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28">ADC_CFGR_ALIGN_Msk</a></td></tr>
<tr class="separator:gaed2f858a86778698f9294da72af89642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af46a2dbfd4f190d1a826e12548ee58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_EXTSEL_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga2af46a2dbfd4f190d1a826e12548ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb1956530e58fa67550a75b4a813e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63">ADC_CFGR_EXTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:ga3cb1956530e58fa67550a75b4a813e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde20461b88c714bd033532116a3aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63">ADC_CFGR_EXTSEL_Msk</a></td></tr>
<tr class="separator:gabde20461b88c714bd033532116a3aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cb3b6f3c35f7b4193163f4f9d34415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415">ADC_CFGR_EXTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:gae3cb3b6f3c35f7b4193163f4f9d34415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd9e517a88674014aab20101a7da115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115">ADC_CFGR_EXTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:ga2fd9e517a88674014aab20101a7da115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7525758d4efc4c48107589b0944bb5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed">ADC_CFGR_EXTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:ga7525758d4efc4c48107589b0944bb5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1131ab203faacfae481746d06c7b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91">ADC_CFGR_EXTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; ADC_CFGR_EXTSEL_Pos)</td></tr>
<tr class="separator:gabf1131ab203faacfae481746d06c7b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59a123d659364c581a4bc7261d8f913"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_EXTEN_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac59a123d659364c581a4bc7261d8f913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174205f3752c0629fc6b2faa76fc475c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c">ADC_CFGR_EXTEN_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CFGR_EXTEN_Pos)</td></tr>
<tr class="separator:ga174205f3752c0629fc6b2faa76fc475c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf437add5f6ed735d2b68d90f567630df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c">ADC_CFGR_EXTEN_Msk</a></td></tr>
<tr class="separator:gaf437add5f6ed735d2b68d90f567630df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87582210aab60007d7e66b879c4c4cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc">ADC_CFGR_EXTEN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_EXTEN_Pos)</td></tr>
<tr class="separator:gaa87582210aab60007d7e66b879c4c4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134b2b43983c99c5bab9ff2cea31c13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d">ADC_CFGR_EXTEN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR_EXTEN_Pos)</td></tr>
<tr class="separator:ga134b2b43983c99c5bab9ff2cea31c13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cfdbbd6b18e14ba85f66b8b0ae8424"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_OVRMOD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga21cfdbbd6b18e14ba85f66b8b0ae8424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17df813b82fe29cd6e2810429e422dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0">ADC_CFGR_OVRMOD_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_OVRMOD_Pos)</td></tr>
<tr class="separator:ga17df813b82fe29cd6e2810429e422dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19413a93e5983d4c2a3caa18c569b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0">ADC_CFGR_OVRMOD_Msk</a></td></tr>
<tr class="separator:gaf19413a93e5983d4c2a3caa18c569b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81544fe2a826de141da3b0f27fdfc94b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_CONT_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga81544fe2a826de141da3b0f27fdfc94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d0b1394f011c8a6f8f22d3250b4f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b">ADC_CFGR_CONT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_CONT_Pos)</td></tr>
<tr class="separator:gac7d0b1394f011c8a6f8f22d3250b4f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821c516b84062c1548d1ec679449ae5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b">ADC_CFGR_CONT_Msk</a></td></tr>
<tr class="separator:ga821c516b84062c1548d1ec679449ae5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d25ef9afd97e0944cbfa7a32a77380"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_AUTDLY_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga39d25ef9afd97e0944cbfa7a32a77380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5805f1346391c1187b35bddc45657e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e">ADC_CFGR_AUTDLY_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_AUTDLY_Pos)</td></tr>
<tr class="separator:ga3a5805f1346391c1187b35bddc45657e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c745a8afc373cfb30d2eea5c3e2b539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e">ADC_CFGR_AUTDLY_Msk</a></td></tr>
<tr class="separator:ga6c745a8afc373cfb30d2eea5c3e2b539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4846aec29e682f5b88fea2bf0e9d98d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_DISCEN_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4846aec29e682f5b88fea2bf0e9d98d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa8b98ff16a14c7c6a4b37e7f78b3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff">ADC_CFGR_DISCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_DISCEN_Pos)</td></tr>
<tr class="separator:gaefa8b98ff16a14c7c6a4b37e7f78b3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213e7ac73ff5f6d57ef808b55a5d06d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff">ADC_CFGR_DISCEN_Msk</a></td></tr>
<tr class="separator:ga213e7ac73ff5f6d57ef808b55a5d06d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07dd2f35a26d61a95c8106c4334dd58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_DISCNUM_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gab07dd2f35a26d61a95c8106c4334dd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193e3936ee547d9c72cc255a7b220f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91">ADC_CFGR_DISCNUM_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_CFGR_DISCNUM_Pos)</td></tr>
<tr class="separator:ga193e3936ee547d9c72cc255a7b220f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4896e6f24dae71bcf906f5621b4516d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91">ADC_CFGR_DISCNUM_Msk</a></td></tr>
<tr class="separator:ga4896e6f24dae71bcf906f5621b4516d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0e780ad9f10c1c8e71e1fe03bd1f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36">ADC_CFGR_DISCNUM_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_DISCNUM_Pos)</td></tr>
<tr class="separator:ga2c0e780ad9f10c1c8e71e1fe03bd1f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2207a91c578ab4dfa0f6b2fbae8f3940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940">ADC_CFGR_DISCNUM_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CFGR_DISCNUM_Pos)</td></tr>
<tr class="separator:ga2207a91c578ab4dfa0f6b2fbae8f3940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aad1441dd41ef4d4ce7ea365c5c5026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026">ADC_CFGR_DISCNUM_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_CFGR_DISCNUM_Pos)</td></tr>
<tr class="separator:ga7aad1441dd41ef4d4ce7ea365c5c5026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6870a46f875d3be1756d38fc21497725"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_JDISCEN_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6870a46f875d3be1756d38fc21497725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89149bdd3e2393675c3c6b787a5e67e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7">ADC_CFGR_JDISCEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_JDISCEN_Pos)</td></tr>
<tr class="separator:ga89149bdd3e2393675c3c6b787a5e67e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f75ebf90f85ba43654ce84312221a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7">ADC_CFGR_JDISCEN_Msk</a></td></tr>
<tr class="separator:gae9f75ebf90f85ba43654ce84312221a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c6ce8890d0b3193ae650d984fd76c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_JQM_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga69c6ce8890d0b3193ae650d984fd76c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0492df5abdf28dba26078b87ff0f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26">ADC_CFGR_JQM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_JQM_Pos)</td></tr>
<tr class="separator:ga7f0492df5abdf28dba26078b87ff0f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04353744e03fd108feb56f6a08bc2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26">ADC_CFGR_JQM_Msk</a></td></tr>
<tr class="separator:gae04353744e03fd108feb56f6a08bc2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b849c2be80838cff176ea35355a7e06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_AWD1SGL_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga3b849c2be80838cff176ea35355a7e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9472196fea3daf0ef3f1af112fd883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883">ADC_CFGR_AWD1SGL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_AWD1SGL_Pos)</td></tr>
<tr class="separator:gadb9472196fea3daf0ef3f1af112fd883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e80cddd31bb22e69abe0fa914515f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883">ADC_CFGR_AWD1SGL_Msk</a></td></tr>
<tr class="separator:gad9e80cddd31bb22e69abe0fa914515f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebc472d999df43f5de5e09bbc1740de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_AWD1EN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga1ebc472d999df43f5de5e09bbc1740de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad433c24faf296e6439ff44f1f86b6e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24">ADC_CFGR_AWD1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_AWD1EN_Pos)</td></tr>
<tr class="separator:gad433c24faf296e6439ff44f1f86b6e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa348e5a8262fa4004bca7049df8ec8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24">ADC_CFGR_AWD1EN_Msk</a></td></tr>
<tr class="separator:gaaa348e5a8262fa4004bca7049df8ec8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53902776a638ad681d7deb7f541f9100"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_JAWD1EN_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga53902776a638ad681d7deb7f541f9100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348ddd96ce2ca5a2374e3b74c2d9da42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42">ADC_CFGR_JAWD1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_JAWD1EN_Pos)</td></tr>
<tr class="separator:ga348ddd96ce2ca5a2374e3b74c2d9da42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73249abd113dec0f23baad8ed97a519b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42">ADC_CFGR_JAWD1EN_Msk</a></td></tr>
<tr class="separator:ga73249abd113dec0f23baad8ed97a519b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb82a927d35360cbddd34029755d16c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_JAUTO_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaccb82a927d35360cbddd34029755d16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd43ca7e9956bf730047a2ce2444f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d">ADC_CFGR_JAUTO_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_JAUTO_Pos)</td></tr>
<tr class="separator:ga7dd43ca7e9956bf730047a2ce2444f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ad6df507751f55e64b21412f34664b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d">ADC_CFGR_JAUTO_Msk</a></td></tr>
<tr class="separator:ga16ad6df507751f55e64b21412f34664b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6199fc9eee7c2bade8a144575f3388df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_AWD1CH_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga6199fc9eee7c2bade8a144575f3388df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec737fd67e66b3364530caaabd8244b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b">ADC_CFGR_AWD1CH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:gabec737fd67e66b3364530caaabd8244b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95732299dd4eedd4c34b00eafe06ec02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b">ADC_CFGR_AWD1CH_Msk</a></td></tr>
<tr class="separator:ga95732299dd4eedd4c34b00eafe06ec02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adfd1f80d0f1e91bdd4392b8bb58145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145">ADC_CFGR_AWD1CH_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:ga1adfd1f80d0f1e91bdd4392b8bb58145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8953ce1783e6b85f9f6cf98fb95148c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c">ADC_CFGR_AWD1CH_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:gaa8953ce1783e6b85f9f6cf98fb95148c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce31917ecfe6fda27195687ef008f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f">ADC_CFGR_AWD1CH_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:ga7ce31917ecfe6fda27195687ef008f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae70f493fea6448e214aad775526fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf">ADC_CFGR_AWD1CH_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:ga3ae70f493fea6448e214aad775526fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb51a00e42594b0c477a0d288963a8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3">ADC_CFGR_AWD1CH_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_CFGR_AWD1CH_Pos)</td></tr>
<tr class="separator:gabb51a00e42594b0c477a0d288963a8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9916bbee6091f4d9891158fcf26e81bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CFGR_AUTOFF_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9916bbee6091f4d9891158fcf26e81bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bc9539d3004b469c2c434a20972431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05bc9539d3004b469c2c434a20972431">ADC_CFGR_AUTOFF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CFGR_AUTOFF_Pos)</td></tr>
<tr class="separator:ga05bc9539d3004b469c2c434a20972431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ba299d4290343aabf6e2d3f03760db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ba299d4290343aabf6e2d3f03760db">ADC_CFGR_AUTOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05bc9539d3004b469c2c434a20972431">ADC_CFGR_AUTOFF_Msk</a></td></tr>
<tr class="separator:gac8ba299d4290343aabf6e2d3f03760db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f03d56ce87f27e70a1e585f029c35b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga47f03d56ce87f27e70a1e585f029c35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3178223e998eaa1910b2bc57534be358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358">ADC_SMPR1_SMP0_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP0_Pos)</td></tr>
<tr class="separator:ga3178223e998eaa1910b2bc57534be358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027abde03e4ff1cae275fbea702d2095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358">ADC_SMPR1_SMP0_Msk</a></td></tr>
<tr class="separator:ga027abde03e4ff1cae275fbea702d2095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac566e39c3b86efc909500a9588942413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413">ADC_SMPR1_SMP0_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP0_Pos)</td></tr>
<tr class="separator:gac566e39c3b86efc909500a9588942413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d81691982d91f9224767bb5784a391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391">ADC_SMPR1_SMP0_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP0_Pos)</td></tr>
<tr class="separator:gae1d81691982d91f9224767bb5784a391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4642472560d0667a1c61619184cbf028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028">ADC_SMPR1_SMP0_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP0_Pos)</td></tr>
<tr class="separator:ga4642472560d0667a1c61619184cbf028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a3ad426f07cbe0d6cc08135cfdae30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf7a3ad426f07cbe0d6cc08135cfdae30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495929da331dc8c49ca02e1511653b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57">ADC_SMPR1_SMP1_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP1_Pos)</td></tr>
<tr class="separator:ga495929da331dc8c49ca02e1511653b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8377a1e787d0c8e274d56780ef2a757b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b">ADC_SMPR1_SMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57">ADC_SMPR1_SMP1_Msk</a></td></tr>
<tr class="separator:ga8377a1e787d0c8e274d56780ef2a757b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dae73eb7d9bfa25033b021296f57083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083">ADC_SMPR1_SMP1_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP1_Pos)</td></tr>
<tr class="separator:ga1dae73eb7d9bfa25033b021296f57083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc93f54c3087634329ec7e864388c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a">ADC_SMPR1_SMP1_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP1_Pos)</td></tr>
<tr class="separator:ga2fc93f54c3087634329ec7e864388c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d9e4584f7c66fbdab22580ac297918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918">ADC_SMPR1_SMP1_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP1_Pos)</td></tr>
<tr class="separator:ga01d9e4584f7c66fbdab22580ac297918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc8bd1220a6bb466299d323edfca2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP2_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga1adc8bd1220a6bb466299d323edfca2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3654835327c3e21e839985eea7a50c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54">ADC_SMPR1_SMP2_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP2_Pos)</td></tr>
<tr class="separator:ga3654835327c3e21e839985eea7a50c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5588971a8a0f83018dee5df29dbd8616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616">ADC_SMPR1_SMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54">ADC_SMPR1_SMP2_Msk</a></td></tr>
<tr class="separator:ga5588971a8a0f83018dee5df29dbd8616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd8fd3aa5b0fdf0feef37eab7289124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124">ADC_SMPR1_SMP2_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP2_Pos)</td></tr>
<tr class="separator:gafbd8fd3aa5b0fdf0feef37eab7289124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570af6315b4fdda16202c59066a84f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8">ADC_SMPR1_SMP2_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP2_Pos)</td></tr>
<tr class="separator:gac570af6315b4fdda16202c59066a84f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c20e357f2b828bc648dd38fc949e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c">ADC_SMPR1_SMP2_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP2_Pos)</td></tr>
<tr class="separator:gad3c20e357f2b828bc648dd38fc949e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52091fea96711632ee42dc6eb2a6fb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf52091fea96711632ee42dc6eb2a6fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c91b4425e052fb99de6ad5a8b6467d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4">ADC_SMPR1_SMP3_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP3_Pos)</td></tr>
<tr class="separator:ga4c91b4425e052fb99de6ad5a8b6467d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22a34e787114885b112f3195b596e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a">ADC_SMPR1_SMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4">ADC_SMPR1_SMP3_Msk</a></td></tr>
<tr class="separator:gab22a34e787114885b112f3195b596e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135939802c1085c3ffe367f7eba4289b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b">ADC_SMPR1_SMP3_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP3_Pos)</td></tr>
<tr class="separator:ga135939802c1085c3ffe367f7eba4289b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1af0b2b7284b7c5e6d22058da2e973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973">ADC_SMPR1_SMP3_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP3_Pos)</td></tr>
<tr class="separator:ga5e1af0b2b7284b7c5e6d22058da2e973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027f68900560979cd0dac4c61d0328ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed">ADC_SMPR1_SMP3_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP3_Pos)</td></tr>
<tr class="separator:ga027f68900560979cd0dac4c61d0328ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fcc9e5c7743f44a2de7d093e17c0adc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP4_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4fcc9e5c7743f44a2de7d093e17c0adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572943d24d3d77b30378b72259a0ef20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20">ADC_SMPR1_SMP4_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP4_Pos)</td></tr>
<tr class="separator:ga572943d24d3d77b30378b72259a0ef20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab723bbe520a075dc05c051c5ff13c041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041">ADC_SMPR1_SMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20">ADC_SMPR1_SMP4_Msk</a></td></tr>
<tr class="separator:gab723bbe520a075dc05c051c5ff13c041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f3bb7d0882d3652c15ff34fcc5e805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805">ADC_SMPR1_SMP4_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP4_Pos)</td></tr>
<tr class="separator:ga05f3bb7d0882d3652c15ff34fcc5e805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95745ecc6926a2eda3ae6121846dba99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99">ADC_SMPR1_SMP4_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP4_Pos)</td></tr>
<tr class="separator:ga95745ecc6926a2eda3ae6121846dba99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b45c90f2b61502d246fb8ad87ec109c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c">ADC_SMPR1_SMP4_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP4_Pos)</td></tr>
<tr class="separator:ga0b45c90f2b61502d246fb8ad87ec109c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54dbfc1138c3af44893a945f7417979e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP5_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga54dbfc1138c3af44893a945f7417979e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4159a76c2886b68621725d9de6eeec46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46">ADC_SMPR1_SMP5_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP5_Pos)</td></tr>
<tr class="separator:ga4159a76c2886b68621725d9de6eeec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45b3c4d93de2e7fd685f75e40e2231a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a">ADC_SMPR1_SMP5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46">ADC_SMPR1_SMP5_Msk</a></td></tr>
<tr class="separator:gae45b3c4d93de2e7fd685f75e40e2231a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0167a630d2a1cfa980574c82d1aa6bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb">ADC_SMPR1_SMP5_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP5_Pos)</td></tr>
<tr class="separator:ga0167a630d2a1cfa980574c82d1aa6bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab561bae47260b54f285d0e4b242e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51">ADC_SMPR1_SMP5_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP5_Pos)</td></tr>
<tr class="separator:ga0ab561bae47260b54f285d0e4b242e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f80920dd8e4bd26b117b2cecf7e135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135">ADC_SMPR1_SMP5_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP5_Pos)</td></tr>
<tr class="separator:gaf4f80920dd8e4bd26b117b2cecf7e135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0caf1d67fd9c87c9146ecf3cdb8ba990"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP6_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga0caf1d67fd9c87c9146ecf3cdb8ba990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aec661b1c16744f8f56459166bc1f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48">ADC_SMPR1_SMP6_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP6_Pos)</td></tr>
<tr class="separator:ga8aec661b1c16744f8f56459166bc1f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622869f20d0369d203d3fc59daa1005a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a">ADC_SMPR1_SMP6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48">ADC_SMPR1_SMP6_Msk</a></td></tr>
<tr class="separator:ga622869f20d0369d203d3fc59daa1005a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3d93662896f81d20d879d1e42f036a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a">ADC_SMPR1_SMP6_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP6_Pos)</td></tr>
<tr class="separator:ga8d3d93662896f81d20d879d1e42f036a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3a98cd87ebc60a90d91137462a5608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608">ADC_SMPR1_SMP6_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP6_Pos)</td></tr>
<tr class="separator:ga0d3a98cd87ebc60a90d91137462a5608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee77200264c0a8f0ab3c2eeb250e9e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76">ADC_SMPR1_SMP6_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP6_Pos)</td></tr>
<tr class="separator:gaee77200264c0a8f0ab3c2eeb250e9e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dcc84f18d18e1fb7cc07ca9d5c56c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP7_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaf2dcc84f18d18e1fb7cc07ca9d5c56c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878a6a4d1e0415217e65e426a2e0b2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de">ADC_SMPR1_SMP7_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP7_Pos)</td></tr>
<tr class="separator:ga878a6a4d1e0415217e65e426a2e0b2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109b3f5b8d67170f9eb030e7cb331ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7">ADC_SMPR1_SMP7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de">ADC_SMPR1_SMP7_Msk</a></td></tr>
<tr class="separator:ga109b3f5b8d67170f9eb030e7cb331ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c8a6b2e2604fef144de8c9752743c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6">ADC_SMPR1_SMP7_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP7_Pos)</td></tr>
<tr class="separator:ga68c8a6b2e2604fef144de8c9752743c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b96aff1fdca529774066740e2ddcbfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd">ADC_SMPR1_SMP7_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP7_Pos)</td></tr>
<tr class="separator:ga6b96aff1fdca529774066740e2ddcbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed1fcfd6c79a585f8fd442595c81be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6">ADC_SMPR1_SMP7_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP7_Pos)</td></tr>
<tr class="separator:ga3ed1fcfd6c79a585f8fd442595c81be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40633e70260ca3bb8d709de87a674f17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP8_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga40633e70260ca3bb8d709de87a674f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4634b55ab6417e28a394bcdcd389c952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952">ADC_SMPR1_SMP8_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP8_Pos)</td></tr>
<tr class="separator:ga4634b55ab6417e28a394bcdcd389c952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960f4d5bf5971024daf60f274361f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04">ADC_SMPR1_SMP8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952">ADC_SMPR1_SMP8_Msk</a></td></tr>
<tr class="separator:ga2960f4d5bf5971024daf60f274361f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e61794b5b383f65324c3aae9a0049c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c">ADC_SMPR1_SMP8_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP8_Pos)</td></tr>
<tr class="separator:ga21e61794b5b383f65324c3aae9a0049c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9109ccdc0dda8b90df6b0868a72155f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4">ADC_SMPR1_SMP8_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP8_Pos)</td></tr>
<tr class="separator:ga9109ccdc0dda8b90df6b0868a72155f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ccd76eb0915fef45bf6f4ea99e89c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7">ADC_SMPR1_SMP8_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP8_Pos)</td></tr>
<tr class="separator:gad6ccd76eb0915fef45bf6f4ea99e89c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345cb4839a49db915453976f3b8864c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP9_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga345cb4839a49db915453976f3b8864c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5886181cc3ac6ae5ece59319bcf59631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631">ADC_SMPR1_SMP9_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR1_SMP9_Pos)</td></tr>
<tr class="separator:ga5886181cc3ac6ae5ece59319bcf59631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1f5bfac98940216c68e1adb2f9763d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d">ADC_SMPR1_SMP9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631">ADC_SMPR1_SMP9_Msk</a></td></tr>
<tr class="separator:ga0f1f5bfac98940216c68e1adb2f9763d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9ae5d202932eac4af8975829111e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c">ADC_SMPR1_SMP9_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR1_SMP9_Pos)</td></tr>
<tr class="separator:gacc9ae5d202932eac4af8975829111e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1925c138e5abd9433e73c5b3858baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa">ADC_SMPR1_SMP9_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR1_SMP9_Pos)</td></tr>
<tr class="separator:gaac1925c138e5abd9433e73c5b3858baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3d6ef8ed13f8bf9733179396f558a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5">ADC_SMPR1_SMP9_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR1_SMP9_Pos)</td></tr>
<tr class="separator:ga2e3d6ef8ed13f8bf9733179396f558a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac417606d3498e87a0891036fec22c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP10_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacac417606d3498e87a0891036fec22c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8f9119ad8c947f974a8fafb92d453a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a">ADC_SMPR2_SMP10_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:gaae8f9119ad8c947f974a8fafb92d453a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4510ca275d466ec70aea9351b7a2d812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">ADC_SMPR2_SMP10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a">ADC_SMPR2_SMP10_Msk</a></td></tr>
<tr class="separator:ga4510ca275d466ec70aea9351b7a2d812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa90001b735c95ca06dca6bf700d0173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173">ADC_SMPR2_SMP10_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:gaaa90001b735c95ca06dca6bf700d0173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05587e25c61d14798d00d8a30bc6c498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498">ADC_SMPR2_SMP10_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:ga05587e25c61d14798d00d8a30bc6c498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70984308f512e9b7a10011e63ca65c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a">ADC_SMPR2_SMP10_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP10_Pos)</td></tr>
<tr class="separator:ga70984308f512e9b7a10011e63ca65c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656748b78dc96c41a046562a21b1cf60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP11_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga656748b78dc96c41a046562a21b1cf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ffd03e7137a58d4b0c887d35697847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847">ADC_SMPR2_SMP11_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:ga61ffd03e7137a58d4b0c887d35697847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b05a6e02802852a24805db90b978344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">ADC_SMPR2_SMP11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847">ADC_SMPR2_SMP11_Msk</a></td></tr>
<tr class="separator:ga4b05a6e02802852a24805db90b978344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265fe139ce6dfd47ca4473c4d80ddc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90">ADC_SMPR2_SMP11_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:ga265fe139ce6dfd47ca4473c4d80ddc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefecb9bb78651cc7b304c36d263548db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db">ADC_SMPR2_SMP11_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:gaefecb9bb78651cc7b304c36d263548db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988324f5396237f5e76b523722bf1310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310">ADC_SMPR2_SMP11_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP11_Pos)</td></tr>
<tr class="separator:ga988324f5396237f5e76b523722bf1310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b08955cebcdfbb9b24fce0473fd4595"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP12_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9b08955cebcdfbb9b24fce0473fd4595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4720af69bb9f0921835bad44c825a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7">ADC_SMPR2_SMP12_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:ga7e4720af69bb9f0921835bad44c825a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414f0cdd54936a333a38594a0391f257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">ADC_SMPR2_SMP12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7">ADC_SMPR2_SMP12_Msk</a></td></tr>
<tr class="separator:ga414f0cdd54936a333a38594a0391f257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4c718978f3e26a8d84047b04bd47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9">ADC_SMPR2_SMP12_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:gacd4c718978f3e26a8d84047b04bd47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86495f5aa7af0df7da24d8b5711f1185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185">ADC_SMPR2_SMP12_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:ga86495f5aa7af0df7da24d8b5711f1185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6355cb0de0cdb69fdd30e659287f6f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f">ADC_SMPR2_SMP12_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP12_Pos)</td></tr>
<tr class="separator:ga6355cb0de0cdb69fdd30e659287f6f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2d7eb6cf205f6a2ab0e06eea2bf8a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP13_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabb2d7eb6cf205f6a2ab0e06eea2bf8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec698d9d9c304b0e7d6365f532c4075c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c">ADC_SMPR2_SMP13_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:gaec698d9d9c304b0e7d6365f532c4075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b518835d8add9dd1c4abf2d66cc60aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">ADC_SMPR2_SMP13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c">ADC_SMPR2_SMP13_Msk</a></td></tr>
<tr class="separator:ga3b518835d8add9dd1c4abf2d66cc60aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e510b90fb498bf5b23ee65bdc53daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf">ADC_SMPR2_SMP13_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:gac7e510b90fb498bf5b23ee65bdc53daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38dc5713a9c0fbc671cad145f249353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353">ADC_SMPR2_SMP13_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:gaf38dc5713a9c0fbc671cad145f249353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a3d0de3e5accfef6b5850887c8612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f">ADC_SMPR2_SMP13_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP13_Pos)</td></tr>
<tr class="separator:ga56a3d0de3e5accfef6b5850887c8612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49c576f9e3468d780f6d058fa5986bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP14_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa49c576f9e3468d780f6d058fa5986bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5a3fe25e91d78bcec3f9c32bbe29c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9">ADC_SMPR2_SMP14_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:ga2e5a3fe25e91d78bcec3f9c32bbe29c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80aef43bf273a0b1c1c8c95ea2a05997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">ADC_SMPR2_SMP14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9">ADC_SMPR2_SMP14_Msk</a></td></tr>
<tr class="separator:ga80aef43bf273a0b1c1c8c95ea2a05997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353f788547b29e390721512e38d76c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91">ADC_SMPR2_SMP14_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:ga353f788547b29e390721512e38d76c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc05ded1a51181e5ea311a63a188f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50">ADC_SMPR2_SMP14_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:gaabc05ded1a51181e5ea311a63a188f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b820831ec934100caaddc5afca4d7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc">ADC_SMPR2_SMP14_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP14_Pos)</td></tr>
<tr class="separator:ga3b820831ec934100caaddc5afca4d7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8260aec6d12db7c4f36e99c2e4f6c04a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8260aec6d12db7c4f36e99c2e4f6c04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3918c1a95d6be8802a54ec7aaff2cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe">ADC_SMPR2_SMP15_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:gaf3918c1a95d6be8802a54ec7aaff2cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b0faa04d1e41f0527e6a756c59cdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">ADC_SMPR2_SMP15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe">ADC_SMPR2_SMP15_Msk</a></td></tr>
<tr class="separator:gab1b0faa04d1e41f0527e6a756c59cdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487ac9b7be501d6d8801ccc524bfe2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee">ADC_SMPR2_SMP15_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:ga487ac9b7be501d6d8801ccc524bfe2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbf3e72ec6d557a5116fa5a54e95249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249">ADC_SMPR2_SMP15_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:gadbbf3e72ec6d557a5116fa5a54e95249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddc4d71510edde082b2dd4c22e5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1">ADC_SMPR2_SMP15_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP15_Pos)</td></tr>
<tr class="separator:ga0ddc4d71510edde082b2dd4c22e5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad438ceb4e200d64b9ca89c147d1e1b99"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP16_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad438ceb4e200d64b9ca89c147d1e1b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512f9520d6e7ad2f1eca25662f5a5f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00">ADC_SMPR2_SMP16_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga512f9520d6e7ad2f1eca25662f5a5f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d8954f0fea7b23d0706547b888770e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">ADC_SMPR2_SMP16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00">ADC_SMPR2_SMP16_Msk</a></td></tr>
<tr class="separator:ga57d8954f0fea7b23d0706547b888770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e469c8aeddeb27c558976d051e6307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307">ADC_SMPR2_SMP16_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga60e469c8aeddeb27c558976d051e6307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2513f71a928fa3e62ea36f09c5585195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195">ADC_SMPR2_SMP16_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga2513f71a928fa3e62ea36f09c5585195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3edcfd7d8090fec74aa35bbeadf0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1">ADC_SMPR2_SMP16_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP16_Pos)</td></tr>
<tr class="separator:ga9e3edcfd7d8090fec74aa35bbeadf0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c2336e96456284394e2edcf7d86c53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP17_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga06c2336e96456284394e2edcf7d86c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0fef89af3c6e26afed9da3ff8d655b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b">ADC_SMPR2_SMP17_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:ga1d0fef89af3c6e26afed9da3ff8d655b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2d39fb0029e1ad687a974e951c3ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">ADC_SMPR2_SMP17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b">ADC_SMPR2_SMP17_Msk</a></td></tr>
<tr class="separator:ga6e2d39fb0029e1ad687a974e951c3ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9448346fb447544652f1a518f0ea645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645">ADC_SMPR2_SMP17_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:gad9448346fb447544652f1a518f0ea645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1989f93787121ae0a6cd2257143b723d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d">ADC_SMPR2_SMP17_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:ga1989f93787121ae0a6cd2257143b723d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdc1745e62f43cc5959880378f56b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60">ADC_SMPR2_SMP17_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP17_Pos)</td></tr>
<tr class="separator:ga0bdc1745e62f43cc5959880378f56b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b90db43754837154be4d227995bd26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP18_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga19b90db43754837154be4d227995bd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc945469a51c017b413f899ac424ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3">ADC_SMPR2_SMP18_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gaecc945469a51c017b413f899ac424ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e96250f583a5233b45f03e30b74562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">ADC_SMPR2_SMP18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3">ADC_SMPR2_SMP18_Msk</a></td></tr>
<tr class="separator:ga34e96250f583a5233b45f03e30b74562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13baec4186c21c810aeb72bfe17f89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d">ADC_SMPR2_SMP18_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gac13baec4186c21c810aeb72bfe17f89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae385bc553afb94e021ec9ae9f5e12c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11">ADC_SMPR2_SMP18_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gae385bc553afb94e021ec9ae9f5e12c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59c1ccdac1dac3bedcc4a119ed65128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128">ADC_SMPR2_SMP18_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SMPR2_SMP18_Pos)</td></tr>
<tr class="separator:gac59c1ccdac1dac3bedcc4a119ed65128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff008dca1619ebb07b82861fb9003b02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR1_LT1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaff008dca1619ebb07b82861fb9003b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae8c5196727979bfdb50a35d4d18545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">ADC_TR1_LT1_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga0ae8c5196727979bfdb50a35d4d18545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">ADC_TR1_LT1_Msk</a></td></tr>
<tr class="separator:gaba7b00a5ded63d156bf4d1bf6bf62ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da7b993b06b77effba5f2f411b5eef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9">ADC_TR1_LT1_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga9da7b993b06b77effba5f2f411b5eef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e">ADC_TR1_LT1_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga4aae1040f7730eaa0e187e51564c8c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1">ADC_TR1_LT1_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga3fa676b8632fc1481ea7eea37949d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2eab5c680ef57576cb899b7a3ea85be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be">ADC_TR1_LT1_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gac2eab5c680ef57576cb899b7a3ea85be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b491b417bf3c634fa457479cf60d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04">ADC_TR1_LT1_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gac7b491b417bf3c634fa457479cf60d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa">ADC_TR1_LT1_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga52262a8d95b8a14748dcc72b6ea96aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c">ADC_TR1_LT1_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gaae3990d7c9b211b93d4bad5de08fa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa104e1362b305a5ca7f4ef659ade3902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902">ADC_TR1_LT1_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gaa104e1362b305a5ca7f4ef659ade3902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928806f57017847b5e7339a0a5f12dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8">ADC_TR1_LT1_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga928806f57017847b5e7339a0a5f12dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09">ADC_TR1_LT1_9</a>&#160;&#160;&#160;(0x200U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:ga3d05c654d328d3707ed3e342a6bb2a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed073de1c8c1750e2b7bf83f433add0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0">ADC_TR1_LT1_10</a>&#160;&#160;&#160;(0x400U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gabed073de1c8c1750e2b7bf83f433add0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a">ADC_TR1_LT1_11</a>&#160;&#160;&#160;(0x800U &lt;&lt; ADC_TR1_LT1_Pos)</td></tr>
<tr class="separator:gad5af7fc08b67c8e7b4a783dfc0d8b64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb876d83bea9a745b6dd32d9efc46d00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR1_HT1_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafb876d83bea9a745b6dd32d9efc46d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa397c121d125dcbe3a686585064873b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">ADC_TR1_HT1_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaa397c121d125dcbe3a686585064873b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ad1cfd78eff67df0be5c4925676819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">ADC_TR1_HT1_Msk</a></td></tr>
<tr class="separator:ga90ad1cfd78eff67df0be5c4925676819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8">ADC_TR1_HT1_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gae7810b13d98a10a6a0c0f42ec4d6c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2">ADC_TR1_HT1_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaa75b052c1fa80b353a3e568d18f9bdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a">ADC_TR1_HT1_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaf4a9d7a6c932a1161cae22bbd2c6345a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83aede5882699c1a14de192a9c9e2ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2">ADC_TR1_HT1_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga83aede5882699c1a14de192a9c9e2ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3273f19057accc4fa63f243c778f306a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a">ADC_TR1_HT1_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga3273f19057accc4fa63f243c778f306a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0aa4102b39935decbe2dc083e587c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5">ADC_TR1_HT1_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga6d0aa4102b39935decbe2dc083e587c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a">ADC_TR1_HT1_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga72a957eeed81169f2aa46d86bfd24e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5b90376957036f86287ff09a5a7b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91">ADC_TR1_HT1_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gaed5b90376957036f86287ff09a5a7b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9961fcd4c1edf4fd76e422d814872da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0">ADC_TR1_HT1_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga9961fcd4c1edf4fd76e422d814872da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778c964be610134e2f6ce2c7b7165512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512">ADC_TR1_HT1_9</a>&#160;&#160;&#160;(0x200U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga778c964be610134e2f6ce2c7b7165512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8">ADC_TR1_HT1_10</a>&#160;&#160;&#160;(0x400U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:ga0460165b5a95af7ccadc8971ac7c5df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf69af30215febb5942d58939fed114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114">ADC_TR1_HT1_11</a>&#160;&#160;&#160;(0x800U &lt;&lt; ADC_TR1_HT1_Pos)</td></tr>
<tr class="separator:gabcf69af30215febb5942d58939fed114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8608b5d32a005c8b358fa2ad65ca8339"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR2_LT2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8608b5d32a005c8b358fa2ad65ca8339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ef914bb7d88be1a2b4366ec8164cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5">ADC_TR2_LT2_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga41ef914bb7d88be1a2b4366ec8164cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20840a5fcb23b91a8ac686e887d7d144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144">ADC_TR2_LT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5">ADC_TR2_LT2_Msk</a></td></tr>
<tr class="separator:ga20840a5fcb23b91a8ac686e887d7d144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ecb878d29b2299faafb578852f8a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47">ADC_TR2_LT2_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga34ecb878d29b2299faafb578852f8a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3179a92dfb4f62017fd6dca5e7e47a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a">ADC_TR2_LT2_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga3179a92dfb4f62017fd6dca5e7e47a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508f2fd314abce9d0fd12a49f97cbe9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d">ADC_TR2_LT2_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga508f2fd314abce9d0fd12a49f97cbe9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52de181b6536eedc3c69bf8c1d21084d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d">ADC_TR2_LT2_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga52de181b6536eedc3c69bf8c1d21084d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de4fd6ca585fa9a9089b66d7c49c597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597">ADC_TR2_LT2_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga3de4fd6ca585fa9a9089b66d7c49c597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d52b371e77f5d5946e086863a07b8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2">ADC_TR2_LT2_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga7d52b371e77f5d5946e086863a07b8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077bff6b42847a0b971b72c917b99cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8">ADC_TR2_LT2_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga077bff6b42847a0b971b72c917b99cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b77e5627dda6befdd9c78ce2a33bed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5">ADC_TR2_LT2_7</a>&#160;&#160;&#160;(0x80U &lt;&lt; ADC_TR2_LT2_Pos)</td></tr>
<tr class="separator:ga9b77e5627dda6befdd9c78ce2a33bed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad78eed2b788487ed4dca1bcfe49e991e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR2_HT2_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad78eed2b788487ed4dca1bcfe49e991e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb94e3f590b0b6f35f94a4f67b03a317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317">ADC_TR2_HT2_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:gafb94e3f590b0b6f35f94a4f67b03a317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b14e08b2f66cf148d43c61c68771f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f">ADC_TR2_HT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317">ADC_TR2_HT2_Msk</a></td></tr>
<tr class="separator:ga066b14e08b2f66cf148d43c61c68771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b3b1e829f61faaae29c3c2dda23eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef">ADC_TR2_HT2_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga74b3b1e829f61faaae29c3c2dda23eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026f0d39dff596f96ba18389e3e83c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81">ADC_TR2_HT2_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga026f0d39dff596f96ba18389e3e83c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c72193f37168c1cae5eef1df911935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935">ADC_TR2_HT2_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga50c72193f37168c1cae5eef1df911935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d41cb39ae353cdb6f3cb1a171a666a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a">ADC_TR2_HT2_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:gac2d41cb39ae353cdb6f3cb1a171a666a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb10f68b1827b5e65ed2a9caa71ee0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db">ADC_TR2_HT2_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:gafb10f68b1827b5e65ed2a9caa71ee0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763c3cdad0768b82ce8f32367a2d8aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5">ADC_TR2_HT2_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga763c3cdad0768b82ce8f32367a2d8aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845afafcc3c1121253967b5b565dd317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317">ADC_TR2_HT2_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga845afafcc3c1121253967b5b565dd317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bea36851c36dc6ff4f6bac11629c5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8">ADC_TR2_HT2_7</a>&#160;&#160;&#160;(0x80U &lt;&lt; ADC_TR2_HT2_Pos)</td></tr>
<tr class="separator:ga2bea36851c36dc6ff4f6bac11629c5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42c5cee63bd4ee8e203b96b4dc12d3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR3_LT3_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa42c5cee63bd4ee8e203b96b4dc12d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0ec961a8f75fc312716aa4f5493d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73">ADC_TR3_LT3_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gacc0ec961a8f75fc312716aa4f5493d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e00ddb0cb78fce86eb721d8a328a7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be">ADC_TR3_LT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73">ADC_TR3_LT3_Msk</a></td></tr>
<tr class="separator:ga5e00ddb0cb78fce86eb721d8a328a7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9160eb1deeecf0c7597d911d088ab3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b">ADC_TR3_LT3_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gaa9160eb1deeecf0c7597d911d088ab3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9e3760bafc3d0fa1e6c5b214091612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612">ADC_TR3_LT3_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:ga9b9e3760bafc3d0fa1e6c5b214091612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0881b45f3505329b69150505fb5189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189">ADC_TR3_LT3_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:ga6a0881b45f3505329b69150505fb5189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e">ADC_TR3_LT3_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21edb96d1dbc534a808bd30a51c7e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93">ADC_TR3_LT3_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gaa21edb96d1dbc534a808bd30a51c7e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09e180af5af055ffd917d1396e07c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33">ADC_TR3_LT3_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gae09e180af5af055ffd917d1396e07c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a6a325718e7104269f670bc5153a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11">ADC_TR3_LT3_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:ga98a6a325718e7104269f670bc5153a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40aaff0ba5d02e790c7cde568d20f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c">ADC_TR3_LT3_7</a>&#160;&#160;&#160;(0x80U &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gae40aaff0ba5d02e790c7cde568d20f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc0fa5c38a2c80117cbd4235b0aab12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR3_HT3_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6fc0fa5c38a2c80117cbd4235b0aab12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7947f0d9fd7c147c1d7b97bab0b5df3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f">ADC_TR3_HT3_Msk</a>&#160;&#160;&#160;(0xFFU &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga7947f0d9fd7c147c1d7b97bab0b5df3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b99aca9e1f5822d78fc7b6ec2698f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7">ADC_TR3_HT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f">ADC_TR3_HT3_Msk</a></td></tr>
<tr class="separator:ga37b99aca9e1f5822d78fc7b6ec2698f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cc86fe36a74112a7b665bede79a65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e">ADC_TR3_HT3_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga66cc86fe36a74112a7b665bede79a65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f529e197af9adba119e8f4d976f8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd">ADC_TR3_HT3_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga42f529e197af9adba119e8f4d976f8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608732060caf630f1b0d757e16323ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6">ADC_TR3_HT3_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga608732060caf630f1b0d757e16323ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765b8dea81f4a9ff67d01ad7c20717ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef">ADC_TR3_HT3_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga765b8dea81f4a9ff67d01ad7c20717ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5ee924871e9f36610345726a3780e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0">ADC_TR3_HT3_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:gafc5ee924871e9f36610345726a3780e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23161cc0272314389f78b5ba9ed36ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc">ADC_TR3_HT3_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga23161cc0272314389f78b5ba9ed36ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1843adaf3799922879d63959750e519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519">ADC_TR3_HT3_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:gad1843adaf3799922879d63959750e519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794f95d883970ea727a0b649543425f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7">ADC_TR3_HT3_7</a>&#160;&#160;&#160;(0x80U &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga794f95d883970ea727a0b649543425f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58db108cdbc75716bedb45ba9fabe727"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_L_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga58db108cdbc75716bedb45ba9fabe727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11490606e7ecc26985deed271f7ff57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:gac11490606e7ecc26985deed271f7ff57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a></td></tr>
<tr class="separator:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52708c6570da08c295603e5b52461ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga52708c6570da08c295603e5b52461ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdd34daa55da53d18055417ae895c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:gaffdd34daa55da53d18055417ae895c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb076bbba10c059697ab4da7e7f42aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ1_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaeeb076bbba10c059697ab4da7e7f42aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493e2bed9826e8656de8a78d6342a841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841">ADC_SQR1_SQ1_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga493e2bed9826e8656de8a78d6342a841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55fed000d18748945c5ec1574e2aef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2">ADC_SQR1_SQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841">ADC_SQR1_SQ1_Msk</a></td></tr>
<tr class="separator:gac55fed000d18748945c5ec1574e2aef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5007c22b52a990d59edc308db4aa7e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e">ADC_SQR1_SQ1_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga5007c22b52a990d59edc308db4aa7e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d39791a254c747d7fc563ef2835a25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d">ADC_SQR1_SQ1_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga6d39791a254c747d7fc563ef2835a25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a53d42007635294719b5693c952d9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2">ADC_SQR1_SQ1_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga9a53d42007635294719b5693c952d9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d8280dceec8e6d639b833f4b95071b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b">ADC_SQR1_SQ1_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:gab7d8280dceec8e6d639b833f4b95071b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2c76753c6a1f558daf51306509b1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae">ADC_SQR1_SQ1_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga9a2c76753c6a1f558daf51306509b1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaea393f3c02ce20146925440868fb1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ2_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabaea393f3c02ce20146925440868fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2b8206a25c584cbb273c4e61ef983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a">ADC_SQR1_SQ2_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga0b2b8206a25c584cbb273c4e61ef983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646e3fc05e4474a9752a5d6cda422a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39">ADC_SQR1_SQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a">ADC_SQR1_SQ2_Msk</a></td></tr>
<tr class="separator:ga646e3fc05e4474a9752a5d6cda422a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989924c002433367cc6f37b0c607b3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab">ADC_SQR1_SQ2_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga989924c002433367cc6f37b0c607b3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7e21751a905a670a9063621539373b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b">ADC_SQR1_SQ2_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:gacc7e21751a905a670a9063621539373b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e1157841449c278c8bd4934ec4753f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f">ADC_SQR1_SQ2_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:gac4e1157841449c278c8bd4934ec4753f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553275f2c613beab2dd8831c13bcbdee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee">ADC_SQR1_SQ2_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga553275f2c613beab2dd8831c13bcbdee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85137fd8238de4ec77ae677bbe4a744b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b">ADC_SQR1_SQ2_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga85137fd8238de4ec77ae677bbe4a744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cc76d373489a7be43052a7e61c0359"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ3_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab0cc76d373489a7be43052a7e61c0359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1874def095274f43aea19eb664d03ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab">ADC_SQR1_SQ3_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:gab1874def095274f43aea19eb664d03ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9ed3df07ad839d62ce3077fe8b69fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe">ADC_SQR1_SQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab">ADC_SQR1_SQ3_Msk</a></td></tr>
<tr class="separator:ga9c9ed3df07ad839d62ce3077fe8b69fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568b56e302ddfbe111f40646687cff3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b">ADC_SQR1_SQ3_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga568b56e302ddfbe111f40646687cff3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09654a4d05c16c32e00747df3b95f73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d">ADC_SQR1_SQ3_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga09654a4d05c16c32e00747df3b95f73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e3000a620505c83df4a22ce5999a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f">ADC_SQR1_SQ3_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga43e3000a620505c83df4a22ce5999a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a69f9692300a6928f1849270dba9f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04">ADC_SQR1_SQ3_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga7a69f9692300a6928f1849270dba9f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fd07904b3f9cb2b40aa07f76e16e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a">ADC_SQR1_SQ3_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:gab2fd07904b3f9cb2b40aa07f76e16e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4315d28d66e85ab77fa4f3a2410e7a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ4_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae4315d28d66e85ab77fa4f3a2410e7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d879e928740f53135ce2398a0cf2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb">ADC_SQR1_SQ4_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga65d879e928740f53135ce2398a0cf2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddd593a7e2fa60d950beddca3b11b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e">ADC_SQR1_SQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb">ADC_SQR1_SQ4_Msk</a></td></tr>
<tr class="separator:ga2ddd593a7e2fa60d950beddca3b11b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb003f3b7e8d3a230cf4142073530a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4">ADC_SQR1_SQ4_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga9eb003f3b7e8d3a230cf4142073530a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a1f4c32b74f4667792398a0d29136f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f">ADC_SQR1_SQ4_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga44a1f4c32b74f4667792398a0d29136f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73931ce6ed6335310849923555adc310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310">ADC_SQR1_SQ4_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga73931ce6ed6335310849923555adc310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801e01f1894057870a05a1c9972d814a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a">ADC_SQR1_SQ4_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga801e01f1894057870a05a1c9972d814a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fa5c7dca8607c798ab9c2f759707ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec">ADC_SQR1_SQ4_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga85fa5c7dca8607c798ab9c2f759707ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747326d08c8c3f116a2545fefcce364a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ5_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga747326d08c8c3f116a2545fefcce364a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5752b106218920c280051cc801f952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952">ADC_SQR2_SQ5_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga2b5752b106218920c280051cc801f952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfb1c31c13669683c09eed0907333c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0">ADC_SQR2_SQ5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952">ADC_SQR2_SQ5_Msk</a></td></tr>
<tr class="separator:ga5dfb1c31c13669683c09eed0907333c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac54c7cf718ace4ea1da71f92a7f7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9">ADC_SQR2_SQ5_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga2ac54c7cf718ace4ea1da71f92a7f7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca546c00944585ead8ac5cc31ca12e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5">ADC_SQR2_SQ5_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga8ca546c00944585ead8ac5cc31ca12e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f73b3de68f2443e1cff75b6a191654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654">ADC_SQR2_SQ5_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga26f73b3de68f2443e1cff75b6a191654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab3e92554b922734bd18089a6e8ad36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36">ADC_SQR2_SQ5_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga0ab3e92554b922734bd18089a6e8ad36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de0cbaeece893f7520c4461035e4e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70">ADC_SQR2_SQ5_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga3de0cbaeece893f7520c4461035e4e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9394e33f6018da573007de4b2b6b9afe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9394e33f6018da573007de4b2b6b9afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9429038964d6bbec803d114c73cfa6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e">ADC_SQR2_SQ6_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:gaf9429038964d6bbec803d114c73cfa6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba11f0cdf47b3290e7a6bd4c25eeae9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c">ADC_SQR2_SQ6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e">ADC_SQR2_SQ6_Msk</a></td></tr>
<tr class="separator:gaba11f0cdf47b3290e7a6bd4c25eeae9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae942db459355fae1c00115036f8960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960">ADC_SQR2_SQ6_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:ga1ae942db459355fae1c00115036f8960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020e35f63b9c49018bf98e46cf854ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded">ADC_SQR2_SQ6_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:ga020e35f63b9c49018bf98e46cf854ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c52bce328fdd2bb57e243ea617554c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c">ADC_SQR2_SQ6_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:ga50c52bce328fdd2bb57e243ea617554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4877dfb909e7df70c52261f8d51e32c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c">ADC_SQR2_SQ6_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:gac4877dfb909e7df70c52261f8d51e32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e5ac2144b1253dcc5c1ab28177ca20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20">ADC_SQR2_SQ6_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ6_Pos)</td></tr>
<tr class="separator:ga52e5ac2144b1253dcc5c1ab28177ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589d869844063982a6fc59daa2d49aee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ7_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga589d869844063982a6fc59daa2d49aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee89c65015de91a4fc92b922bcef81fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:gaee89c65015de91a4fc92b922bcef81fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f66f702fc124040956117f20ef8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a></td></tr>
<tr class="separator:gaa9f66f702fc124040956117f20ef8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12bbc822c10582a80f7e20a11038ce96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga12bbc822c10582a80f7e20a11038ce96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74bda24f18a95261661a944cecf45a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga74bda24f18a95261661a944cecf45a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab83e34058c7c593c58b4fc8f7d27084"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ8_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaab83e34058c7c593c58b4fc8f7d27084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9152be162b9262d76b7a59b4c0f25956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga9152be162b9262d76b7a59b4c0f25956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a></td></tr>
<tr class="separator:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858717a28d6c26612ad4ced46863ba13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga858717a28d6c26612ad4ced46863ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d06168a43b4845409f2fb9193ee474a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga2d06168a43b4845409f2fb9193ee474a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e22da18926dd107adc69282a445412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga23e22da18926dd107adc69282a445412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadd092f31f37bb129065be175673c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:gacadd092f31f37bb129065be175673c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8585b815abcb076901d4f1a4c8d6c80b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ9_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8585b815abcb076901d4f1a4c8d6c80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bc5dff92603b8e5dfe5ac87552f40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga03bc5dff92603b8e5dfe5ac87552f40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a></td></tr>
<tr class="separator:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace032949b436d9af8a20ea10a349d55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:gace032949b436d9af8a20ea10a349d55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3389c07a9de242151ffa434908fee39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga3389c07a9de242151ffa434908fee39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f684bb965d71438886ddea5982b6570"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ10_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4f684bb965d71438886ddea5982b6570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd343dc4d904b45555858cd88737791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791">ADC_SQR3_SQ10_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:gabbd343dc4d904b45555858cd88737791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3069fb9d69bfc49bcd3baef5bfb263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263">ADC_SQR3_SQ10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791">ADC_SQR3_SQ10_Msk</a></td></tr>
<tr class="separator:ga2f3069fb9d69bfc49bcd3baef5bfb263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447e3d0233b503d22c25a008dbd6bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2">ADC_SQR3_SQ10_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:ga2447e3d0233b503d22c25a008dbd6bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746fb81840cfee527ad71abeea7e16c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1">ADC_SQR3_SQ10_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:ga746fb81840cfee527ad71abeea7e16c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad868e3e146ea4018c6712b7b5e5c917c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c">ADC_SQR3_SQ10_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:gad868e3e146ea4018c6712b7b5e5c917c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43376bf9f160fb90ace40cf271ac98b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9">ADC_SQR3_SQ10_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:ga43376bf9f160fb90ace40cf271ac98b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf540f93e6895ca3a0d924c07281c3231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231">ADC_SQR3_SQ10_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ10_Pos)</td></tr>
<tr class="separator:gaf540f93e6895ca3a0d924c07281c3231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd04faa8e47de613b440b84ba2de6ef9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ11_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafd04faa8e47de613b440b84ba2de6ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4212aeb2623145b990fc5ca3ab6b372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372">ADC_SQR3_SQ11_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:gae4212aeb2623145b990fc5ca3ab6b372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb5c25b3defb1a7d65a7df1bb73b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b">ADC_SQR3_SQ11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372">ADC_SQR3_SQ11_Msk</a></td></tr>
<tr class="separator:gadddb5c25b3defb1a7d65a7df1bb73b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65dc4b1ae0f46728af8625948d5c9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7">ADC_SQR3_SQ11_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:gac65dc4b1ae0f46728af8625948d5c9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc0f722bf58a73bd56cf871d2c6944d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d">ADC_SQR3_SQ11_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:ga9dc0f722bf58a73bd56cf871d2c6944d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5931d581d840109eb43b27e1e9700196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196">ADC_SQR3_SQ11_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:ga5931d581d840109eb43b27e1e9700196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd2cba7aa9266b5c230cf72ced3213d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d">ADC_SQR3_SQ11_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:ga2fd2cba7aa9266b5c230cf72ced3213d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3df184578b8142e10d85420a539c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a">ADC_SQR3_SQ11_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ11_Pos)</td></tr>
<tr class="separator:ga9a3df184578b8142e10d85420a539c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f3d7f48c6e29bf6bfbb7333515bfd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab8f3d7f48c6e29bf6bfbb7333515bfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3de565eb75eef45ca4b1714d0b725f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f">ADC_SQR3_SQ12_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:gabd3de565eb75eef45ca4b1714d0b725f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3637e441983200bdc8f6cb84343d28cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd">ADC_SQR3_SQ12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f">ADC_SQR3_SQ12_Msk</a></td></tr>
<tr class="separator:ga3637e441983200bdc8f6cb84343d28cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9b4a95a41b45efdfbabb2c254dff54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54">ADC_SQR3_SQ12_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:gaeb9b4a95a41b45efdfbabb2c254dff54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b51fe9857ed674dddf0eb3cf7bd1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa">ADC_SQR3_SQ12_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:ga04b51fe9857ed674dddf0eb3cf7bd1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad492e4d36d0b1fb6c5a48887d772ea18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18">ADC_SQR3_SQ12_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:gad492e4d36d0b1fb6c5a48887d772ea18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3daa0897dd698b9a92289657a509211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211">ADC_SQR3_SQ12_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:gaf3daa0897dd698b9a92289657a509211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74472cf9b337b11e7394093712ab81ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee">ADC_SQR3_SQ12_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ12_Pos)</td></tr>
<tr class="separator:ga74472cf9b337b11e7394093712ab81ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0564d33ba33305bd21e0a949487107"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ13_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaee0564d33ba33305bd21e0a949487107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaed5fac0755bbfb514a1badb6351883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883">ADC_SQR3_SQ13_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:gafaed5fac0755bbfb514a1badb6351883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2022339e35fd5ad394f97d7ed366744a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">ADC_SQR3_SQ13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883">ADC_SQR3_SQ13_Msk</a></td></tr>
<tr class="separator:ga2022339e35fd5ad394f97d7ed366744a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e5fdee0cfa529866eca8e180e2b161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161">ADC_SQR3_SQ13_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga16e5fdee0cfa529866eca8e180e2b161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70798c880e1700cac17e94fb40c4483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483">ADC_SQR3_SQ13_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:gab70798c880e1700cac17e94fb40c4483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea63a5a3a1c982315000e969bf8abec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec">ADC_SQR3_SQ13_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga0ea63a5a3a1c982315000e969bf8abec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0720de5979c486b7960776eb283fc62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d">ADC_SQR3_SQ13_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga0720de5979c486b7960776eb283fc62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615dd2c11f0feb9e5685a45665f2c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa">ADC_SQR3_SQ13_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ13_Pos)</td></tr>
<tr class="separator:ga615dd2c11f0feb9e5685a45665f2c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d372c13876791fec7ae22b294f6306"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ14_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga31d372c13876791fec7ae22b294f6306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33289c363de6166bfdd990b9e70394d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7">ADC_SQR3_SQ14_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:ga33289c363de6166bfdd990b9e70394d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92b69d99317c86074d8ea5f609f771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">ADC_SQR3_SQ14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7">ADC_SQR3_SQ14_Msk</a></td></tr>
<tr class="separator:gaad92b69d99317c86074d8ea5f609f771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5a60e0c94439eb67525d5c732a44c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4">ADC_SQR3_SQ14_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:ga7b5a60e0c94439eb67525d5c732a44c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7e61eea0ba54638c751726ee89e357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357">ADC_SQR3_SQ14_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:gaad7e61eea0ba54638c751726ee89e357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3dcdbc780621a3f3c0d038eb6c48344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344">ADC_SQR3_SQ14_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:gae3dcdbc780621a3f3c0d038eb6c48344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43ad0f13dfcd3ee9685d5631e94d4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0">ADC_SQR3_SQ14_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:gab43ad0f13dfcd3ee9685d5631e94d4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9599ba53b387f33bf3156b5609d5c39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e">ADC_SQR3_SQ14_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR3_SQ14_Pos)</td></tr>
<tr class="separator:ga9599ba53b387f33bf3156b5609d5c39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9cc0bdb58cadf483b117a194b17109"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR4_SQ15_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3b9cc0bdb58cadf483b117a194b17109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2595c8459384c97b4673e910922778c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5">ADC_SQR4_SQ15_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:ga2595c8459384c97b4673e910922778c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2214f5bb73203af67652390fe61449d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0">ADC_SQR4_SQ15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5">ADC_SQR4_SQ15_Msk</a></td></tr>
<tr class="separator:ga2214f5bb73203af67652390fe61449d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7757a178103514b6bb17a2d5829f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44">ADC_SQR4_SQ15_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:ga1e7757a178103514b6bb17a2d5829f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc393f44825a919be717c9aa0af726b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b">ADC_SQR4_SQ15_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:gaecc393f44825a919be717c9aa0af726b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8d627766e2892795485ad4258d1a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a">ADC_SQR4_SQ15_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:gafe8d627766e2892795485ad4258d1a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04e2f3a5921812cbc9bd1725e877f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d">ADC_SQR4_SQ15_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:gad04e2f3a5921812cbc9bd1725e877f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b1d4173373befa56ba07cb4d6efa9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e">ADC_SQR4_SQ15_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR4_SQ15_Pos)</td></tr>
<tr class="separator:ga48b1d4173373befa56ba07cb4d6efa9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6112c6828350ee051c57cf03a06e4826"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR4_SQ16_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6112c6828350ee051c57cf03a06e4826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1816f43d18d70c9b2330f2b910b1b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f">ADC_SQR4_SQ16_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:gaa1816f43d18d70c9b2330f2b910b1b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2103c1c0afcda507339ba3aa355de327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327">ADC_SQR4_SQ16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f">ADC_SQR4_SQ16_Msk</a></td></tr>
<tr class="separator:ga2103c1c0afcda507339ba3aa355de327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c87c49d25dd3aa26ab0d3565847d06c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c">ADC_SQR4_SQ16_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:ga2c87c49d25dd3aa26ab0d3565847d06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b4799f17a5bd7488a2ea22e05dee36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36">ADC_SQR4_SQ16_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:gac8b4799f17a5bd7488a2ea22e05dee36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03206a57021b7acf10821cfcd0646a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b">ADC_SQR4_SQ16_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:ga03206a57021b7acf10821cfcd0646a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955130a7bd74a23fed2e3520356a0b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c">ADC_SQR4_SQ16_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:ga955130a7bd74a23fed2e3520356a0b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc929a12c1f98b9df7a5cdcf76d7632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632">ADC_SQR4_SQ16_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_SQR4_SQ16_Pos)</td></tr>
<tr class="separator:gafdc929a12c1f98b9df7a5cdcf76d7632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e518c40219c8d83b22c8ce8942308f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_DR_RDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga32e518c40219c8d83b22c8ce8942308f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3875cb0f8b0450a27c01916eb7638ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7">ADC_DR_RDATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga3875cb0f8b0450a27c01916eb7638ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf410a1bf14e651c908b2e09f0fc85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7">ADC_DR_RDATA_Msk</a></td></tr>
<tr class="separator:gabdf410a1bf14e651c908b2e09f0fc85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b7525357056053fe08e522151538e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44b7525357056053fe08e522151538e0">ADC_DR_RDATA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga44b7525357056053fe08e522151538e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e07977aa60f36227625a1388dbf062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e07977aa60f36227625a1388dbf062">ADC_DR_RDATA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga95e07977aa60f36227625a1388dbf062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d373e0cc37348b8890e0e9237ddc0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d373e0cc37348b8890e0e9237ddc0f7">ADC_DR_RDATA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga2d373e0cc37348b8890e0e9237ddc0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c110a83edbc4eed3503577b4dea182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72c110a83edbc4eed3503577b4dea182">ADC_DR_RDATA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga72c110a83edbc4eed3503577b4dea182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8920d0dacd4be84100805eddcffd76e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8920d0dacd4be84100805eddcffd76e9">ADC_DR_RDATA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga8920d0dacd4be84100805eddcffd76e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533de8c0bad97cca2ee56d24856d79fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga533de8c0bad97cca2ee56d24856d79fb">ADC_DR_RDATA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga533de8c0bad97cca2ee56d24856d79fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be9fdacefbfb9aa761deac19746e742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be9fdacefbfb9aa761deac19746e742">ADC_DR_RDATA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga4be9fdacefbfb9aa761deac19746e742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7ed60b10cf90d85eae39b2aa7fe913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf7ed60b10cf90d85eae39b2aa7fe913">ADC_DR_RDATA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gacf7ed60b10cf90d85eae39b2aa7fe913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14a45a442ba4b271a3346d8b9016f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa14a45a442ba4b271a3346d8b9016f73">ADC_DR_RDATA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gaa14a45a442ba4b271a3346d8b9016f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c965f964e86fee7381c9ffe4011a0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c965f964e86fee7381c9ffe4011a0bb">ADC_DR_RDATA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga1c965f964e86fee7381c9ffe4011a0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc918b73020f3878533c6b22848543b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc918b73020f3878533c6b22848543b3">ADC_DR_RDATA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gacc918b73020f3878533c6b22848543b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68443923f8a0f35bf6b64734a8bc1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68443923f8a0f35bf6b64734a8bc1be">ADC_DR_RDATA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gaf68443923f8a0f35bf6b64734a8bc1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2031fb78cc5837294d2de09d338fa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2031fb78cc5837294d2de09d338fa02">ADC_DR_RDATA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gaf2031fb78cc5837294d2de09d338fa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90fb09c612b3b23359138b9f1adca50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90fb09c612b3b23359138b9f1adca50">ADC_DR_RDATA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gae90fb09c612b3b23359138b9f1adca50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa572c13c354c1976063fcffbd0454295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa572c13c354c1976063fcffbd0454295">ADC_DR_RDATA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:gaa572c13c354c1976063fcffbd0454295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50881c9403cdcf7a6c44a70ef0a03c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50881c9403cdcf7a6c44a70ef0a03c42">ADC_DR_RDATA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC_DR_RDATA_Pos)</td></tr>
<tr class="separator:ga50881c9403cdcf7a6c44a70ef0a03c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a></td></tr>
<tr class="separator:gaa624d1fe34014b88873e2dfa91f79232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a8187287a51b6bc2814e88c13e7a27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JEXTSEL_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga43a8187287a51b6bc2814e88c13e7a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdba60b235a884cc77321c6382515a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4">ADC_JSQR_JEXTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga5fdba60b235a884cc77321c6382515a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8097124ae6a0a332d6fa66a494910b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4">ADC_JSQR_JEXTSEL_Msk</a></td></tr>
<tr class="separator:ga8097124ae6a0a332d6fa66a494910b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbc123a8fab93405a5defde61fc5c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b">ADC_JSQR_JEXTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:gafcbc123a8fab93405a5defde61fc5c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e399d531a12e42861ea7749bde5dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1">ADC_JSQR_JEXTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga17e399d531a12e42861ea7749bde5dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c313e13190298bb35cc7f2c0af33bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf">ADC_JSQR_JEXTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga8c313e13190298bb35cc7f2c0af33bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ed510fc95d191754a981fc26a2a3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7">ADC_JSQR_JEXTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; ADC_JSQR_JEXTSEL_Pos)</td></tr>
<tr class="separator:gab4ed510fc95d191754a981fc26a2a3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44549c0712b73dca2bf8685f270623d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JEXTEN_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae44549c0712b73dca2bf8685f270623d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc3fed84855675ca9a8d056aa9eaf17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17">ADC_JSQR_JEXTEN_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_JSQR_JEXTEN_Pos)</td></tr>
<tr class="separator:gaccc3fed84855675ca9a8d056aa9eaf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27b9dc322ac84ef5fc8b80094ae4e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17">ADC_JSQR_JEXTEN_Msk</a></td></tr>
<tr class="separator:gad27b9dc322ac84ef5fc8b80094ae4e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f52a4af826de1bcfa5cd6db9d3e7ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8">ADC_JSQR_JEXTEN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_JSQR_JEXTEN_Pos)</td></tr>
<tr class="separator:ga3f52a4af826de1bcfa5cd6db9d3e7ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e81ea3a379455b49cc3d40fb431cbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6">ADC_JSQR_JEXTEN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_JSQR_JEXTEN_Pos)</td></tr>
<tr class="separator:ga2e81ea3a379455b49cc3d40fb431cbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a></td></tr>
<tr class="separator:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ea38b080462c4571524b5fcbfed292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gaf3ea38b080462c4571524b5fcbfed292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e7a96d33f640444b40b70e9ee28671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gad3e7a96d33f640444b40b70e9ee28671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086dad3b0d75e5a34736717f639f54bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ2_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga086dad3b0d75e5a34736717f639f54bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb22b426f041225a2383fbb9a014c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga1fb22b426f041225a2383fbb9a014c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a></td></tr>
<tr class="separator:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf0889d056b56e4a113142b3694166d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:gaabf0889d056b56e4a113142b3694166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048f97e9e332adb21eca27b647af1378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga048f97e9e332adb21eca27b647af1378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bee187ed94e73b16eeea7501394581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga18bee187ed94e73b16eeea7501394581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d6ccde30a22430c658b8efc431e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga064d6ccde30a22430c658b8efc431e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ3_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b87c9c110f68556c6d266cd9808165b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga4b87c9c110f68556c6d266cd9808165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a></td></tr>
<tr class="separator:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693542d5a536304f364476589ba0bec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga693542d5a536304f364476589ba0bec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139ddd01c0faf219dca844477453149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga139ddd01c0faf219dca844477453149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452b8cf4acc90fb522d90751043aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:gac1452b8cf4acc90fb522d90751043aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24746201bf3845f70dc4e442d61d470a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ4_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga24746201bf3845f70dc4e442d61d470a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a></td></tr>
<tr class="separator:ga39a279051ef198ee34cad73743b996f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e250d329673c02f7a0d24d25e83649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga13e250d329673c02f7a0d24d25e83649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede3a17ef541039943d9dcd85df223ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:gaede3a17ef541039943d9dcd85df223ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91c880a62a6c04b37f1b8810df1ecc8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR1_OFFSET1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa91c880a62a6c04b37f1b8810df1ecc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1baece300161b812b7d25e9068b4914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914">ADC_OFR1_OFFSET1_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gad1baece300161b812b7d25e9068b4914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700209a12e66924a0fea72afd6e4bc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914">ADC_OFR1_OFFSET1_Msk</a></td></tr>
<tr class="separator:ga700209a12e66924a0fea72afd6e4bc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5213c3bd815c20ed779ad375dee3771f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5213c3bd815c20ed779ad375dee3771f">ADC_OFR1_OFFSET1_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga5213c3bd815c20ed779ad375dee3771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe487e2a9ac6c29d0a32dc556515c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe487e2a9ac6c29d0a32dc556515c54">ADC_OFR1_OFFSET1_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga8fe487e2a9ac6c29d0a32dc556515c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9be16d1121ae0468126a2af3005dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace9be16d1121ae0468126a2af3005dc7">ADC_OFR1_OFFSET1_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gace9be16d1121ae0468126a2af3005dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffaa1433d64fe20128707c46a4100c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffaa1433d64fe20128707c46a4100c8">ADC_OFR1_OFFSET1_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga0ffaa1433d64fe20128707c46a4100c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee81078fcb1cac2dd87c4039a4b8e22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee81078fcb1cac2dd87c4039a4b8e22a">ADC_OFR1_OFFSET1_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gaee81078fcb1cac2dd87c4039a4b8e22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e60e5e3fee0182d6861c48ec507a42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e60e5e3fee0182d6861c48ec507a42b">ADC_OFR1_OFFSET1_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga0e60e5e3fee0182d6861c48ec507a42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b537eee8b5d56c59b49a47f8f4cc2c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b537eee8b5d56c59b49a47f8f4cc2c2">ADC_OFR1_OFFSET1_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga9b537eee8b5d56c59b49a47f8f4cc2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5c06e2c758ce50fc86aa925e199aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5c06e2c758ce50fc86aa925e199aef">ADC_OFR1_OFFSET1_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gada5c06e2c758ce50fc86aa925e199aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892746923b1357d2d72ac7f679afc5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892746923b1357d2d72ac7f679afc5e1">ADC_OFR1_OFFSET1_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga892746923b1357d2d72ac7f679afc5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff933e766afe682e11a1de5050830c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeff933e766afe682e11a1de5050830c3">ADC_OFR1_OFFSET1_9</a>&#160;&#160;&#160;(0x200U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gaeff933e766afe682e11a1de5050830c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3de2a27e58d9864c56a9b750f3f3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3de2a27e58d9864c56a9b750f3f3e7">ADC_OFR1_OFFSET1_10</a>&#160;&#160;&#160;(0x400U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:gaab3de2a27e58d9864c56a9b750f3f3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad9524f45565cc5ab562a793fe6beb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ad9524f45565cc5ab562a793fe6beb7">ADC_OFR1_OFFSET1_11</a>&#160;&#160;&#160;(0x800U &lt;&lt; ADC_OFR1_OFFSET1_Pos)</td></tr>
<tr class="separator:ga2ad9524f45565cc5ab562a793fe6beb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6019ba474e588f4b2d79d2479b5d05d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR1_OFFSET1_CH_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga6019ba474e588f4b2d79d2479b5d05d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fed1f61392a2ef3e37ae5209dd1d128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128">ADC_OFR1_OFFSET1_CH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga7fed1f61392a2ef3e37ae5209dd1d128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e94005518a839badc98d9713de326ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128">ADC_OFR1_OFFSET1_CH_Msk</a></td></tr>
<tr class="separator:ga1e94005518a839badc98d9713de326ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6771691b66263d52d2237c02e028c9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca">ADC_OFR1_OFFSET1_CH_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga6771691b66263d52d2237c02e028c9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28da6c98439636c6b3d62124b2ddf340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340">ADC_OFR1_OFFSET1_CH_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga28da6c98439636c6b3d62124b2ddf340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c32b982991b0a905496e92670bab448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448">ADC_OFR1_OFFSET1_CH_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga1c32b982991b0a905496e92670bab448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2207887ce2435a8928e4018b6f9ed4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9">ADC_OFR1_OFFSET1_CH_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga2207887ce2435a8928e4018b6f9ed4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac01cb6adf46ec13ebf4e3d553e4aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1">ADC_OFR1_OFFSET1_CH_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_OFR1_OFFSET1_CH_Pos)</td></tr>
<tr class="separator:ga6ac01cb6adf46ec13ebf4e3d553e4aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4301d5cc137d003ed825192a00d57c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR1_OFFSET1_EN_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gabc4301d5cc137d003ed825192a00d57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3b2b0a3bf4cc518f51f152bc6e8be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4">ADC_OFR1_OFFSET1_EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_OFR1_OFFSET1_EN_Pos)</td></tr>
<tr class="separator:ga5e3b2b0a3bf4cc518f51f152bc6e8be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4">ADC_OFR1_OFFSET1_EN_Msk</a></td></tr>
<tr class="separator:ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0893c3c82b130bfd1155857a2158644a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR2_OFFSET2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0893c3c82b130bfd1155857a2158644a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d633cb4c3e66b8c4515afa3b360b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30">ADC_OFR2_OFFSET2_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:gab3d633cb4c3e66b8c4515afa3b360b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9cf8ee9926eef711e304d59baee6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba">ADC_OFR2_OFFSET2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30">ADC_OFR2_OFFSET2_Msk</a></td></tr>
<tr class="separator:ga1f9cf8ee9926eef711e304d59baee6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fed0b6e4a2e124d5d43237645c2602f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fed0b6e4a2e124d5d43237645c2602f">ADC_OFR2_OFFSET2_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:ga9fed0b6e4a2e124d5d43237645c2602f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86682d244766d197e1184c786aff6ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86682d244766d197e1184c786aff6ace">ADC_OFR2_OFFSET2_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:ga86682d244766d197e1184c786aff6ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3131174158542048297b73f14b3a58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3131174158542048297b73f14b3a58d">ADC_OFR2_OFFSET2_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:gac3131174158542048297b73f14b3a58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d4eba692aad2900d92a81b0f041254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6d4eba692aad2900d92a81b0f041254">ADC_OFR2_OFFSET2_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:gaf6d4eba692aad2900d92a81b0f041254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fd43478059f95548cd9b2f446b4e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28fd43478059f95548cd9b2f446b4e0b">ADC_OFR2_OFFSET2_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:ga28fd43478059f95548cd9b2f446b4e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e93ffc6e4b2d5841fcd707c523a3358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e93ffc6e4b2d5841fcd707c523a3358">ADC_OFR2_OFFSET2_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:ga7e93ffc6e4b2d5841fcd707c523a3358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad855e14e2662d3a652392af262c8dec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad855e14e2662d3a652392af262c8dec8">ADC_OFR2_OFFSET2_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:gad855e14e2662d3a652392af262c8dec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039e13998a97d231eb9bc2f715fe8964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga039e13998a97d231eb9bc2f715fe8964">ADC_OFR2_OFFSET2_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:ga039e13998a97d231eb9bc2f715fe8964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b59a99a69695331d7a6f131703e05c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b59a99a69695331d7a6f131703e05c6">ADC_OFR2_OFFSET2_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:ga8b59a99a69695331d7a6f131703e05c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ca18400591614b66a04645b2159c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0ca18400591614b66a04645b2159c23">ADC_OFR2_OFFSET2_9</a>&#160;&#160;&#160;(0x200U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:gac0ca18400591614b66a04645b2159c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca7eeac7b9b2f38c1cdea8d5667be75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacca7eeac7b9b2f38c1cdea8d5667be75">ADC_OFR2_OFFSET2_10</a>&#160;&#160;&#160;(0x400U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:gacca7eeac7b9b2f38c1cdea8d5667be75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a806040986c09e143b5487179321802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a806040986c09e143b5487179321802">ADC_OFR2_OFFSET2_11</a>&#160;&#160;&#160;(0x800U &lt;&lt; ADC_OFR2_OFFSET2_Pos)</td></tr>
<tr class="separator:ga8a806040986c09e143b5487179321802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b99d06a2f25e2af19304ed69299900"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR2_OFFSET2_CH_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga75b99d06a2f25e2af19304ed69299900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa4b36fb250d4ab3f884dfb4d6c83513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa4b36fb250d4ab3f884dfb4d6c83513">ADC_OFR2_OFFSET2_CH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)</td></tr>
<tr class="separator:gaaa4b36fb250d4ab3f884dfb4d6c83513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9809eba930562b84811df0a2f3eee9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b">ADC_OFR2_OFFSET2_CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa4b36fb250d4ab3f884dfb4d6c83513">ADC_OFR2_OFFSET2_CH_Msk</a></td></tr>
<tr class="separator:gad9809eba930562b84811df0a2f3eee9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dc052ac4abb4db53d9985b228ad701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1dc052ac4abb4db53d9985b228ad701">ADC_OFR2_OFFSET2_CH_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)</td></tr>
<tr class="separator:gab1dc052ac4abb4db53d9985b228ad701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad971b55b660ad3ec7b454d3e1177e1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad971b55b660ad3ec7b454d3e1177e1a7">ADC_OFR2_OFFSET2_CH_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)</td></tr>
<tr class="separator:gad971b55b660ad3ec7b454d3e1177e1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f8e1fc9496f1ae21bb90d3147b63fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f8e1fc9496f1ae21bb90d3147b63fa">ADC_OFR2_OFFSET2_CH_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)</td></tr>
<tr class="separator:ga95f8e1fc9496f1ae21bb90d3147b63fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a4088f69ffb20ac59a3149d09ce52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a4088f69ffb20ac59a3149d09ce52a">ADC_OFR2_OFFSET2_CH_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)</td></tr>
<tr class="separator:gad2a4088f69ffb20ac59a3149d09ce52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0226029046cf5cb2982ee7050eb69653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0226029046cf5cb2982ee7050eb69653">ADC_OFR2_OFFSET2_CH_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_OFR2_OFFSET2_CH_Pos)</td></tr>
<tr class="separator:ga0226029046cf5cb2982ee7050eb69653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5ddcb4c0a99ba82efb17440e3b0575"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR2_OFFSET2_EN_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga5a5ddcb4c0a99ba82efb17440e3b0575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5b676fe37139fb1a3d265b19639edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5b676fe37139fb1a3d265b19639edb">ADC_OFR2_OFFSET2_EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_OFR2_OFFSET2_EN_Pos)</td></tr>
<tr class="separator:ga6f5b676fe37139fb1a3d265b19639edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62e3d8b41cd41757a43db423f4ff4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4">ADC_OFR2_OFFSET2_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5b676fe37139fb1a3d265b19639edb">ADC_OFR2_OFFSET2_EN_Msk</a></td></tr>
<tr class="separator:gaa62e3d8b41cd41757a43db423f4ff4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed0ec6c7986cd519a52f12f03ad1a1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR3_OFFSET3_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4ed0ec6c7986cd519a52f12f03ad1a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df157f029f00a635b17333ffc4ecbdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df157f029f00a635b17333ffc4ecbdf">ADC_OFR3_OFFSET3_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga2df157f029f00a635b17333ffc4ecbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedba293d9d47927aa9ce1ac190f96fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa">ADC_OFR3_OFFSET3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2df157f029f00a635b17333ffc4ecbdf">ADC_OFR3_OFFSET3_Msk</a></td></tr>
<tr class="separator:gaaedba293d9d47927aa9ce1ac190f96fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41999486ba29e575fd31138826485023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41999486ba29e575fd31138826485023">ADC_OFR3_OFFSET3_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga41999486ba29e575fd31138826485023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ece298a4bb5043e942196bcdde97702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ece298a4bb5043e942196bcdde97702">ADC_OFR3_OFFSET3_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga2ece298a4bb5043e942196bcdde97702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ae6d0bed882f993185c347e5cf3b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ae6d0bed882f993185c347e5cf3b1b">ADC_OFR3_OFFSET3_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga45ae6d0bed882f993185c347e5cf3b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d99180a56c89859c60910a70cda955b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d99180a56c89859c60910a70cda955b">ADC_OFR3_OFFSET3_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga6d99180a56c89859c60910a70cda955b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6099b9c5f8ab2677f64a5b2baefec4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6099b9c5f8ab2677f64a5b2baefec4c9">ADC_OFR3_OFFSET3_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga6099b9c5f8ab2677f64a5b2baefec4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaecf54b4c5545403792c77252f44f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaecf54b4c5545403792c77252f44f15">ADC_OFR3_OFFSET3_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:gabaecf54b4c5545403792c77252f44f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a862af4dfcbb5e950e5e1a3a935918d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a862af4dfcbb5e950e5e1a3a935918d">ADC_OFR3_OFFSET3_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga7a862af4dfcbb5e950e5e1a3a935918d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a5710d601d40283e67f6df9ced666c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a5710d601d40283e67f6df9ced666c">ADC_OFR3_OFFSET3_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga31a5710d601d40283e67f6df9ced666c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9694bacc932fcb34f019426890ca8e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9694bacc932fcb34f019426890ca8e6b">ADC_OFR3_OFFSET3_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga9694bacc932fcb34f019426890ca8e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c320788c0c762d67622d7a64f9c3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c320788c0c762d67622d7a64f9c3fc">ADC_OFR3_OFFSET3_9</a>&#160;&#160;&#160;(0x200U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga31c320788c0c762d67622d7a64f9c3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80af40e83e0c3b58ebc26f1db242018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf80af40e83e0c3b58ebc26f1db242018">ADC_OFR3_OFFSET3_10</a>&#160;&#160;&#160;(0x400U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:gaf80af40e83e0c3b58ebc26f1db242018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2fa7ab450277a0bdf1c950816446c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f2fa7ab450277a0bdf1c950816446c7">ADC_OFR3_OFFSET3_11</a>&#160;&#160;&#160;(0x800U &lt;&lt; ADC_OFR3_OFFSET3_Pos)</td></tr>
<tr class="separator:ga1f2fa7ab450277a0bdf1c950816446c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b5b7a5a85356f25be2b2d54cb2bc4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR3_OFFSET3_CH_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gad5b5b7a5a85356f25be2b2d54cb2bc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb2e2377f0d2e1b87fac77f8a921461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb2e2377f0d2e1b87fac77f8a921461">ADC_OFR3_OFFSET3_CH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)</td></tr>
<tr class="separator:gadcb2e2377f0d2e1b87fac77f8a921461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3cb20595be89277a7c2421268fd5fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb">ADC_OFR3_OFFSET3_CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcb2e2377f0d2e1b87fac77f8a921461">ADC_OFR3_OFFSET3_CH_Msk</a></td></tr>
<tr class="separator:gac3cb20595be89277a7c2421268fd5fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10219b5b71df792c91e0c0225c54553a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10219b5b71df792c91e0c0225c54553a">ADC_OFR3_OFFSET3_CH_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)</td></tr>
<tr class="separator:ga10219b5b71df792c91e0c0225c54553a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588c61f2002a84aa6e9e9d2bdf16869d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588c61f2002a84aa6e9e9d2bdf16869d">ADC_OFR3_OFFSET3_CH_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)</td></tr>
<tr class="separator:ga588c61f2002a84aa6e9e9d2bdf16869d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d8df2d7afe5329e166204a09fa34da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16d8df2d7afe5329e166204a09fa34da">ADC_OFR3_OFFSET3_CH_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)</td></tr>
<tr class="separator:ga16d8df2d7afe5329e166204a09fa34da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dab5a0c331787fdd6b3d7c644591605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dab5a0c331787fdd6b3d7c644591605">ADC_OFR3_OFFSET3_CH_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)</td></tr>
<tr class="separator:ga8dab5a0c331787fdd6b3d7c644591605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b05333761452e464db71b14c95dac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b05333761452e464db71b14c95dac7">ADC_OFR3_OFFSET3_CH_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_OFR3_OFFSET3_CH_Pos)</td></tr>
<tr class="separator:ga19b05333761452e464db71b14c95dac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ddee96f01f6c0f755044057b2fdc62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR3_OFFSET3_EN_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga09ddee96f01f6c0f755044057b2fdc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebb3745e59269f59610f28c0768c7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ebb3745e59269f59610f28c0768c7b3">ADC_OFR3_OFFSET3_EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_OFR3_OFFSET3_EN_Pos)</td></tr>
<tr class="separator:ga9ebb3745e59269f59610f28c0768c7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccd9667b6e724480b2bb17c893a58f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6">ADC_OFR3_OFFSET3_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ebb3745e59269f59610f28c0768c7b3">ADC_OFR3_OFFSET3_EN_Msk</a></td></tr>
<tr class="separator:gabccd9667b6e724480b2bb17c893a58f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8d2f04e44ad5ca9fd95689a9301a60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR4_OFFSET4_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a8d2f04e44ad5ca9fd95689a9301a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d88bc4f3ab00f3ca6fddb167dfc122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7d88bc4f3ab00f3ca6fddb167dfc122">ADC_OFR4_OFFSET4_Msk</a>&#160;&#160;&#160;(0xFFFU &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:gab7d88bc4f3ab00f3ca6fddb167dfc122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442c9a6b73fff3f4068d82ee3dd3e15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a">ADC_OFR4_OFFSET4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7d88bc4f3ab00f3ca6fddb167dfc122">ADC_OFR4_OFFSET4_Msk</a></td></tr>
<tr class="separator:ga442c9a6b73fff3f4068d82ee3dd3e15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26450a24b51cd7bc4dcc68ffaad82c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26450a24b51cd7bc4dcc68ffaad82c88">ADC_OFR4_OFFSET4_0</a>&#160;&#160;&#160;(0x001U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:ga26450a24b51cd7bc4dcc68ffaad82c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288943fe7b92dab8bd9bb56d9d9d6017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288943fe7b92dab8bd9bb56d9d9d6017">ADC_OFR4_OFFSET4_1</a>&#160;&#160;&#160;(0x002U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:ga288943fe7b92dab8bd9bb56d9d9d6017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd522b3a85763b7d41ea5ce0daeab25c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd522b3a85763b7d41ea5ce0daeab25c">ADC_OFR4_OFFSET4_2</a>&#160;&#160;&#160;(0x004U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:gadd522b3a85763b7d41ea5ce0daeab25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd66b711d801739c47a7a84dbd56c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dd66b711d801739c47a7a84dbd56c88">ADC_OFR4_OFFSET4_3</a>&#160;&#160;&#160;(0x008U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:ga6dd66b711d801739c47a7a84dbd56c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace023a4ddcc9763bbc5893dcc492f962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace023a4ddcc9763bbc5893dcc492f962">ADC_OFR4_OFFSET4_4</a>&#160;&#160;&#160;(0x010U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:gace023a4ddcc9763bbc5893dcc492f962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7caf0abbccacefb50fa570b51c6f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7caf0abbccacefb50fa570b51c6f8a">ADC_OFR4_OFFSET4_5</a>&#160;&#160;&#160;(0x020U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:gace7caf0abbccacefb50fa570b51c6f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b14202b4f786dd15843fc46ee56b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99b14202b4f786dd15843fc46ee56b7f">ADC_OFR4_OFFSET4_6</a>&#160;&#160;&#160;(0x040U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:ga99b14202b4f786dd15843fc46ee56b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702e9d09f3d40b021d37228990ce3328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702e9d09f3d40b021d37228990ce3328">ADC_OFR4_OFFSET4_7</a>&#160;&#160;&#160;(0x080U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:ga702e9d09f3d40b021d37228990ce3328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7a0d2a6d1dabad9338a992be5efc03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc7a0d2a6d1dabad9338a992be5efc03">ADC_OFR4_OFFSET4_8</a>&#160;&#160;&#160;(0x100U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:gabc7a0d2a6d1dabad9338a992be5efc03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ee576252d705d94389050950fa366b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ee576252d705d94389050950fa366b">ADC_OFR4_OFFSET4_9</a>&#160;&#160;&#160;(0x200U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:ga51ee576252d705d94389050950fa366b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04dd8fc20a4972efea31f769581e7281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04dd8fc20a4972efea31f769581e7281">ADC_OFR4_OFFSET4_10</a>&#160;&#160;&#160;(0x400U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:ga04dd8fc20a4972efea31f769581e7281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5b45f4eadb682bc747dcd2fcc972b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5b45f4eadb682bc747dcd2fcc972b1">ADC_OFR4_OFFSET4_11</a>&#160;&#160;&#160;(0x800U &lt;&lt; ADC_OFR4_OFFSET4_Pos)</td></tr>
<tr class="separator:ga6d5b45f4eadb682bc747dcd2fcc972b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd1760cbfcc7109b96635622c4729d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR4_OFFSET4_CH_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga7bd1760cbfcc7109b96635622c4729d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85cfb68712505fe5b103b3ea8facbd7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85cfb68712505fe5b103b3ea8facbd7b">ADC_OFR4_OFFSET4_CH_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)</td></tr>
<tr class="separator:ga85cfb68712505fe5b103b3ea8facbd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc90e672f9041a75ddeceaff3b04947b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b">ADC_OFR4_OFFSET4_CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85cfb68712505fe5b103b3ea8facbd7b">ADC_OFR4_OFFSET4_CH_Msk</a></td></tr>
<tr class="separator:gabc90e672f9041a75ddeceaff3b04947b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecdfa92877cf83783f1f17f5b7a0fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdfa92877cf83783f1f17f5b7a0fcc">ADC_OFR4_OFFSET4_CH_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)</td></tr>
<tr class="separator:ga5ecdfa92877cf83783f1f17f5b7a0fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d46cbe6b27cd681be2722f4579c9b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d46cbe6b27cd681be2722f4579c9b87">ADC_OFR4_OFFSET4_CH_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)</td></tr>
<tr class="separator:ga4d46cbe6b27cd681be2722f4579c9b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f2ba426a708b67c23976659bae1cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63f2ba426a708b67c23976659bae1cf4">ADC_OFR4_OFFSET4_CH_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)</td></tr>
<tr class="separator:ga63f2ba426a708b67c23976659bae1cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b03079a82bf8cbf7dea7b68e35075b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b03079a82bf8cbf7dea7b68e35075b">ADC_OFR4_OFFSET4_CH_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)</td></tr>
<tr class="separator:gad1b03079a82bf8cbf7dea7b68e35075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78250ff66fd8c6a6c58f918ffc01a160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78250ff66fd8c6a6c58f918ffc01a160">ADC_OFR4_OFFSET4_CH_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_OFR4_OFFSET4_CH_Pos)</td></tr>
<tr class="separator:ga78250ff66fd8c6a6c58f918ffc01a160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad017b2c0cb0678b321e143bdb7f97574"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFR4_OFFSET4_EN_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gad017b2c0cb0678b321e143bdb7f97574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c27ee14afe9beb4f22d14dd7a3d72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14c27ee14afe9beb4f22d14dd7a3d72f">ADC_OFR4_OFFSET4_EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_OFR4_OFFSET4_EN_Pos)</td></tr>
<tr class="separator:ga14c27ee14afe9beb4f22d14dd7a3d72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f297640e000ec5c19b03bc7a1f02ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead">ADC_OFR4_OFFSET4_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14c27ee14afe9beb4f22d14dd7a3d72f">ADC_OFR4_OFFSET4_EN_Msk</a></td></tr>
<tr class="separator:ga3f297640e000ec5c19b03bc7a1f02ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0c0f7960a790d485b1ae99aed0e8c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR1_JDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadb0c0f7960a790d485b1ae99aed0e8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6440d03419f23870bf5bf1a38a57c79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga6440d03419f23870bf5bf1a38a57c79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a></td></tr>
<tr class="separator:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20bbc6ec9c0b29091f695ee8ba777395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20bbc6ec9c0b29091f695ee8ba777395">ADC_JDR1_JDATA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga20bbc6ec9c0b29091f695ee8ba777395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35739c9b06dca1ad930886d4bd1f92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35739c9b06dca1ad930886d4bd1f92c">ADC_JDR1_JDATA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:gaa35739c9b06dca1ad930886d4bd1f92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3488e839fd87aa40dfb50fafd204e1e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3488e839fd87aa40dfb50fafd204e1e3">ADC_JDR1_JDATA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga3488e839fd87aa40dfb50fafd204e1e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323fee0db075c5bc82666f1e5b55d015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga323fee0db075c5bc82666f1e5b55d015">ADC_JDR1_JDATA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga323fee0db075c5bc82666f1e5b55d015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac483ac3f0c8fd824c98e229356c0df95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac483ac3f0c8fd824c98e229356c0df95">ADC_JDR1_JDATA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:gac483ac3f0c8fd824c98e229356c0df95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf982e6d802d5d6ad7f9c6f9623b908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf982e6d802d5d6ad7f9c6f9623b908">ADC_JDR1_JDATA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:gacdf982e6d802d5d6ad7f9c6f9623b908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00d61a3e0b153d6c9b5c560e01af221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00d61a3e0b153d6c9b5c560e01af221">ADC_JDR1_JDATA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:gab00d61a3e0b153d6c9b5c560e01af221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cccca124d592de2e91fbdf48d2e6ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cccca124d592de2e91fbdf48d2e6ba4">ADC_JDR1_JDATA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga0cccca124d592de2e91fbdf48d2e6ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36494ccaf087750af50052b8e71c7c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf36494ccaf087750af50052b8e71c7c0">ADC_JDR1_JDATA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:gaf36494ccaf087750af50052b8e71c7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0970efab81e06caab040e9246858303f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0970efab81e06caab040e9246858303f">ADC_JDR1_JDATA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga0970efab81e06caab040e9246858303f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga630211e05706fbead495f471a6c45b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga630211e05706fbead495f471a6c45b0f">ADC_JDR1_JDATA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga630211e05706fbead495f471a6c45b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a1885ff70859484dea35c92911f88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a1885ff70859484dea35c92911f88f">ADC_JDR1_JDATA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga13a1885ff70859484dea35c92911f88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03be91eae8c5f91923d3f6be1a7e3000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03be91eae8c5f91923d3f6be1a7e3000">ADC_JDR1_JDATA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga03be91eae8c5f91923d3f6be1a7e3000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939a254473cbeb48a4f5409aff03a22b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga939a254473cbeb48a4f5409aff03a22b">ADC_JDR1_JDATA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga939a254473cbeb48a4f5409aff03a22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a999861d07b26419eac3f7864e8582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a999861d07b26419eac3f7864e8582">ADC_JDR1_JDATA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga78a999861d07b26419eac3f7864e8582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4906ba5c48cd848b1b2c5f364aa41d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4906ba5c48cd848b1b2c5f364aa41d09">ADC_JDR1_JDATA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga4906ba5c48cd848b1b2c5f364aa41d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e02f5dbe30f9da55c112634b5636b3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR2_JDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e02f5dbe30f9da55c112634b5636b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ff8b95da1c11baf16aa35dd8672670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:gad0ff8b95da1c11baf16aa35dd8672670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd8801b9c60269ca477062985a08e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a></td></tr>
<tr class="separator:ga9fbd8801b9c60269ca477062985a08e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452e02ccb000386a15d20ed728b2849c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga452e02ccb000386a15d20ed728b2849c">ADC_JDR2_JDATA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga452e02ccb000386a15d20ed728b2849c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5035246176ff6e3302e6b7fc6884d68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5035246176ff6e3302e6b7fc6884d68e">ADC_JDR2_JDATA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga5035246176ff6e3302e6b7fc6884d68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5ea74c57bae6a39c9cfa543c035169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5ea74c57bae6a39c9cfa543c035169">ADC_JDR2_JDATA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga2f5ea74c57bae6a39c9cfa543c035169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0398cf9899f443e76d726ce5916798e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0398cf9899f443e76d726ce5916798e">ADC_JDR2_JDATA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:gab0398cf9899f443e76d726ce5916798e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8480ad41a2510c157c549a433b07e441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8480ad41a2510c157c549a433b07e441">ADC_JDR2_JDATA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga8480ad41a2510c157c549a433b07e441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf330256dd858cc83f00b3701486be8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf330256dd858cc83f00b3701486be8d">ADC_JDR2_JDATA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:gadf330256dd858cc83f00b3701486be8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6057cdf9911b02a12098a0f08182a8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6057cdf9911b02a12098a0f08182a8c0">ADC_JDR2_JDATA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga6057cdf9911b02a12098a0f08182a8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3619875334b6279ea0079f207b056c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3619875334b6279ea0079f207b056c33">ADC_JDR2_JDATA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga3619875334b6279ea0079f207b056c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb58fcc7145a25828db2689897ec623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb58fcc7145a25828db2689897ec623">ADC_JDR2_JDATA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga2fb58fcc7145a25828db2689897ec623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fc2cf74cd39e4b873ad82adaf5b918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fc2cf74cd39e4b873ad82adaf5b918">ADC_JDR2_JDATA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga99fc2cf74cd39e4b873ad82adaf5b918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c42f0f147c8a3d624922e573ed7fb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c42f0f147c8a3d624922e573ed7fb33">ADC_JDR2_JDATA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga7c42f0f147c8a3d624922e573ed7fb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e9130a6d87c6a24ffb363d1d6e2b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e9130a6d87c6a24ffb363d1d6e2b22">ADC_JDR2_JDATA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga11e9130a6d87c6a24ffb363d1d6e2b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0829c58969816523108f2740f6bf36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e0829c58969816523108f2740f6bf36">ADC_JDR2_JDATA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga4e0829c58969816523108f2740f6bf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45cb477791616e2376dffdafa8153f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45cb477791616e2376dffdafa8153f5f">ADC_JDR2_JDATA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga45cb477791616e2376dffdafa8153f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a073f02125354e5e67e88ed6a0c6eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a073f02125354e5e67e88ed6a0c6eb9">ADC_JDR2_JDATA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:ga6a073f02125354e5e67e88ed6a0c6eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb24f0641ef9363be2a9cb4351b445cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb24f0641ef9363be2a9cb4351b445cb">ADC_JDR2_JDATA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:gabb24f0641ef9363be2a9cb4351b445cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382b9639cc85f4dc0c4603b83e4e3246"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR3_JDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga382b9639cc85f4dc0c4603b83e4e3246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0994ddf4fa21f7e6cedc0c3d599683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gaee0994ddf4fa21f7e6cedc0c3d599683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a></td></tr>
<tr class="separator:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62aae27b59bf2695d133c1dff18b78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac62aae27b59bf2695d133c1dff18b78a">ADC_JDR3_JDATA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gac62aae27b59bf2695d133c1dff18b78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8662a7a910bb25f0b188777e2ff87dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8662a7a910bb25f0b188777e2ff87dc9">ADC_JDR3_JDATA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:ga8662a7a910bb25f0b188777e2ff87dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d6bac4b8a03dbd68c2b6b7b1b5742f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d6bac4b8a03dbd68c2b6b7b1b5742f">ADC_JDR3_JDATA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:ga92d6bac4b8a03dbd68c2b6b7b1b5742f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b59ce244d62fb46cb393d135482c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b59ce244d62fb46cb393d135482c81">ADC_JDR3_JDATA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gae3b59ce244d62fb46cb393d135482c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d3508ec373817749115447a3b81d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d3508ec373817749115447a3b81d4a">ADC_JDR3_JDATA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:ga40d3508ec373817749115447a3b81d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d5a0a35f3bcc74082a789c776bc2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08d5a0a35f3bcc74082a789c776bc2d8">ADC_JDR3_JDATA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:ga08d5a0a35f3bcc74082a789c776bc2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec18427b22b891d653b476f019f63a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec18427b22b891d653b476f019f63a5c">ADC_JDR3_JDATA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gaec18427b22b891d653b476f019f63a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4525dc2e44f745e2fafee6af9a60d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad4525dc2e44f745e2fafee6af9a60d8">ADC_JDR3_JDATA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gaad4525dc2e44f745e2fafee6af9a60d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae032db7d495b77190b7bf0796a701de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae032db7d495b77190b7bf0796a701de4">ADC_JDR3_JDATA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gae032db7d495b77190b7bf0796a701de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ee7b3e3c0a305fe0298cefcd85d16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5ee7b3e3c0a305fe0298cefcd85d16f">ADC_JDR3_JDATA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gaa5ee7b3e3c0a305fe0298cefcd85d16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905d55a8d0a16d5d4f905f6d6e602f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga905d55a8d0a16d5d4f905f6d6e602f05">ADC_JDR3_JDATA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:ga905d55a8d0a16d5d4f905f6d6e602f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94208bd20c01aa52303e1abf35308e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94208bd20c01aa52303e1abf35308e69">ADC_JDR3_JDATA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:ga94208bd20c01aa52303e1abf35308e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f17b2482956c86526fda4f4e0a0dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6f17b2482956c86526fda4f4e0a0dce">ADC_JDR3_JDATA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gad6f17b2482956c86526fda4f4e0a0dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ba57f97141b32cb4e899f7e15a82ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92ba57f97141b32cb4e899f7e15a82ac">ADC_JDR3_JDATA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:ga92ba57f97141b32cb4e899f7e15a82ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94bd5f6ba03eec068ccc134b341ede83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94bd5f6ba03eec068ccc134b341ede83">ADC_JDR3_JDATA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:ga94bd5f6ba03eec068ccc134b341ede83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db9970b6020ec225c127b8bcf129d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9970b6020ec225c127b8bcf129d4d">ADC_JDR3_JDATA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:ga3db9970b6020ec225c127b8bcf129d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa993f3df2df14e7be95b96543bd4873f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR4_JDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa993f3df2df14e7be95b96543bd4873f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42adbc5ae1c70cdc1926642fcc2baef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:gad42adbc5ae1c70cdc1926642fcc2baef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a></td></tr>
<tr class="separator:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55faccfece20f539ec023dfccc4236ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55faccfece20f539ec023dfccc4236ec">ADC_JDR4_JDATA_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga55faccfece20f539ec023dfccc4236ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf987953abf8b057cd48b26684ad7677e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf987953abf8b057cd48b26684ad7677e">ADC_JDR4_JDATA_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:gaf987953abf8b057cd48b26684ad7677e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbebed8b24a63db6bb3d25a4ca4f364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacbebed8b24a63db6bb3d25a4ca4f364">ADC_JDR4_JDATA_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:gaacbebed8b24a63db6bb3d25a4ca4f364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c24e98224492dbfacb519d2ee1349e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c24e98224492dbfacb519d2ee1349e">ADC_JDR4_JDATA_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga81c24e98224492dbfacb519d2ee1349e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89adb17d7dfceee6e4cc2c7ce17d5058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89adb17d7dfceee6e4cc2c7ce17d5058">ADC_JDR4_JDATA_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga89adb17d7dfceee6e4cc2c7ce17d5058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799950b05cc6785b033678a90480f2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799950b05cc6785b033678a90480f2f9">ADC_JDR4_JDATA_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga799950b05cc6785b033678a90480f2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04a89c2e10c31ce3d111da8413c9c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04a89c2e10c31ce3d111da8413c9c3d">ADC_JDR4_JDATA_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:gab04a89c2e10c31ce3d111da8413c9c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b06de2d4b10e5454971446bf5779a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b06de2d4b10e5454971446bf5779a75">ADC_JDR4_JDATA_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga4b06de2d4b10e5454971446bf5779a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8ede58d7ed87682155b50e89feefd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea8ede58d7ed87682155b50e89feefd8">ADC_JDR4_JDATA_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:gaea8ede58d7ed87682155b50e89feefd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f456cdb859f59db600d839564b0ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f456cdb859f59db600d839564b0ae5">ADC_JDR4_JDATA_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga16f456cdb859f59db600d839564b0ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a566158f0b14ad5ef30f55d4fbf33e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a566158f0b14ad5ef30f55d4fbf33e0">ADC_JDR4_JDATA_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga0a566158f0b14ad5ef30f55d4fbf33e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46adc997e8faec19dfb8ff9f179c38b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46adc997e8faec19dfb8ff9f179c38b4">ADC_JDR4_JDATA_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga46adc997e8faec19dfb8ff9f179c38b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf1ea5e9919cd63dda2cf87d213e745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf1ea5e9919cd63dda2cf87d213e745">ADC_JDR4_JDATA_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:gacdf1ea5e9919cd63dda2cf87d213e745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3795a00aa85dfebe400656601c01287b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3795a00aa85dfebe400656601c01287b">ADC_JDR4_JDATA_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga3795a00aa85dfebe400656601c01287b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b33dbd0c18e498c04b30a3780338cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b33dbd0c18e498c04b30a3780338cea">ADC_JDR4_JDATA_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:ga7b33dbd0c18e498c04b30a3780338cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8a3c7d3e2eb6d2414edf694aa62c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7e8a3c7d3e2eb6d2414edf694aa62c4">ADC_JDR4_JDATA_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:gad7e8a3c7d3e2eb6d2414edf694aa62c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc399c76ee2eff2678ae1b2d5de04f5f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_AWD2CR_AWD2CH_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacc399c76ee2eff2678ae1b2d5de04f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7c3d853798db04c785e9e290a44663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663">ADC_AWD2CR_AWD2CH_Msk</a>&#160;&#160;&#160;(0x7FFFFU &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga0a7c3d853798db04c785e9e290a44663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f2ff6a85748943d4f2c45813222d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66">ADC_AWD2CR_AWD2CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663">ADC_AWD2CR_AWD2CH_Msk</a></td></tr>
<tr class="separator:ga64f2ff6a85748943d4f2c45813222d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3ac73479e69a95097301f82149ff6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f">ADC_AWD2CR_AWD2CH_0</a>&#160;&#160;&#160;(0x00001U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:gafd3ac73479e69a95097301f82149ff6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbded0e6f8693b64865e54209a190442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442">ADC_AWD2CR_AWD2CH_1</a>&#160;&#160;&#160;(0x00002U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:gafbded0e6f8693b64865e54209a190442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf7c7776e6383aaaf1b35d8363e6405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405">ADC_AWD2CR_AWD2CH_2</a>&#160;&#160;&#160;(0x00004U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga5cf7c7776e6383aaaf1b35d8363e6405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5af3cbdf3b150e4127ad0540a9e4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9">ADC_AWD2CR_AWD2CH_3</a>&#160;&#160;&#160;(0x00008U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:gadf5af3cbdf3b150e4127ad0540a9e4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a851caa977d3fbd98529662f70d905b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b">ADC_AWD2CR_AWD2CH_4</a>&#160;&#160;&#160;(0x00010U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga4a851caa977d3fbd98529662f70d905b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4831e19fb2cccb4636b5be9e06c09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e">ADC_AWD2CR_AWD2CH_5</a>&#160;&#160;&#160;(0x00020U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga8e4831e19fb2cccb4636b5be9e06c09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7b90dada15c9e4fe90905362cd60e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6">ADC_AWD2CR_AWD2CH_6</a>&#160;&#160;&#160;(0x00040U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga2e7b90dada15c9e4fe90905362cd60e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76da903e269a6aefe0a47fb5883f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c">ADC_AWD2CR_AWD2CH_7</a>&#160;&#160;&#160;(0x00080U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga4c76da903e269a6aefe0a47fb5883f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1844287d4ae6c6d5bde6fdc83f9da633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633">ADC_AWD2CR_AWD2CH_8</a>&#160;&#160;&#160;(0x00100U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga1844287d4ae6c6d5bde6fdc83f9da633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b882a89cba4eb2d09dde3ff58a4be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4">ADC_AWD2CR_AWD2CH_9</a>&#160;&#160;&#160;(0x00200U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:gaa5b882a89cba4eb2d09dde3ff58a4be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd9de42f1d351ae398c15f248f5c320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320">ADC_AWD2CR_AWD2CH_10</a>&#160;&#160;&#160;(0x00400U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:gaefd9de42f1d351ae398c15f248f5c320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae9ca5224499a762297a5cb49c7a6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da">ADC_AWD2CR_AWD2CH_11</a>&#160;&#160;&#160;(0x00800U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga4ae9ca5224499a762297a5cb49c7a6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e7823a49ef25c0d34b283c22b77bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1">ADC_AWD2CR_AWD2CH_12</a>&#160;&#160;&#160;(0x01000U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:gab9e7823a49ef25c0d34b283c22b77bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef49e72526ac2d27a0da3c29386bbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf">ADC_AWD2CR_AWD2CH_13</a>&#160;&#160;&#160;(0x02000U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga0ef49e72526ac2d27a0da3c29386bbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5beaff04c063ecc2a61a642337e785e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1">ADC_AWD2CR_AWD2CH_14</a>&#160;&#160;&#160;(0x04000U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga5beaff04c063ecc2a61a642337e785e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a40519b8ff3af80aed59d38b1ac8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9">ADC_AWD2CR_AWD2CH_15</a>&#160;&#160;&#160;(0x08000U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga90a40519b8ff3af80aed59d38b1ac8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf56cfd88d9320ab98505317c9a93735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735">ADC_AWD2CR_AWD2CH_16</a>&#160;&#160;&#160;(0x10000U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:gadf56cfd88d9320ab98505317c9a93735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663d5e6406051947ef94c8573032993c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c">ADC_AWD2CR_AWD2CH_17</a>&#160;&#160;&#160;(0x20000U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:ga663d5e6406051947ef94c8573032993c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6c93bd70561bbb40c23a0acfdd33bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae6c93bd70561bbb40c23a0acfdd33bd">ADC_AWD2CR_AWD2CH_18</a>&#160;&#160;&#160;(0x40000U &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)</td></tr>
<tr class="separator:gaae6c93bd70561bbb40c23a0acfdd33bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef56e97e017d9c1219d631158380501"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_AWD3CR_AWD3CH_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9ef56e97e017d9c1219d631158380501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db4fee77c52a207698c8ccf5764a52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f">ADC_AWD3CR_AWD3CH_Msk</a>&#160;&#160;&#160;(0x7FFFFU &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga5db4fee77c52a207698c8ccf5764a52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d897f4cff317a185a26376161349de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de">ADC_AWD3CR_AWD3CH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f">ADC_AWD3CR_AWD3CH_Msk</a></td></tr>
<tr class="separator:ga31d897f4cff317a185a26376161349de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e35d6d73c8775cae09e11340d3290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d">ADC_AWD3CR_AWD3CH_0</a>&#160;&#160;&#160;(0x00001U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga19e35d6d73c8775cae09e11340d3290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2a5b362c41ec27a36885a6e3652220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220">ADC_AWD3CR_AWD3CH_1</a>&#160;&#160;&#160;(0x00002U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga7b2a5b362c41ec27a36885a6e3652220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fc30b341dc0b888486c56c031583a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4">ADC_AWD3CR_AWD3CH_2</a>&#160;&#160;&#160;(0x00004U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gad4fc30b341dc0b888486c56c031583a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad648e2ed7a860dc84519a181a604cc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d">ADC_AWD3CR_AWD3CH_3</a>&#160;&#160;&#160;(0x00008U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gad648e2ed7a860dc84519a181a604cc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21773d70cff14af2cf94a2e51c7805c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3">ADC_AWD3CR_AWD3CH_4</a>&#160;&#160;&#160;(0x00010U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga21773d70cff14af2cf94a2e51c7805c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b05e7b856f38aae4ebeaa715d81d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b">ADC_AWD3CR_AWD3CH_5</a>&#160;&#160;&#160;(0x00020U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga71b05e7b856f38aae4ebeaa715d81d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fb456336aa5a568c10f2cc11943021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021">ADC_AWD3CR_AWD3CH_6</a>&#160;&#160;&#160;(0x00040U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga03fb456336aa5a568c10f2cc11943021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8ea2b437b1a6347a0dd1df05235ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf">ADC_AWD3CR_AWD3CH_7</a>&#160;&#160;&#160;(0x00080U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gaeb8ea2b437b1a6347a0dd1df05235ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd495e164cd4e2e130e249609fde008f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f">ADC_AWD3CR_AWD3CH_8</a>&#160;&#160;&#160;(0x00100U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gafd495e164cd4e2e130e249609fde008f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac393d55175c4cb35e808846985e80c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b">ADC_AWD3CR_AWD3CH_9</a>&#160;&#160;&#160;(0x00200U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gac393d55175c4cb35e808846985e80c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a129326f31ee47afa9bb833e2e23c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93">ADC_AWD3CR_AWD3CH_10</a>&#160;&#160;&#160;(0x00400U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga0a129326f31ee47afa9bb833e2e23c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c579bee34393faeb1462600d2ee8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7">ADC_AWD3CR_AWD3CH_11</a>&#160;&#160;&#160;(0x00800U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga12c579bee34393faeb1462600d2ee8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bd81db538bf5d021c775791ec47a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35">ADC_AWD3CR_AWD3CH_12</a>&#160;&#160;&#160;(0x01000U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga73bd81db538bf5d021c775791ec47a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1bdeef70f333bd1c162cc38f2861ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef">ADC_AWD3CR_AWD3CH_13</a>&#160;&#160;&#160;(0x02000U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga6f1bdeef70f333bd1c162cc38f2861ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9444d38dd0a96a3efbb9f92d3130216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216">ADC_AWD3CR_AWD3CH_14</a>&#160;&#160;&#160;(0x04000U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gaa9444d38dd0a96a3efbb9f92d3130216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8a16f13baf0a58af615c583fe3a6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3">ADC_AWD3CR_AWD3CH_15</a>&#160;&#160;&#160;(0x08000U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga3f8a16f13baf0a58af615c583fe3a6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4071535e5e60489200d74f0461b59235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235">ADC_AWD3CR_AWD3CH_16</a>&#160;&#160;&#160;(0x10000U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:ga4071535e5e60489200d74f0461b59235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd055292e3768cfd376f0adea054e6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa">ADC_AWD3CR_AWD3CH_17</a>&#160;&#160;&#160;(0x20000U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gabd055292e3768cfd376f0adea054e6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7aa336b112be95de2bc99d4bada112f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f">ADC_AWD3CR_AWD3CH_18</a>&#160;&#160;&#160;(0x40000U &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)</td></tr>
<tr class="separator:gaf7aa336b112be95de2bc99d4bada112f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fac1ed528cdd03fb37f7f647b71617"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_DIFSEL_DIFSEL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga14fac1ed528cdd03fb37f7f647b71617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd844d9bb3f81aeb0a66998bd880c1d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0">ADC_DIFSEL_DIFSEL_Msk</a>&#160;&#160;&#160;(0x7FFFFU &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gabd844d9bb3f81aeb0a66998bd880c1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f425cee1f82c1082295777f1867c16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0">ADC_DIFSEL_DIFSEL_Msk</a></td></tr>
<tr class="separator:ga4f425cee1f82c1082295777f1867c16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2eaeb1a88b51e1b785a0420a58115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a">ADC_DIFSEL_DIFSEL_0</a>&#160;&#160;&#160;(0x00001U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gaee2eaeb1a88b51e1b785a0420a58115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd0b54b767025544ff7645ce1aaa50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a">ADC_DIFSEL_DIFSEL_1</a>&#160;&#160;&#160;(0x00002U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga3bd0b54b767025544ff7645ce1aaa50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec5288a30f5ab50ffdd5c79863fcba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1">ADC_DIFSEL_DIFSEL_2</a>&#160;&#160;&#160;(0x00004U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga8ec5288a30f5ab50ffdd5c79863fcba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398389af74f8095a18043723451a14f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398389af74f8095a18043723451a14f7">ADC_DIFSEL_DIFSEL_3</a>&#160;&#160;&#160;(0x00008U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga398389af74f8095a18043723451a14f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7fd69e3369f1d13272927f8e2c2759b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7fd69e3369f1d13272927f8e2c2759b">ADC_DIFSEL_DIFSEL_4</a>&#160;&#160;&#160;(0x00010U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gaa7fd69e3369f1d13272927f8e2c2759b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f261bac8f9c86242262860054913203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f261bac8f9c86242262860054913203">ADC_DIFSEL_DIFSEL_5</a>&#160;&#160;&#160;(0x00020U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga8f261bac8f9c86242262860054913203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27206fd77df1a23754dd3b2518c20dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27206fd77df1a23754dd3b2518c20dfc">ADC_DIFSEL_DIFSEL_6</a>&#160;&#160;&#160;(0x00040U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga27206fd77df1a23754dd3b2518c20dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834268a915e0229c8179fc4ba93f6088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834268a915e0229c8179fc4ba93f6088">ADC_DIFSEL_DIFSEL_7</a>&#160;&#160;&#160;(0x00080U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga834268a915e0229c8179fc4ba93f6088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff7cc8024909322977ed6679b8df1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff7cc8024909322977ed6679b8df1ba">ADC_DIFSEL_DIFSEL_8</a>&#160;&#160;&#160;(0x00100U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga5ff7cc8024909322977ed6679b8df1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00ffe8068b0b4b6f18917c523205190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae00ffe8068b0b4b6f18917c523205190">ADC_DIFSEL_DIFSEL_9</a>&#160;&#160;&#160;(0x00200U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gae00ffe8068b0b4b6f18917c523205190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3232bc80445814d64ee9c5cb699768e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3232bc80445814d64ee9c5cb699768e">ADC_DIFSEL_DIFSEL_10</a>&#160;&#160;&#160;(0x00400U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gaf3232bc80445814d64ee9c5cb699768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f5e1b9ac5ee675837c681e9f6652b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2f5e1b9ac5ee675837c681e9f6652b0">ADC_DIFSEL_DIFSEL_11</a>&#160;&#160;&#160;(0x00800U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gad2f5e1b9ac5ee675837c681e9f6652b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba46b34438edcef1c54312c4ef8a159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba46b34438edcef1c54312c4ef8a159">ADC_DIFSEL_DIFSEL_12</a>&#160;&#160;&#160;(0x01000U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga5ba46b34438edcef1c54312c4ef8a159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39be3ac6fc0fb8842affc0ad6b678998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39be3ac6fc0fb8842affc0ad6b678998">ADC_DIFSEL_DIFSEL_13</a>&#160;&#160;&#160;(0x02000U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga39be3ac6fc0fb8842affc0ad6b678998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253efbdf46719ba8675acad710b9cef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga253efbdf46719ba8675acad710b9cef3">ADC_DIFSEL_DIFSEL_14</a>&#160;&#160;&#160;(0x04000U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga253efbdf46719ba8675acad710b9cef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92967f5d6f44e43793c64640cde44a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92967f5d6f44e43793c64640cde44a2b">ADC_DIFSEL_DIFSEL_15</a>&#160;&#160;&#160;(0x08000U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga92967f5d6f44e43793c64640cde44a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f016421b21840137b9886f062caf81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6f016421b21840137b9886f062caf81">ADC_DIFSEL_DIFSEL_16</a>&#160;&#160;&#160;(0x10000U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gae6f016421b21840137b9886f062caf81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc036ba777e7813b77f96f0c88675361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc036ba777e7813b77f96f0c88675361">ADC_DIFSEL_DIFSEL_17</a>&#160;&#160;&#160;(0x20000U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:gabc036ba777e7813b77f96f0c88675361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae1c5277d868cb92eb1cced7ed7b846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ae1c5277d868cb92eb1cced7ed7b846">ADC_DIFSEL_DIFSEL_18</a>&#160;&#160;&#160;(0x40000U &lt;&lt; ADC_DIFSEL_DIFSEL_Pos)</td></tr>
<tr class="separator:ga2ae1c5277d868cb92eb1cced7ed7b846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e644ee4deb0ad26c2b1711a976cf0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CALFACT_CALFACT_S_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga01e644ee4deb0ad26c2b1711a976cf0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9120454095996094d3f0701b1bbdc56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9120454095996094d3f0701b1bbdc56e">ADC_CALFACT_CALFACT_S_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)</td></tr>
<tr class="separator:ga9120454095996094d3f0701b1bbdc56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf2aa49ef5e2e03a137e7d42fd1eae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9120454095996094d3f0701b1bbdc56e">ADC_CALFACT_CALFACT_S_Msk</a></td></tr>
<tr class="separator:ga0cf2aa49ef5e2e03a137e7d42fd1eae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932a8aebb82a20d467d8b12b3e72781d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932a8aebb82a20d467d8b12b3e72781d">ADC_CALFACT_CALFACT_S_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)</td></tr>
<tr class="separator:ga932a8aebb82a20d467d8b12b3e72781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159578db6da1268f63b94f8a07c5ac30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159578db6da1268f63b94f8a07c5ac30">ADC_CALFACT_CALFACT_S_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)</td></tr>
<tr class="separator:ga159578db6da1268f63b94f8a07c5ac30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd7f26e0de08556dabfa25c54eef2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bd7f26e0de08556dabfa25c54eef2b6">ADC_CALFACT_CALFACT_S_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)</td></tr>
<tr class="separator:ga1bd7f26e0de08556dabfa25c54eef2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbdcfba4320c6174860080e3db340a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbdcfba4320c6174860080e3db340a47">ADC_CALFACT_CALFACT_S_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)</td></tr>
<tr class="separator:gadbdcfba4320c6174860080e3db340a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007a6cc2763d222cc020003f700635a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga007a6cc2763d222cc020003f700635a7">ADC_CALFACT_CALFACT_S_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)</td></tr>
<tr class="separator:ga007a6cc2763d222cc020003f700635a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae664b900c2418dbd3218d607fa9a378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae664b900c2418dbd3218d607fa9a378">ADC_CALFACT_CALFACT_S_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)</td></tr>
<tr class="separator:gaae664b900c2418dbd3218d607fa9a378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43be120d3a9e72df2c10f295a2a7fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43be120d3a9e72df2c10f295a2a7fa44">ADC_CALFACT_CALFACT_S_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; ADC_CALFACT_CALFACT_S_Pos)</td></tr>
<tr class="separator:ga43be120d3a9e72df2c10f295a2a7fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274e339bf532e44124798f83e40f28d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CALFACT_CALFACT_D_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga274e339bf532e44124798f83e40f28d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd70477ece587bd8201260434eaaf65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bd70477ece587bd8201260434eaaf65">ADC_CALFACT_CALFACT_D_Msk</a>&#160;&#160;&#160;(0x7FU &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)</td></tr>
<tr class="separator:ga0bd70477ece587bd8201260434eaaf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ee31087e62977a5e488d40edf7c057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057">ADC_CALFACT_CALFACT_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bd70477ece587bd8201260434eaaf65">ADC_CALFACT_CALFACT_D_Msk</a></td></tr>
<tr class="separator:gab2ee31087e62977a5e488d40edf7c057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec4921a37f4ed0651ec050fbe37f229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ec4921a37f4ed0651ec050fbe37f229">ADC_CALFACT_CALFACT_D_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)</td></tr>
<tr class="separator:ga4ec4921a37f4ed0651ec050fbe37f229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40dcda5498d6f21e17c0e2944f6121b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40dcda5498d6f21e17c0e2944f6121b">ADC_CALFACT_CALFACT_D_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)</td></tr>
<tr class="separator:gaf40dcda5498d6f21e17c0e2944f6121b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671ddf6a4870847d36f555ca9e7b1351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga671ddf6a4870847d36f555ca9e7b1351">ADC_CALFACT_CALFACT_D_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)</td></tr>
<tr class="separator:ga671ddf6a4870847d36f555ca9e7b1351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897d1455ac6f2fcbe8815f9b6ee7c867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga897d1455ac6f2fcbe8815f9b6ee7c867">ADC_CALFACT_CALFACT_D_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)</td></tr>
<tr class="separator:ga897d1455ac6f2fcbe8815f9b6ee7c867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe02daf2126d428bd2a86d9388b41d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe02daf2126d428bd2a86d9388b41d3e">ADC_CALFACT_CALFACT_D_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)</td></tr>
<tr class="separator:gafe02daf2126d428bd2a86d9388b41d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b36b568f797f326cf01a1e51ca7a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b36b568f797f326cf01a1e51ca7a25">ADC_CALFACT_CALFACT_D_5</a>&#160;&#160;&#160;(0x20U &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)</td></tr>
<tr class="separator:ga31b36b568f797f326cf01a1e51ca7a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41084de6d3e108e3831c75316deff899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41084de6d3e108e3831c75316deff899">ADC_CALFACT_CALFACT_D_6</a>&#160;&#160;&#160;(0x40U &lt;&lt; ADC_CALFACT_CALFACT_D_Pos)</td></tr>
<tr class="separator:ga41084de6d3e108e3831c75316deff899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84ac5ebae9e1cf3b9eb90816896faf4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_MST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad84ac5ebae9e1cf3b9eb90816896faf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47dbcc36998f3fc07610fa2b7b8b5d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac47dbcc36998f3fc07610fa2b7b8b5d3">ADC12_CSR_ADRDY_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_MST_Pos)</td></tr>
<tr class="separator:gac47dbcc36998f3fc07610fa2b7b8b5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bef3b100f2281f2fd9fc7a39883bbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bef3b100f2281f2fd9fc7a39883bbf1">ADC12_CSR_ADRDY_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac47dbcc36998f3fc07610fa2b7b8b5d3">ADC12_CSR_ADRDY_MST_Msk</a></td></tr>
<tr class="separator:ga9bef3b100f2281f2fd9fc7a39883bbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bda853385b37b15037313902c031786"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_EOSMP_MST_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2bda853385b37b15037313902c031786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0a77761254573afcc08f2ce10902d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0a77761254573afcc08f2ce10902d6">ADC12_CSR_ADRDY_EOSMP_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_EOSMP_MST_Pos)</td></tr>
<tr class="separator:ga0e0a77761254573afcc08f2ce10902d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f65d64222fa7cdcf7031df403b4f0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f65d64222fa7cdcf7031df403b4f0f9">ADC12_CSR_ADRDY_EOSMP_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0a77761254573afcc08f2ce10902d6">ADC12_CSR_ADRDY_EOSMP_MST_Msk</a></td></tr>
<tr class="separator:ga6f65d64222fa7cdcf7031df403b4f0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde0eb5c3e78e5eedd5b9557cbc4759d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_EOC_MST_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gafde0eb5c3e78e5eedd5b9557cbc4759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f798d9f15ddf8fd70f2a955c88cd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57f798d9f15ddf8fd70f2a955c88cd7a">ADC12_CSR_ADRDY_EOC_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_EOC_MST_Pos)</td></tr>
<tr class="separator:ga57f798d9f15ddf8fd70f2a955c88cd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd7daa35451395a7a96d1b7d9db2be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bd7daa35451395a7a96d1b7d9db2be9">ADC12_CSR_ADRDY_EOC_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57f798d9f15ddf8fd70f2a955c88cd7a">ADC12_CSR_ADRDY_EOC_MST_Msk</a></td></tr>
<tr class="separator:ga0bd7daa35451395a7a96d1b7d9db2be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce75fbf23f1582ecd3f04fe2c776c1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_EOS_MST_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8ce75fbf23f1582ecd3f04fe2c776c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82eb05fe27df70f4b90cd3e3183c1a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82eb05fe27df70f4b90cd3e3183c1a75">ADC12_CSR_ADRDY_EOS_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_EOS_MST_Pos)</td></tr>
<tr class="separator:ga82eb05fe27df70f4b90cd3e3183c1a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ee69d328e967adf0a6a110b82c83f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12ee69d328e967adf0a6a110b82c83f3">ADC12_CSR_ADRDY_EOS_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82eb05fe27df70f4b90cd3e3183c1a75">ADC12_CSR_ADRDY_EOS_MST_Msk</a></td></tr>
<tr class="separator:ga12ee69d328e967adf0a6a110b82c83f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e82b3cef6210106795c3865a08be1da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_OVR_MST_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1e82b3cef6210106795c3865a08be1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467a3819cd40c3f736eb1787baac1612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga467a3819cd40c3f736eb1787baac1612">ADC12_CSR_ADRDY_OVR_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_OVR_MST_Pos)</td></tr>
<tr class="separator:ga467a3819cd40c3f736eb1787baac1612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814501c059a868012879954b01c91bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga814501c059a868012879954b01c91bf4">ADC12_CSR_ADRDY_OVR_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga467a3819cd40c3f736eb1787baac1612">ADC12_CSR_ADRDY_OVR_MST_Msk</a></td></tr>
<tr class="separator:ga814501c059a868012879954b01c91bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde6e5dd83dd377e1e92852ff3a42cfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_JEOC_MST_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadde6e5dd83dd377e1e92852ff3a42cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4020cc0c3b408fe8c73b569f50ea48c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4020cc0c3b408fe8c73b569f50ea48c9">ADC12_CSR_ADRDY_JEOC_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_JEOC_MST_Pos)</td></tr>
<tr class="separator:ga4020cc0c3b408fe8c73b569f50ea48c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02815cadbc7eae67964241d394a3ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02815cadbc7eae67964241d394a3ef5">ADC12_CSR_ADRDY_JEOC_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4020cc0c3b408fe8c73b569f50ea48c9">ADC12_CSR_ADRDY_JEOC_MST_Msk</a></td></tr>
<tr class="separator:gaa02815cadbc7eae67964241d394a3ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bac2c5135ec763264b6d54f3debace"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_JEOS_MST_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga65bac2c5135ec763264b6d54f3debace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c992d66c85ecb6cdaaf260837a3826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38c992d66c85ecb6cdaaf260837a3826">ADC12_CSR_ADRDY_JEOS_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_JEOS_MST_Pos)</td></tr>
<tr class="separator:ga38c992d66c85ecb6cdaaf260837a3826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3afc1cf80c49a2e22147139e1aace7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3afc1cf80c49a2e22147139e1aace7">ADC12_CSR_ADRDY_JEOS_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38c992d66c85ecb6cdaaf260837a3826">ADC12_CSR_ADRDY_JEOS_MST_Msk</a></td></tr>
<tr class="separator:gabf3afc1cf80c49a2e22147139e1aace7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2975f49cb3a84bd2152ba5fcd7c3097f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_AWD1_MST_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2975f49cb3a84bd2152ba5fcd7c3097f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb8ba0c55003de7c5505744c8917fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb8ba0c55003de7c5505744c8917fc6">ADC12_CSR_AWD1_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_AWD1_MST_Pos)</td></tr>
<tr class="separator:ga0bb8ba0c55003de7c5505744c8917fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c0fbdccc5319be4a4fa02d2313f46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34c0fbdccc5319be4a4fa02d2313f46a">ADC12_CSR_AWD1_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb8ba0c55003de7c5505744c8917fc6">ADC12_CSR_AWD1_MST_Msk</a></td></tr>
<tr class="separator:ga34c0fbdccc5319be4a4fa02d2313f46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b31f84e6b2ba2b582e8b5a368eac4de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_AWD2_MST_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4b31f84e6b2ba2b582e8b5a368eac4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fa0f3bbaf267ae83038ead44224d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14fa0f3bbaf267ae83038ead44224d16">ADC12_CSR_AWD2_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_AWD2_MST_Pos)</td></tr>
<tr class="separator:ga14fa0f3bbaf267ae83038ead44224d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb15670cd8247a996e9a449107d4aaf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb15670cd8247a996e9a449107d4aaf4">ADC12_CSR_AWD2_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14fa0f3bbaf267ae83038ead44224d16">ADC12_CSR_AWD2_MST_Msk</a></td></tr>
<tr class="separator:gaeb15670cd8247a996e9a449107d4aaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463995e0371e94e4ff290a8e3a551de1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_AWD3_MST_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga463995e0371e94e4ff290a8e3a551de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97092f4807b1f66665ce84a256b8f9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97092f4807b1f66665ce84a256b8f9ef">ADC12_CSR_AWD3_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_AWD3_MST_Pos)</td></tr>
<tr class="separator:ga97092f4807b1f66665ce84a256b8f9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d1cc31fef8c207ebef1a8850032abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00d1cc31fef8c207ebef1a8850032abf">ADC12_CSR_AWD3_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97092f4807b1f66665ce84a256b8f9ef">ADC12_CSR_AWD3_MST_Msk</a></td></tr>
<tr class="separator:ga00d1cc31fef8c207ebef1a8850032abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ee5a0cc890b0133b405abc0f25acd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_JQOVF_MST_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga43ee5a0cc890b0133b405abc0f25acd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c6cb70f61d309c717065f3cb9a3929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6cb70f61d309c717065f3cb9a3929">ADC12_CSR_JQOVF_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_JQOVF_MST_Pos)</td></tr>
<tr class="separator:gae3c6cb70f61d309c717065f3cb9a3929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea329265e555eac3d203b69ff16441a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabea329265e555eac3d203b69ff16441a">ADC12_CSR_JQOVF_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6cb70f61d309c717065f3cb9a3929">ADC12_CSR_JQOVF_MST_Msk</a></td></tr>
<tr class="separator:gabea329265e555eac3d203b69ff16441a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098045fd19d7b3374659a0ab6bafbc95"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_SLV_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga098045fd19d7b3374659a0ab6bafbc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2dab50c24b4ad765680b3a07ff61324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2dab50c24b4ad765680b3a07ff61324">ADC12_CSR_ADRDY_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_SLV_Pos)</td></tr>
<tr class="separator:gae2dab50c24b4ad765680b3a07ff61324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c3545a1a27a393d4850316e76b9eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24c3545a1a27a393d4850316e76b9eca">ADC12_CSR_ADRDY_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2dab50c24b4ad765680b3a07ff61324">ADC12_CSR_ADRDY_SLV_Msk</a></td></tr>
<tr class="separator:ga24c3545a1a27a393d4850316e76b9eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194c9c0762aed5797f3749f1c817f17b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_EOSMP_SLV_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga194c9c0762aed5797f3749f1c817f17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e49ef4e4a965809f40bd4f53a89b398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e49ef4e4a965809f40bd4f53a89b398">ADC12_CSR_ADRDY_EOSMP_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_EOSMP_SLV_Pos)</td></tr>
<tr class="separator:ga2e49ef4e4a965809f40bd4f53a89b398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4108fbbc1cd068ff86f05a5a9c8b12a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4108fbbc1cd068ff86f05a5a9c8b12a7">ADC12_CSR_ADRDY_EOSMP_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e49ef4e4a965809f40bd4f53a89b398">ADC12_CSR_ADRDY_EOSMP_SLV_Msk</a></td></tr>
<tr class="separator:ga4108fbbc1cd068ff86f05a5a9c8b12a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga204c60e14cd08f2e700ff447bf269611"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_EOC_SLV_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga204c60e14cd08f2e700ff447bf269611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a23eae7ee5655a23a2b84545f6a243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30a23eae7ee5655a23a2b84545f6a243">ADC12_CSR_ADRDY_EOC_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_EOC_SLV_Pos)</td></tr>
<tr class="separator:ga30a23eae7ee5655a23a2b84545f6a243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c14535d8ef80d79f58bf85e8dbe699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c14535d8ef80d79f58bf85e8dbe699">ADC12_CSR_ADRDY_EOC_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30a23eae7ee5655a23a2b84545f6a243">ADC12_CSR_ADRDY_EOC_SLV_Msk</a></td></tr>
<tr class="separator:gaf9c14535d8ef80d79f58bf85e8dbe699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c49045d0f3d708da9436d4a0805a91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_EOS_SLV_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab8c49045d0f3d708da9436d4a0805a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72a429af1f6d14b902c48c63b129712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72a429af1f6d14b902c48c63b129712">ADC12_CSR_ADRDY_EOS_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_EOS_SLV_Pos)</td></tr>
<tr class="separator:gaa72a429af1f6d14b902c48c63b129712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7552c4498af384791b51efbcb1a07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7552c4498af384791b51efbcb1a07f">ADC12_CSR_ADRDY_EOS_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa72a429af1f6d14b902c48c63b129712">ADC12_CSR_ADRDY_EOS_SLV_Msk</a></td></tr>
<tr class="separator:ga9a7552c4498af384791b51efbcb1a07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad38097c5d5bfb3811bbf84832f661f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_OVR_SLV_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga5ad38097c5d5bfb3811bbf84832f661f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb294ffeb435f79a109c3723dc61441d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb294ffeb435f79a109c3723dc61441d">ADC12_CSR_ADRDY_OVR_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_OVR_SLV_Pos)</td></tr>
<tr class="separator:gaeb294ffeb435f79a109c3723dc61441d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72791ec1d152889a3be0c118685b6dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72791ec1d152889a3be0c118685b6dd1">ADC12_CSR_ADRDY_OVR_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb294ffeb435f79a109c3723dc61441d">ADC12_CSR_ADRDY_OVR_SLV_Msk</a></td></tr>
<tr class="separator:ga72791ec1d152889a3be0c118685b6dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c4aff39e019022f38c757ee3e41763"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_JEOC_SLV_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga84c4aff39e019022f38c757ee3e41763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047905def86cd9797e7e492d3ff0252d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047905def86cd9797e7e492d3ff0252d">ADC12_CSR_ADRDY_JEOC_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_JEOC_SLV_Pos)</td></tr>
<tr class="separator:ga047905def86cd9797e7e492d3ff0252d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37b352a9a304d009fdf7d9a5216a6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37b352a9a304d009fdf7d9a5216a6da">ADC12_CSR_ADRDY_JEOC_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047905def86cd9797e7e492d3ff0252d">ADC12_CSR_ADRDY_JEOC_SLV_Msk</a></td></tr>
<tr class="separator:gae37b352a9a304d009fdf7d9a5216a6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8460939bf18ec31c4b7193187ef4549"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_JEOS_SLV_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac8460939bf18ec31c4b7193187ef4549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745555fd02c0a15d0ae613de71c6bfb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga745555fd02c0a15d0ae613de71c6bfb6">ADC12_CSR_ADRDY_JEOS_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_JEOS_SLV_Pos)</td></tr>
<tr class="separator:ga745555fd02c0a15d0ae613de71c6bfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7691f334f6045acfc6074412c2e6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7691f334f6045acfc6074412c2e6e3">ADC12_CSR_ADRDY_JEOS_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga745555fd02c0a15d0ae613de71c6bfb6">ADC12_CSR_ADRDY_JEOS_SLV_Msk</a></td></tr>
<tr class="separator:ga5e7691f334f6045acfc6074412c2e6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c3c1d4218c1f7f2bef437757da3c62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_AWD1_SLV_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae4c3c1d4218c1f7f2bef437757da3c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e2f79e79cd5350fdc82a624e9c0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e2f79e79cd5350fdc82a624e9c0f3">ADC12_CSR_AWD1_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_AWD1_SLV_Pos)</td></tr>
<tr class="separator:ga423e2f79e79cd5350fdc82a624e9c0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4154cdfee6668b9938503e643ba55be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4154cdfee6668b9938503e643ba55be">ADC12_CSR_AWD1_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e2f79e79cd5350fdc82a624e9c0f3">ADC12_CSR_AWD1_SLV_Msk</a></td></tr>
<tr class="separator:gaf4154cdfee6668b9938503e643ba55be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372d4ecfa69db2d5e305f297092d5247"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_AWD2_SLV_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga372d4ecfa69db2d5e305f297092d5247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa1eb228374ca2c9bdc8ca0f4900f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffa1eb228374ca2c9bdc8ca0f4900f90">ADC12_CSR_AWD2_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_AWD2_SLV_Pos)</td></tr>
<tr class="separator:gaffa1eb228374ca2c9bdc8ca0f4900f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c509f7841a090716141a49c6494aec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c509f7841a090716141a49c6494aec4">ADC12_CSR_AWD2_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffa1eb228374ca2c9bdc8ca0f4900f90">ADC12_CSR_AWD2_SLV_Msk</a></td></tr>
<tr class="separator:ga5c509f7841a090716141a49c6494aec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa600324205a2ef6c5754622685767795"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_AWD3_SLV_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa600324205a2ef6c5754622685767795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae548e6ce3d3baadeda23d41c8abfefd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae548e6ce3d3baadeda23d41c8abfefd8">ADC12_CSR_AWD3_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_AWD3_SLV_Pos)</td></tr>
<tr class="separator:gae548e6ce3d3baadeda23d41c8abfefd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad976ae35704216d1dc0ffcbcb66bd52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad976ae35704216d1dc0ffcbcb66bd52f">ADC12_CSR_AWD3_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae548e6ce3d3baadeda23d41c8abfefd8">ADC12_CSR_AWD3_SLV_Msk</a></td></tr>
<tr class="separator:gad976ae35704216d1dc0ffcbcb66bd52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532f593e5a9fab3ea29981431d37f745"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_JQOVF_SLV_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga532f593e5a9fab3ea29981431d37f745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992cd32bbfa29b8c75ed5213ddc4e532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga992cd32bbfa29b8c75ed5213ddc4e532">ADC12_CSR_JQOVF_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_JQOVF_SLV_Pos)</td></tr>
<tr class="separator:ga992cd32bbfa29b8c75ed5213ddc4e532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff8c1853e03eff852b39b6544c48b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ff8c1853e03eff852b39b6544c48b6a">ADC12_CSR_JQOVF_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga992cd32bbfa29b8c75ed5213ddc4e532">ADC12_CSR_JQOVF_SLV_Msk</a></td></tr>
<tr class="separator:ga8ff8c1853e03eff852b39b6544c48b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1656714e2800077a862005dc7d02e19a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_MST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1656714e2800077a862005dc7d02e19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3896a9d4ed089b7c2ebc77a613c5dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3896a9d4ed089b7c2ebc77a613c5dad">ADC34_CSR_ADRDY_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_MST_Pos)</td></tr>
<tr class="separator:gaa3896a9d4ed089b7c2ebc77a613c5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0fdc7e669d7c30630b2f4cd7763c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f0fdc7e669d7c30630b2f4cd7763c70">ADC34_CSR_ADRDY_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3896a9d4ed089b7c2ebc77a613c5dad">ADC34_CSR_ADRDY_MST_Msk</a></td></tr>
<tr class="separator:ga7f0fdc7e669d7c30630b2f4cd7763c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36b2a7398b5f8bee5089ec25dfb47c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_EOSMP_MST_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf36b2a7398b5f8bee5089ec25dfb47c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2199f97f58c3f8adf92ee2f6da38f14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2199f97f58c3f8adf92ee2f6da38f14d">ADC34_CSR_ADRDY_EOSMP_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_EOSMP_MST_Pos)</td></tr>
<tr class="separator:ga2199f97f58c3f8adf92ee2f6da38f14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81a1bed9455543c373f68f321180ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81a1bed9455543c373f68f321180ac6">ADC34_CSR_ADRDY_EOSMP_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2199f97f58c3f8adf92ee2f6da38f14d">ADC34_CSR_ADRDY_EOSMP_MST_Msk</a></td></tr>
<tr class="separator:gad81a1bed9455543c373f68f321180ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080854fbdf5d777bd25b9ca7bb0bd6b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_EOC_MST_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga080854fbdf5d777bd25b9ca7bb0bd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f465b5fbb725b475e51cc67df0303ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f465b5fbb725b475e51cc67df0303ff">ADC34_CSR_ADRDY_EOC_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_EOC_MST_Pos)</td></tr>
<tr class="separator:ga7f465b5fbb725b475e51cc67df0303ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5367c1630aaacf60d8dc951239812820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5367c1630aaacf60d8dc951239812820">ADC34_CSR_ADRDY_EOC_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f465b5fbb725b475e51cc67df0303ff">ADC34_CSR_ADRDY_EOC_MST_Msk</a></td></tr>
<tr class="separator:ga5367c1630aaacf60d8dc951239812820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa424ddaec4006648e22501a62cd8b804"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_EOS_MST_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa424ddaec4006648e22501a62cd8b804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560ef90df5277f80617fec94cdbc1dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga560ef90df5277f80617fec94cdbc1dba">ADC34_CSR_ADRDY_EOS_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_EOS_MST_Pos)</td></tr>
<tr class="separator:ga560ef90df5277f80617fec94cdbc1dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6ecc4e4b2c2e15e192ba083e453088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f6ecc4e4b2c2e15e192ba083e453088">ADC34_CSR_ADRDY_EOS_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga560ef90df5277f80617fec94cdbc1dba">ADC34_CSR_ADRDY_EOS_MST_Msk</a></td></tr>
<tr class="separator:ga0f6ecc4e4b2c2e15e192ba083e453088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645dd750e6eb72bd9501bf3901241105"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_OVR_MST_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga645dd750e6eb72bd9501bf3901241105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07ee07ce9cb4b54732bfcb97c70bdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf07ee07ce9cb4b54732bfcb97c70bdb1">ADC34_CSR_ADRDY_OVR_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_OVR_MST_Pos)</td></tr>
<tr class="separator:gaf07ee07ce9cb4b54732bfcb97c70bdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd068f14edf55a57278d8e6c765df97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fd068f14edf55a57278d8e6c765df97">ADC34_CSR_ADRDY_OVR_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf07ee07ce9cb4b54732bfcb97c70bdb1">ADC34_CSR_ADRDY_OVR_MST_Msk</a></td></tr>
<tr class="separator:ga3fd068f14edf55a57278d8e6c765df97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012e44daff445f6506ea688ef2281290"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_JEOC_MST_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga012e44daff445f6506ea688ef2281290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31361f0d6e4ab4ea9c0ae7960529d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf31361f0d6e4ab4ea9c0ae7960529d39">ADC34_CSR_ADRDY_JEOC_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_JEOC_MST_Pos)</td></tr>
<tr class="separator:gaf31361f0d6e4ab4ea9c0ae7960529d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf741eae08a2662f0e54836596f25621e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf741eae08a2662f0e54836596f25621e">ADC34_CSR_ADRDY_JEOC_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf31361f0d6e4ab4ea9c0ae7960529d39">ADC34_CSR_ADRDY_JEOC_MST_Msk</a></td></tr>
<tr class="separator:gaf741eae08a2662f0e54836596f25621e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e3d6ae058be5a8a18c4760ecfb2859"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_JEOS_MST_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga40e3d6ae058be5a8a18c4760ecfb2859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5024a0aa770a38908f9c05385827a9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5024a0aa770a38908f9c05385827a9f0">ADC34_CSR_ADRDY_JEOS_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_JEOS_MST_Pos)</td></tr>
<tr class="separator:ga5024a0aa770a38908f9c05385827a9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ca152802e2ab7127b865d3a545948c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ca152802e2ab7127b865d3a545948c">ADC34_CSR_ADRDY_JEOS_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5024a0aa770a38908f9c05385827a9f0">ADC34_CSR_ADRDY_JEOS_MST_Msk</a></td></tr>
<tr class="separator:ga14ca152802e2ab7127b865d3a545948c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34eea21cc245a1271fb7661fab1506c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_AWD1_MST_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga34eea21cc245a1271fb7661fab1506c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca4724384063e368cad5fead191ef41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca4724384063e368cad5fead191ef41">ADC34_CSR_AWD1_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_AWD1_MST_Pos)</td></tr>
<tr class="separator:ga1ca4724384063e368cad5fead191ef41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f0aa06c26b85a3b3c7c3f66da62ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2f0aa06c26b85a3b3c7c3f66da62ec1">ADC34_CSR_AWD1_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca4724384063e368cad5fead191ef41">ADC34_CSR_AWD1_MST_Msk</a></td></tr>
<tr class="separator:gac2f0aa06c26b85a3b3c7c3f66da62ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bb3fe1bdbe1e07c7c333adf955bb0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_AWD2_MST_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga36bb3fe1bdbe1e07c7c333adf955bb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd72e2f9c097911526249748bc3b67bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd72e2f9c097911526249748bc3b67bb">ADC34_CSR_AWD2_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_AWD2_MST_Pos)</td></tr>
<tr class="separator:gabd72e2f9c097911526249748bc3b67bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b4b288612eb7047de9c2a5ec374a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b4b288612eb7047de9c2a5ec374a8">ADC34_CSR_AWD2_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd72e2f9c097911526249748bc3b67bb">ADC34_CSR_AWD2_MST_Msk</a></td></tr>
<tr class="separator:gacb6b4b288612eb7047de9c2a5ec374a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dac66f0997e2a92cd88371b6a67bde3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_AWD3_MST_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga2dac66f0997e2a92cd88371b6a67bde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf9b20a8c2e694225c270ec0525d33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf9b20a8c2e694225c270ec0525d33c">ADC34_CSR_AWD3_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_AWD3_MST_Pos)</td></tr>
<tr class="separator:gabdf9b20a8c2e694225c270ec0525d33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e1f0f09f0f335e3d6dc56db38c5b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e1f0f09f0f335e3d6dc56db38c5b85">ADC34_CSR_AWD3_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdf9b20a8c2e694225c270ec0525d33c">ADC34_CSR_AWD3_MST_Msk</a></td></tr>
<tr class="separator:ga30e1f0f09f0f335e3d6dc56db38c5b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e964c492bf3c382998f941d4a34e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_JQOVF_MST_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga319e964c492bf3c382998f941d4a34e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1442e73d30a1375a85741fd11a2286de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1442e73d30a1375a85741fd11a2286de">ADC34_CSR_JQOVF_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_JQOVF_MST_Pos)</td></tr>
<tr class="separator:ga1442e73d30a1375a85741fd11a2286de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8418adaa21928492f439c7071efa69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff8418adaa21928492f439c7071efa69">ADC34_CSR_JQOVF_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1442e73d30a1375a85741fd11a2286de">ADC34_CSR_JQOVF_MST_Msk</a></td></tr>
<tr class="separator:gaff8418adaa21928492f439c7071efa69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc81da80fa1aa1ed27661aac2976dc4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_SLV_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7fc81da80fa1aa1ed27661aac2976dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc8fbbb34dc95857361984a9671784f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc8fbbb34dc95857361984a9671784f">ADC34_CSR_ADRDY_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_SLV_Pos)</td></tr>
<tr class="separator:ga2dc8fbbb34dc95857361984a9671784f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18a9626395502d869ac4b83148fe1ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa18a9626395502d869ac4b83148fe1ef">ADC34_CSR_ADRDY_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc8fbbb34dc95857361984a9671784f">ADC34_CSR_ADRDY_SLV_Msk</a></td></tr>
<tr class="separator:gaa18a9626395502d869ac4b83148fe1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02ae630348713e1a473bdf8e15ae289"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_EOSMP_SLV_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gae02ae630348713e1a473bdf8e15ae289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e214c8e8a70506dff45f140805fa8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e214c8e8a70506dff45f140805fa8de">ADC34_CSR_ADRDY_EOSMP_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_EOSMP_SLV_Pos)</td></tr>
<tr class="separator:ga9e214c8e8a70506dff45f140805fa8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fc90df8b3484af097d53c53e0f02a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6fc90df8b3484af097d53c53e0f02a7">ADC34_CSR_ADRDY_EOSMP_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e214c8e8a70506dff45f140805fa8de">ADC34_CSR_ADRDY_EOSMP_SLV_Msk</a></td></tr>
<tr class="separator:gaa6fc90df8b3484af097d53c53e0f02a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12f286f2eb549bdf62c18cdf1a95061"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_EOC_SLV_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac12f286f2eb549bdf62c18cdf1a95061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1093e5771df4e2c4d0c6d6e31ef80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef1093e5771df4e2c4d0c6d6e31ef80d">ADC34_CSR_ADRDY_EOC_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_EOC_SLV_Pos)</td></tr>
<tr class="separator:gaef1093e5771df4e2c4d0c6d6e31ef80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5bd1f1ea6e76442e893e2d6decb6b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e5bd1f1ea6e76442e893e2d6decb6b5">ADC34_CSR_ADRDY_EOC_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef1093e5771df4e2c4d0c6d6e31ef80d">ADC34_CSR_ADRDY_EOC_SLV_Msk</a></td></tr>
<tr class="separator:ga9e5bd1f1ea6e76442e893e2d6decb6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae9c56651ea5832fb1768fc076f68a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_EOS_SLV_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga2ae9c56651ea5832fb1768fc076f68a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a53b9593cbce6240bd742435f0eb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a53b9593cbce6240bd742435f0eb72">ADC34_CSR_ADRDY_EOS_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_EOS_SLV_Pos)</td></tr>
<tr class="separator:ga22a53b9593cbce6240bd742435f0eb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e39ffb8d1631017a690fb51feed869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56e39ffb8d1631017a690fb51feed869">ADC34_CSR_ADRDY_EOS_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22a53b9593cbce6240bd742435f0eb72">ADC34_CSR_ADRDY_EOS_SLV_Msk</a></td></tr>
<tr class="separator:ga56e39ffb8d1631017a690fb51feed869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad38097c5d5bfb3811bbf84832f661f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CSR_ADRDY_OVR_SLV_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga5ad38097c5d5bfb3811bbf84832f661f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb294ffeb435f79a109c3723dc61441d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb294ffeb435f79a109c3723dc61441d">ADC12_CSR_ADRDY_OVR_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CSR_ADRDY_OVR_SLV_Pos)</td></tr>
<tr class="separator:gaeb294ffeb435f79a109c3723dc61441d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72791ec1d152889a3be0c118685b6dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72791ec1d152889a3be0c118685b6dd1">ADC12_CSR_ADRDY_OVR_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb294ffeb435f79a109c3723dc61441d">ADC12_CSR_ADRDY_OVR_SLV_Msk</a></td></tr>
<tr class="separator:ga72791ec1d152889a3be0c118685b6dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee45f7bc3d3a9eaaaa83de233961e725"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_JEOC_SLV_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaee45f7bc3d3a9eaaaa83de233961e725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2d7a882756d6ad89615ac03fabc162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f2d7a882756d6ad89615ac03fabc162">ADC34_CSR_ADRDY_JEOC_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_JEOC_SLV_Pos)</td></tr>
<tr class="separator:ga5f2d7a882756d6ad89615ac03fabc162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc607956ca7befafdb105bdc4adb50e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc607956ca7befafdb105bdc4adb50e2">ADC34_CSR_ADRDY_JEOC_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f2d7a882756d6ad89615ac03fabc162">ADC34_CSR_ADRDY_JEOC_SLV_Msk</a></td></tr>
<tr class="separator:gabc607956ca7befafdb105bdc4adb50e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9aab2eb8e4fb142cef996d1f9de11b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_ADRDY_JEOS_SLV_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf9aab2eb8e4fb142cef996d1f9de11b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631697043162b95843867a074cd37caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631697043162b95843867a074cd37caf">ADC34_CSR_ADRDY_JEOS_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_ADRDY_JEOS_SLV_Pos)</td></tr>
<tr class="separator:ga631697043162b95843867a074cd37caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04f59f024235dd9262e844691d1b4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac04f59f024235dd9262e844691d1b4f5">ADC34_CSR_ADRDY_JEOS_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631697043162b95843867a074cd37caf">ADC34_CSR_ADRDY_JEOS_SLV_Msk</a></td></tr>
<tr class="separator:gac04f59f024235dd9262e844691d1b4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0dfac7d0401f69165a5bcc48521d16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_AWD1_SLV_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaec0dfac7d0401f69165a5bcc48521d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d848be68436020090da8deaccd85c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d848be68436020090da8deaccd85c51">ADC34_CSR_AWD1_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_AWD1_SLV_Pos)</td></tr>
<tr class="separator:ga2d848be68436020090da8deaccd85c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ebfab5076db2435f95298fdcf2e19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ebfab5076db2435f95298fdcf2e19a">ADC34_CSR_AWD1_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d848be68436020090da8deaccd85c51">ADC34_CSR_AWD1_SLV_Msk</a></td></tr>
<tr class="separator:ga23ebfab5076db2435f95298fdcf2e19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b29e965265c8a8e664af050f2edebd6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_AWD2_SLV_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1b29e965265c8a8e664af050f2edebd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2e69c66d95bd80060fe7ea453af163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2e69c66d95bd80060fe7ea453af163">ADC34_CSR_AWD2_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_AWD2_SLV_Pos)</td></tr>
<tr class="separator:ga4f2e69c66d95bd80060fe7ea453af163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fb6ad02d77bb44d8397e4e51e24b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fb6ad02d77bb44d8397e4e51e24b68">ADC34_CSR_AWD2_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2e69c66d95bd80060fe7ea453af163">ADC34_CSR_AWD2_SLV_Msk</a></td></tr>
<tr class="separator:gab4fb6ad02d77bb44d8397e4e51e24b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0563e0613f7f2f5d2d53bc06db76fa1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_AWD3_SLV_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa0563e0613f7f2f5d2d53bc06db76fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85ef651720ddde63c8bb8e907e3a823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae85ef651720ddde63c8bb8e907e3a823">ADC34_CSR_AWD3_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_AWD3_SLV_Pos)</td></tr>
<tr class="separator:gae85ef651720ddde63c8bb8e907e3a823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcaa0db682d3f5dfaacc77ce2d86fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadcaa0db682d3f5dfaacc77ce2d86fdc">ADC34_CSR_AWD3_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae85ef651720ddde63c8bb8e907e3a823">ADC34_CSR_AWD3_SLV_Msk</a></td></tr>
<tr class="separator:gaadcaa0db682d3f5dfaacc77ce2d86fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07dbf0e5a2b8e718eceee5faf9a7090"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CSR_JQOVF_SLV_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gab07dbf0e5a2b8e718eceee5faf9a7090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f82c18e20cac0ad8461ec62fee2589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f82c18e20cac0ad8461ec62fee2589">ADC34_CSR_JQOVF_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CSR_JQOVF_SLV_Pos)</td></tr>
<tr class="separator:ga42f82c18e20cac0ad8461ec62fee2589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad79fae6a166799f668a7c804546230c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad79fae6a166799f668a7c804546230c">ADC34_CSR_JQOVF_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f82c18e20cac0ad8461ec62fee2589">ADC34_CSR_JQOVF_SLV_Msk</a></td></tr>
<tr class="separator:gaad79fae6a166799f668a7c804546230c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643c2a97ebfdc81a3b1b8ab12784b77e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CCR_MULTI_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga643c2a97ebfdc81a3b1b8ab12784b77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7baf2d3e097e63080b99f0fd1134ab2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7baf2d3e097e63080b99f0fd1134ab2f">ADC12_CCR_MULTI_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC12_CCR_MULTI_Pos)</td></tr>
<tr class="separator:ga7baf2d3e097e63080b99f0fd1134ab2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955ccefa3d5625f51ee9e578c72d582a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga955ccefa3d5625f51ee9e578c72d582a">ADC12_CCR_MULTI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7baf2d3e097e63080b99f0fd1134ab2f">ADC12_CCR_MULTI_Msk</a></td></tr>
<tr class="separator:ga955ccefa3d5625f51ee9e578c72d582a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef708c352c0011a648072ef2483d371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ef708c352c0011a648072ef2483d371">ADC12_CCR_MULTI_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC12_CCR_MULTI_Pos)</td></tr>
<tr class="separator:ga2ef708c352c0011a648072ef2483d371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780b213ca8486ed9914e495334eda19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga780b213ca8486ed9914e495334eda19a">ADC12_CCR_MULTI_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC12_CCR_MULTI_Pos)</td></tr>
<tr class="separator:ga780b213ca8486ed9914e495334eda19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3bd814ad07af96cbd0ab080fa6e90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3bd814ad07af96cbd0ab080fa6e90e">ADC12_CCR_MULTI_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC12_CCR_MULTI_Pos)</td></tr>
<tr class="separator:ga0d3bd814ad07af96cbd0ab080fa6e90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b007c468ecbe29024735e2da09fd279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b007c468ecbe29024735e2da09fd279">ADC12_CCR_MULTI_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC12_CCR_MULTI_Pos)</td></tr>
<tr class="separator:ga2b007c468ecbe29024735e2da09fd279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab33d9e767ce5b7d2151a85d755794c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab33d9e767ce5b7d2151a85d755794c26">ADC12_CCR_MULTI_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC12_CCR_MULTI_Pos)</td></tr>
<tr class="separator:gab33d9e767ce5b7d2151a85d755794c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5f3f083884022e0b5ed6c5389a1749"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CCR_DELAY_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaec5f3f083884022e0b5ed6c5389a1749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a7f9852e3f055220223c6e586f2d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9a7f9852e3f055220223c6e586f2d5c">ADC12_CCR_DELAY_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; ADC12_CCR_DELAY_Pos)</td></tr>
<tr class="separator:gad9a7f9852e3f055220223c6e586f2d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b518db5e3bba79174cc53a50160f407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b518db5e3bba79174cc53a50160f407">ADC12_CCR_DELAY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9a7f9852e3f055220223c6e586f2d5c">ADC12_CCR_DELAY_Msk</a></td></tr>
<tr class="separator:ga6b518db5e3bba79174cc53a50160f407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44ecb64a2ecd6d01b2f2f2db1296382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44ecb64a2ecd6d01b2f2f2db1296382">ADC12_CCR_DELAY_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CCR_DELAY_Pos)</td></tr>
<tr class="separator:gab44ecb64a2ecd6d01b2f2f2db1296382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab931fa9870fc93e5ad617b8d8951b48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab931fa9870fc93e5ad617b8d8951b48b">ADC12_CCR_DELAY_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC12_CCR_DELAY_Pos)</td></tr>
<tr class="separator:gab931fa9870fc93e5ad617b8d8951b48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492bbe3c5407d8bfd966d61e5d626355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492bbe3c5407d8bfd966d61e5d626355">ADC12_CCR_DELAY_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC12_CCR_DELAY_Pos)</td></tr>
<tr class="separator:ga492bbe3c5407d8bfd966d61e5d626355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf3d91d43a8566326873bb8e2e25ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbf3d91d43a8566326873bb8e2e25ae1">ADC12_CCR_DELAY_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; ADC12_CCR_DELAY_Pos)</td></tr>
<tr class="separator:gacbf3d91d43a8566326873bb8e2e25ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb522912c353aed25df0cc4cd30f9e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CCR_DMACFG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaecb522912c353aed25df0cc4cd30f9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e773942f807bb4f443755bb3c15b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e773942f807bb4f443755bb3c15b09">ADC12_CCR_DMACFG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CCR_DMACFG_Pos)</td></tr>
<tr class="separator:ga24e773942f807bb4f443755bb3c15b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d869e54f91af8ff9d08274c851fd7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d869e54f91af8ff9d08274c851fd7de">ADC12_CCR_DMACFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24e773942f807bb4f443755bb3c15b09">ADC12_CCR_DMACFG_Msk</a></td></tr>
<tr class="separator:ga7d869e54f91af8ff9d08274c851fd7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894f1c7221c36d479953cca71aa4b194"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CCR_MDMA_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga894f1c7221c36d479953cca71aa4b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2d41acaaa7fa2152930fd9cc81e3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb2d41acaaa7fa2152930fd9cc81e3fb">ADC12_CCR_MDMA_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC12_CCR_MDMA_Pos)</td></tr>
<tr class="separator:gadb2d41acaaa7fa2152930fd9cc81e3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eebcd3d27d5683ef6751e4b729e78a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eebcd3d27d5683ef6751e4b729e78a9">ADC12_CCR_MDMA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb2d41acaaa7fa2152930fd9cc81e3fb">ADC12_CCR_MDMA_Msk</a></td></tr>
<tr class="separator:ga4eebcd3d27d5683ef6751e4b729e78a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e33bf4a3cd3b989b2a6d19ed65bb855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e33bf4a3cd3b989b2a6d19ed65bb855">ADC12_CCR_MDMA_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CCR_MDMA_Pos)</td></tr>
<tr class="separator:ga5e33bf4a3cd3b989b2a6d19ed65bb855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae421fe0fa716650db959cfe95b38a762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae421fe0fa716650db959cfe95b38a762">ADC12_CCR_MDMA_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC12_CCR_MDMA_Pos)</td></tr>
<tr class="separator:gae421fe0fa716650db959cfe95b38a762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de92b5e6790823718965e01d7124c53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CCR_CKMODE_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7de92b5e6790823718965e01d7124c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00ab441021785f110cd619fe1ec51a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa00ab441021785f110cd619fe1ec51a0">ADC12_CCR_CKMODE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC12_CCR_CKMODE_Pos)</td></tr>
<tr class="separator:gaa00ab441021785f110cd619fe1ec51a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c8f9fe7da3e516a98535f99886c957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c8f9fe7da3e516a98535f99886c957">ADC12_CCR_CKMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa00ab441021785f110cd619fe1ec51a0">ADC12_CCR_CKMODE_Msk</a></td></tr>
<tr class="separator:gaf9c8f9fe7da3e516a98535f99886c957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0e76adae5c4f1c25f204b31815043d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf0e76adae5c4f1c25f204b31815043d">ADC12_CCR_CKMODE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CCR_CKMODE_Pos)</td></tr>
<tr class="separator:gabf0e76adae5c4f1c25f204b31815043d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971a791f1ba4d04486b022ba21b78829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga971a791f1ba4d04486b022ba21b78829">ADC12_CCR_CKMODE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC12_CCR_CKMODE_Pos)</td></tr>
<tr class="separator:ga971a791f1ba4d04486b022ba21b78829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c9e52e6ca288e1b58194feaa035902"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CCR_VREFEN_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gad3c9e52e6ca288e1b58194feaa035902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd24a27b32918d99fbf356450e3b2802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd24a27b32918d99fbf356450e3b2802">ADC12_CCR_VREFEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CCR_VREFEN_Pos)</td></tr>
<tr class="separator:gadd24a27b32918d99fbf356450e3b2802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd87521723804aa36f3527ada870abd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd87521723804aa36f3527ada870abd0">ADC12_CCR_VREFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd24a27b32918d99fbf356450e3b2802">ADC12_CCR_VREFEN_Msk</a></td></tr>
<tr class="separator:gadd87521723804aa36f3527ada870abd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0267311800c92bec8795064f65fea839"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CCR_TSEN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga0267311800c92bec8795064f65fea839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad501a2f99836f3eabee77a610fe68694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad501a2f99836f3eabee77a610fe68694">ADC12_CCR_TSEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CCR_TSEN_Pos)</td></tr>
<tr class="separator:gad501a2f99836f3eabee77a610fe68694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f265c652914c875af02de737e2ccc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f265c652914c875af02de737e2ccc6">ADC12_CCR_TSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad501a2f99836f3eabee77a610fe68694">ADC12_CCR_TSEN_Msk</a></td></tr>
<tr class="separator:ga91f265c652914c875af02de737e2ccc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c22130cd4341376f64f8bd817f0686"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CCR_VBATEN_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae3c22130cd4341376f64f8bd817f0686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c638041a03388753f31f86ef8a39086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c638041a03388753f31f86ef8a39086">ADC12_CCR_VBATEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC12_CCR_VBATEN_Pos)</td></tr>
<tr class="separator:ga3c638041a03388753f31f86ef8a39086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6bb100332083c01fdef937d4e7491b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a6bb100332083c01fdef937d4e7491b">ADC12_CCR_VBATEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c638041a03388753f31f86ef8a39086">ADC12_CCR_VBATEN_Msk</a></td></tr>
<tr class="separator:ga6a6bb100332083c01fdef937d4e7491b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9473d1def60a75c1cf48d9f62662ad9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CCR_MULTI_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae9473d1def60a75c1cf48d9f62662ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf723a3367395f99d8ad05820f14385ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf723a3367395f99d8ad05820f14385ce">ADC34_CCR_MULTI_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC34_CCR_MULTI_Pos)</td></tr>
<tr class="separator:gaf723a3367395f99d8ad05820f14385ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc1245c4d0a931e206db68cc1c6ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7cc1245c4d0a931e206db68cc1c6ebe">ADC34_CCR_MULTI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf723a3367395f99d8ad05820f14385ce">ADC34_CCR_MULTI_Msk</a></td></tr>
<tr class="separator:gab7cc1245c4d0a931e206db68cc1c6ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e7940dff99779cb058011f35334e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98e7940dff99779cb058011f35334e95">ADC34_CCR_MULTI_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC34_CCR_MULTI_Pos)</td></tr>
<tr class="separator:ga98e7940dff99779cb058011f35334e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae876b2dfdc6843bebc86f6b875dafde7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae876b2dfdc6843bebc86f6b875dafde7">ADC34_CCR_MULTI_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC34_CCR_MULTI_Pos)</td></tr>
<tr class="separator:gae876b2dfdc6843bebc86f6b875dafde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde24a797c0f263543d9a21015e4d50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde24a797c0f263543d9a21015e4d50e">ADC34_CCR_MULTI_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC34_CCR_MULTI_Pos)</td></tr>
<tr class="separator:gacde24a797c0f263543d9a21015e4d50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a505a52dc9a7746c3e145fa6bb9c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a505a52dc9a7746c3e145fa6bb9c7e">ADC34_CCR_MULTI_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC34_CCR_MULTI_Pos)</td></tr>
<tr class="separator:ga83a505a52dc9a7746c3e145fa6bb9c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5346292ae88adbb51098b02a03e03a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5346292ae88adbb51098b02a03e03a4">ADC34_CCR_MULTI_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC34_CCR_MULTI_Pos)</td></tr>
<tr class="separator:gaa5346292ae88adbb51098b02a03e03a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91c97463c43e19ef2c691b500703135"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CCR_DELAY_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa91c97463c43e19ef2c691b500703135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec94706dffdc9f62c85c50e111972785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec94706dffdc9f62c85c50e111972785">ADC34_CCR_DELAY_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; ADC34_CCR_DELAY_Pos)</td></tr>
<tr class="separator:gaec94706dffdc9f62c85c50e111972785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159d996ad637b2882ae53642a16e149b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159d996ad637b2882ae53642a16e149b">ADC34_CCR_DELAY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec94706dffdc9f62c85c50e111972785">ADC34_CCR_DELAY_Msk</a></td></tr>
<tr class="separator:ga159d996ad637b2882ae53642a16e149b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bc41599ae8955a2e4ac1cc9898329a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39bc41599ae8955a2e4ac1cc9898329a">ADC34_CCR_DELAY_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CCR_DELAY_Pos)</td></tr>
<tr class="separator:ga39bc41599ae8955a2e4ac1cc9898329a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee0dc5547a27991f40530fffd5f9e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee0dc5547a27991f40530fffd5f9e13">ADC34_CCR_DELAY_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC34_CCR_DELAY_Pos)</td></tr>
<tr class="separator:ga3ee0dc5547a27991f40530fffd5f9e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf64defbcda910d6535e2a1281cc35bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf64defbcda910d6535e2a1281cc35bad">ADC34_CCR_DELAY_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC34_CCR_DELAY_Pos)</td></tr>
<tr class="separator:gaf64defbcda910d6535e2a1281cc35bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a456997abc5fc64da77f42f093cc87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a456997abc5fc64da77f42f093cc87">ADC34_CCR_DELAY_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; ADC34_CCR_DELAY_Pos)</td></tr>
<tr class="separator:gaa8a456997abc5fc64da77f42f093cc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d560dba9ba02c5cfa7ede74b91363be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CCR_DMACFG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga8d560dba9ba02c5cfa7ede74b91363be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49daf642589188289f00e35928a7be7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49daf642589188289f00e35928a7be7c">ADC34_CCR_DMACFG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CCR_DMACFG_Pos)</td></tr>
<tr class="separator:ga49daf642589188289f00e35928a7be7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00352a131ebdb6ab63b88d065de5dd98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00352a131ebdb6ab63b88d065de5dd98">ADC34_CCR_DMACFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49daf642589188289f00e35928a7be7c">ADC34_CCR_DMACFG_Msk</a></td></tr>
<tr class="separator:ga00352a131ebdb6ab63b88d065de5dd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1db9ff6fbef2ab82a75ed1ea5fac3e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CCR_MDMA_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac1db9ff6fbef2ab82a75ed1ea5fac3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02a70d558e7e5d7670bf712e3f6917a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02a70d558e7e5d7670bf712e3f6917a">ADC34_CCR_MDMA_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC34_CCR_MDMA_Pos)</td></tr>
<tr class="separator:gad02a70d558e7e5d7670bf712e3f6917a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f64565c7098e4717f519d9a1b3dbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f64565c7098e4717f519d9a1b3dbec">ADC34_CCR_MDMA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad02a70d558e7e5d7670bf712e3f6917a">ADC34_CCR_MDMA_Msk</a></td></tr>
<tr class="separator:gaa2f64565c7098e4717f519d9a1b3dbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f442f74ea2caae17add1588f4f66898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f442f74ea2caae17add1588f4f66898">ADC34_CCR_MDMA_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CCR_MDMA_Pos)</td></tr>
<tr class="separator:ga4f442f74ea2caae17add1588f4f66898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d1177a87cbd3effc01d00fe3857d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79d1177a87cbd3effc01d00fe3857d7c">ADC34_CCR_MDMA_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC34_CCR_MDMA_Pos)</td></tr>
<tr class="separator:ga79d1177a87cbd3effc01d00fe3857d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3464941db7a7f40dd24ec06688eda62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CCR_CKMODE_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf3464941db7a7f40dd24ec06688eda62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a836b39e506f4533d5a70340b08a16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a836b39e506f4533d5a70340b08a16e">ADC34_CCR_CKMODE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC34_CCR_CKMODE_Pos)</td></tr>
<tr class="separator:ga9a836b39e506f4533d5a70340b08a16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a29fe66a87aa25af076a38e8cbb0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a29fe66a87aa25af076a38e8cbb0af">ADC34_CCR_CKMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a836b39e506f4533d5a70340b08a16e">ADC34_CCR_CKMODE_Msk</a></td></tr>
<tr class="separator:ga74a29fe66a87aa25af076a38e8cbb0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28004e12ab6e46a6320a35afda8af3f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28004e12ab6e46a6320a35afda8af3f0">ADC34_CCR_CKMODE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CCR_CKMODE_Pos)</td></tr>
<tr class="separator:ga28004e12ab6e46a6320a35afda8af3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fc4d4968b6ed6ae37c44012c3f31f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07fc4d4968b6ed6ae37c44012c3f31f9">ADC34_CCR_CKMODE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC34_CCR_CKMODE_Pos)</td></tr>
<tr class="separator:ga07fc4d4968b6ed6ae37c44012c3f31f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ebfd589cd216ad2b8c0107b61c799c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CCR_VREFEN_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac4ebfd589cd216ad2b8c0107b61c799c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5ed2f2c59b62534d75967804803caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd5ed2f2c59b62534d75967804803caf">ADC34_CCR_VREFEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CCR_VREFEN_Pos)</td></tr>
<tr class="separator:gacd5ed2f2c59b62534d75967804803caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389eb2202cdf49b760e8439ade3fbbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga389eb2202cdf49b760e8439ade3fbbe1">ADC34_CCR_VREFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd5ed2f2c59b62534d75967804803caf">ADC34_CCR_VREFEN_Msk</a></td></tr>
<tr class="separator:ga389eb2202cdf49b760e8439ade3fbbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c465cf92d0e4ecdce24b5a341060c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CCR_TSEN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf8c465cf92d0e4ecdce24b5a341060c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dee642715792a752c24fde23ef4ad9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dee642715792a752c24fde23ef4ad9f">ADC34_CCR_TSEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CCR_TSEN_Pos)</td></tr>
<tr class="separator:ga2dee642715792a752c24fde23ef4ad9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc767167116be2db636d740d6acf8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc767167116be2db636d740d6acf8e6">ADC34_CCR_TSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dee642715792a752c24fde23ef4ad9f">ADC34_CCR_TSEN_Msk</a></td></tr>
<tr class="separator:ga9bc767167116be2db636d740d6acf8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf0acca95603bbc1d75d947d9adbd71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CCR_VBATEN_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6bf0acca95603bbc1d75d947d9adbd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f887c4078b14bb6cb1e211a50e0428d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f887c4078b14bb6cb1e211a50e0428d">ADC34_CCR_VBATEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC34_CCR_VBATEN_Pos)</td></tr>
<tr class="separator:ga2f887c4078b14bb6cb1e211a50e0428d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac274b25f04bdf925160fb044ca5fa187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac274b25f04bdf925160fb044ca5fa187">ADC34_CCR_VBATEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f887c4078b14bb6cb1e211a50e0428d">ADC34_CCR_VBATEN_Msk</a></td></tr>
<tr class="separator:gac274b25f04bdf925160fb044ca5fa187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e48d23225a7ee0c0a22dd94ec7b9ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CDR_RDATA_MST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga50e48d23225a7ee0c0a22dd94ec7b9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84484b3028bf7759a59531b88722a28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84484b3028bf7759a59531b88722a28f">ADC12_CDR_RDATA_MST_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga84484b3028bf7759a59531b88722a28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d6b45a163ffb627d3422f713054ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d6b45a163ffb627d3422f713054ae1">ADC12_CDR_RDATA_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84484b3028bf7759a59531b88722a28f">ADC12_CDR_RDATA_MST_Msk</a></td></tr>
<tr class="separator:gab4d6b45a163ffb627d3422f713054ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728cf4c07eb1e255eb0427f0130067a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga728cf4c07eb1e255eb0427f0130067a1">ADC12_CDR_RDATA_MST_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga728cf4c07eb1e255eb0427f0130067a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bef7634d30022fe857dd1bdf948817c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bef7634d30022fe857dd1bdf948817c">ADC12_CDR_RDATA_MST_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga0bef7634d30022fe857dd1bdf948817c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be1e3d8b8a4a52910bd4378fb06b1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8be1e3d8b8a4a52910bd4378fb06b1b2">ADC12_CDR_RDATA_MST_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga8be1e3d8b8a4a52910bd4378fb06b1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4529b821ab50967e9cdff9762b66ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4529b821ab50967e9cdff9762b66ba9">ADC12_CDR_RDATA_MST_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gac4529b821ab50967e9cdff9762b66ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c5d110098be0c42626f3a4d4572d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c5d110098be0c42626f3a4d4572d4f">ADC12_CDR_RDATA_MST_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gad9c5d110098be0c42626f3a4d4572d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1815d2cf462650bf8311f2a6aeb55ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1815d2cf462650bf8311f2a6aeb55ab1">ADC12_CDR_RDATA_MST_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga1815d2cf462650bf8311f2a6aeb55ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2459fd6a92172147bb2cb52b4ddad938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2459fd6a92172147bb2cb52b4ddad938">ADC12_CDR_RDATA_MST_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga2459fd6a92172147bb2cb52b4ddad938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396763b4334e8afb073d141686a40d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396763b4334e8afb073d141686a40d20">ADC12_CDR_RDATA_MST_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga396763b4334e8afb073d141686a40d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05476240cbab9059534a8c309cb94f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05476240cbab9059534a8c309cb94f55">ADC12_CDR_RDATA_MST_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga05476240cbab9059534a8c309cb94f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395efd36ee787bbbb2df383f1b16949f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395efd36ee787bbbb2df383f1b16949f">ADC12_CDR_RDATA_MST_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga395efd36ee787bbbb2df383f1b16949f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb6d58b904c5eb0b5ea45b4567cfb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb6d58b904c5eb0b5ea45b4567cfb6b">ADC12_CDR_RDATA_MST_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gafeb6d58b904c5eb0b5ea45b4567cfb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e58ddd3be14b11a8aef6811a7510fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e58ddd3be14b11a8aef6811a7510fc">ADC12_CDR_RDATA_MST_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gae1e58ddd3be14b11a8aef6811a7510fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c871cd91be0003372f9ca22dab9d2ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c871cd91be0003372f9ca22dab9d2ec">ADC12_CDR_RDATA_MST_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga9c871cd91be0003372f9ca22dab9d2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d04dc5be3e671e5c458126d555a3db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d04dc5be3e671e5c458126d555a3db">ADC12_CDR_RDATA_MST_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga70d04dc5be3e671e5c458126d555a3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b124bd7669cd7164d999802bd5d07c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b124bd7669cd7164d999802bd5d07c0">ADC12_CDR_RDATA_MST_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga5b124bd7669cd7164d999802bd5d07c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce8baa7d716f8daabd862e31463aff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce8baa7d716f8daabd862e31463aff0">ADC12_CDR_RDATA_MST_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC12_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gabce8baa7d716f8daabd862e31463aff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b4f7d92076b631c816383fe47447a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC12_CDR_RDATA_SLV_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga17b4f7d92076b631c816383fe47447a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdff1369f2f8bef7ea58b4e223bbf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdff1369f2f8bef7ea58b4e223bbf8c">ADC12_CDR_RDATA_SLV_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga2cdff1369f2f8bef7ea58b4e223bbf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65379aa62f8abfc23295b2e1bf6d50bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65379aa62f8abfc23295b2e1bf6d50bd">ADC12_CDR_RDATA_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdff1369f2f8bef7ea58b4e223bbf8c">ADC12_CDR_RDATA_SLV_Msk</a></td></tr>
<tr class="separator:ga65379aa62f8abfc23295b2e1bf6d50bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb62d3eecf35333578534a3df784bdd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb62d3eecf35333578534a3df784bdd2">ADC12_CDR_RDATA_SLV_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gaeb62d3eecf35333578534a3df784bdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ea595ef812f00220ba29e55fdbb5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4ea595ef812f00220ba29e55fdbb5ff">ADC12_CDR_RDATA_SLV_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gaf4ea595ef812f00220ba29e55fdbb5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d8ebb6233876da2493c83c6b628826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d8ebb6233876da2493c83c6b628826">ADC12_CDR_RDATA_SLV_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gaa3d8ebb6233876da2493c83c6b628826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c41371948f2c3632c3271fb0bd971a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72c41371948f2c3632c3271fb0bd971a">ADC12_CDR_RDATA_SLV_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga72c41371948f2c3632c3271fb0bd971a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638d9dcf84e9656f3294d336530de099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638d9dcf84e9656f3294d336530de099">ADC12_CDR_RDATA_SLV_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga638d9dcf84e9656f3294d336530de099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7065de22edd4aa4fa918a59db7023a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7065de22edd4aa4fa918a59db7023a63">ADC12_CDR_RDATA_SLV_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga7065de22edd4aa4fa918a59db7023a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03932684894b9c0271e82ffa549e243f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03932684894b9c0271e82ffa549e243f">ADC12_CDR_RDATA_SLV_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga03932684894b9c0271e82ffa549e243f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dc35417a52215a5017b74b04320f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dc35417a52215a5017b74b04320f95">ADC12_CDR_RDATA_SLV_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga28dc35417a52215a5017b74b04320f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84e8dd9aab670ce89a892430282d179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa84e8dd9aab670ce89a892430282d179">ADC12_CDR_RDATA_SLV_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gaa84e8dd9aab670ce89a892430282d179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666f2b1def7bf6567d35c79234c58439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga666f2b1def7bf6567d35c79234c58439">ADC12_CDR_RDATA_SLV_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga666f2b1def7bf6567d35c79234c58439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19fc0eeb52ae405af6418556b58bc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac19fc0eeb52ae405af6418556b58bc06">ADC12_CDR_RDATA_SLV_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gac19fc0eeb52ae405af6418556b58bc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8ca3537c691c13ee8ae8415589bf81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace8ca3537c691c13ee8ae8415589bf81">ADC12_CDR_RDATA_SLV_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gace8ca3537c691c13ee8ae8415589bf81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace29dc800545e67f06d799d0a65b8735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace29dc800545e67f06d799d0a65b8735">ADC12_CDR_RDATA_SLV_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gace29dc800545e67f06d799d0a65b8735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdd9e1b7cd6ed4b511ce3d73f472af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd9e1b7cd6ed4b511ce3d73f472af9">ADC12_CDR_RDATA_SLV_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gaffdd9e1b7cd6ed4b511ce3d73f472af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998d70f0433906bc6c2dbf2199eee80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998d70f0433906bc6c2dbf2199eee80">ADC12_CDR_RDATA_SLV_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gaf998d70f0433906bc6c2dbf2199eee80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a72c12bf7551bf0394b8526448c453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a72c12bf7551bf0394b8526448c453">ADC12_CDR_RDATA_SLV_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC12_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga37a72c12bf7551bf0394b8526448c453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ba5d29bd148ab033ed8d7671418981"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CDR_RDATA_MST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae6ba5d29bd148ab033ed8d7671418981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7e281be57d09e3ab512debab78e5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7e281be57d09e3ab512debab78e5fd">ADC34_CDR_RDATA_MST_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga2a7e281be57d09e3ab512debab78e5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26976c5341216d1cea20b01259a9e2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26976c5341216d1cea20b01259a9e2b3">ADC34_CDR_RDATA_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7e281be57d09e3ab512debab78e5fd">ADC34_CDR_RDATA_MST_Msk</a></td></tr>
<tr class="separator:ga26976c5341216d1cea20b01259a9e2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe952b16dde9986588e71d0a6545d99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe952b16dde9986588e71d0a6545d99b">ADC34_CDR_RDATA_MST_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gabe952b16dde9986588e71d0a6545d99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7afd94fc54170678addea073dee19788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7afd94fc54170678addea073dee19788">ADC34_CDR_RDATA_MST_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga7afd94fc54170678addea073dee19788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717a7d61a084fe118a385c60f1f502ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga717a7d61a084fe118a385c60f1f502ad">ADC34_CDR_RDATA_MST_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga717a7d61a084fe118a385c60f1f502ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83a4a2f6b3b973af14d8fc1981b8e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83a4a2f6b3b973af14d8fc1981b8e8a">ADC34_CDR_RDATA_MST_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gab83a4a2f6b3b973af14d8fc1981b8e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c7d8b6912c4a93a00f4b9a8d855f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c7d8b6912c4a93a00f4b9a8d855f36">ADC34_CDR_RDATA_MST_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga66c7d8b6912c4a93a00f4b9a8d855f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30524ea7bb930dffe0acfc15cf2eae7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30524ea7bb930dffe0acfc15cf2eae7c">ADC34_CDR_RDATA_MST_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga30524ea7bb930dffe0acfc15cf2eae7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3c98a745cbae8859cf1ee096f4fa55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3c98a745cbae8859cf1ee096f4fa55">ADC34_CDR_RDATA_MST_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga9e3c98a745cbae8859cf1ee096f4fa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7965184b729b5b6a14078eb82447cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7965184b729b5b6a14078eb82447cd">ADC34_CDR_RDATA_MST_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga4c7965184b729b5b6a14078eb82447cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf86258d68b77923063320ef5a0c370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf86258d68b77923063320ef5a0c370">ADC34_CDR_RDATA_MST_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga9cf86258d68b77923063320ef5a0c370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1cfd5d533a9a98543b5e12a7a0d7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1cfd5d533a9a98543b5e12a7a0d7d8">ADC34_CDR_RDATA_MST_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga2f1cfd5d533a9a98543b5e12a7a0d7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d7553c796dff7dc166061e1fbb0e1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d7553c796dff7dc166061e1fbb0e1c9">ADC34_CDR_RDATA_MST_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga3d7553c796dff7dc166061e1fbb0e1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc93114abde47ad0faf04523a434208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc93114abde47ad0faf04523a434208">ADC34_CDR_RDATA_MST_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gaabc93114abde47ad0faf04523a434208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b34869ee59d3d5b521a69017a5f515d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b34869ee59d3d5b521a69017a5f515d">ADC34_CDR_RDATA_MST_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga4b34869ee59d3d5b521a69017a5f515d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf8a16a1ac0a3bb9eb4818956e46f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cf8a16a1ac0a3bb9eb4818956e46f87">ADC34_CDR_RDATA_MST_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga2cf8a16a1ac0a3bb9eb4818956e46f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b48d08ed7560fcbc178117aebe469e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b48d08ed7560fcbc178117aebe469e0">ADC34_CDR_RDATA_MST_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga3b48d08ed7560fcbc178117aebe469e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292159ad8a72aefff54018e40a1d8188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292159ad8a72aefff54018e40a1d8188">ADC34_CDR_RDATA_MST_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC34_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga292159ad8a72aefff54018e40a1d8188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd31186438a573c08370a478c87f2205"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC34_CDR_RDATA_SLV_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafd31186438a573c08370a478c87f2205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae553f92c318f3b54ef319645b63650b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae553f92c318f3b54ef319645b63650b9">ADC34_CDR_RDATA_SLV_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gae553f92c318f3b54ef319645b63650b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917a75aeca2eebfd028da3d3e0ec0bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917a75aeca2eebfd028da3d3e0ec0bc9">ADC34_CDR_RDATA_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae553f92c318f3b54ef319645b63650b9">ADC34_CDR_RDATA_SLV_Msk</a></td></tr>
<tr class="separator:ga917a75aeca2eebfd028da3d3e0ec0bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1610efab5fe9e5fd8671b901de0fecac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1610efab5fe9e5fd8671b901de0fecac">ADC34_CDR_RDATA_SLV_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga1610efab5fe9e5fd8671b901de0fecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5769d53c164b35812d6a5f667a825aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5769d53c164b35812d6a5f667a825aef">ADC34_CDR_RDATA_SLV_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga5769d53c164b35812d6a5f667a825aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cfac68a70e38d0d38603104ca486389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cfac68a70e38d0d38603104ca486389">ADC34_CDR_RDATA_SLV_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga1cfac68a70e38d0d38603104ca486389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb51ac84c30859bcb2c87cb86964b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cb51ac84c30859bcb2c87cb86964b68">ADC34_CDR_RDATA_SLV_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga6cb51ac84c30859bcb2c87cb86964b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bec9814fe6b4ec75d3449f2044f2fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bec9814fe6b4ec75d3449f2044f2fb9">ADC34_CDR_RDATA_SLV_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga6bec9814fe6b4ec75d3449f2044f2fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586dc5a8b048ec654306efe6f1e438be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586dc5a8b048ec654306efe6f1e438be">ADC34_CDR_RDATA_SLV_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga586dc5a8b048ec654306efe6f1e438be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fd7c37ba351c0114df4d70276350d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fd7c37ba351c0114df4d70276350d3">ADC34_CDR_RDATA_SLV_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga71fd7c37ba351c0114df4d70276350d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24731d3df53dcdc886dc417e1850a2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24731d3df53dcdc886dc417e1850a2ba">ADC34_CDR_RDATA_SLV_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga24731d3df53dcdc886dc417e1850a2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0358d2da79305b20f97298f9b7436d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0358d2da79305b20f97298f9b7436d5">ADC34_CDR_RDATA_SLV_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gae0358d2da79305b20f97298f9b7436d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3abf64db8b97e8864c1ae9e152f2881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3abf64db8b97e8864c1ae9e152f2881">ADC34_CDR_RDATA_SLV_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gaf3abf64db8b97e8864c1ae9e152f2881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118c3146d4e111de39c26ac87fc808a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118c3146d4e111de39c26ac87fc808a4">ADC34_CDR_RDATA_SLV_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga118c3146d4e111de39c26ac87fc808a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b55ecb203a71652985fcc54325bd653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b55ecb203a71652985fcc54325bd653">ADC34_CDR_RDATA_SLV_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga3b55ecb203a71652985fcc54325bd653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929fa1ccb1bb7c79826d423dbcb552a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929fa1ccb1bb7c79826d423dbcb552a">ADC34_CDR_RDATA_SLV_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gac929fa1ccb1bb7c79826d423dbcb552a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5334fa6fcdf3cd9b8eeb989a2b1e413e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5334fa6fcdf3cd9b8eeb989a2b1e413e">ADC34_CDR_RDATA_SLV_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga5334fa6fcdf3cd9b8eeb989a2b1e413e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5273191bc7c719a5cdef429bb3ea01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5273191bc7c719a5cdef429bb3ea01a">ADC34_CDR_RDATA_SLV_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gad5273191bc7c719a5cdef429bb3ea01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09887917a3a76963bdc3281b2731f28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09887917a3a76963bdc3281b2731f28e">ADC34_CDR_RDATA_SLV_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC34_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga09887917a3a76963bdc3281b2731f28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa969fee01dba6a051932c7f8dcbb99b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_MST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa969fee01dba6a051932c7f8dcbb99b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287bf640ff71b540f1ea2e0b3cc4b927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287bf640ff71b540f1ea2e0b3cc4b927">ADC_CSR_ADRDY_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_ADRDY_MST_Pos)</td></tr>
<tr class="separator:ga287bf640ff71b540f1ea2e0b3cc4b927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363c4baa77a2a55d75ab15825780f36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga363c4baa77a2a55d75ab15825780f36b">ADC_CSR_ADRDY_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga287bf640ff71b540f1ea2e0b3cc4b927">ADC_CSR_ADRDY_MST_Msk</a></td></tr>
<tr class="separator:ga363c4baa77a2a55d75ab15825780f36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5e0c3a350c7ca3fa454e17dd22aa80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_EOSMP_MST_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaaf5e0c3a350c7ca3fa454e17dd22aa80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef233cd2c50308531f23f1f9c46b913a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef233cd2c50308531f23f1f9c46b913a">ADC_CSR_EOSMP_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_EOSMP_MST_Pos)</td></tr>
<tr class="separator:gaef233cd2c50308531f23f1f9c46b913a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c019742346d8471abf506b5d70a219e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c019742346d8471abf506b5d70a219e">ADC_CSR_EOSMP_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef233cd2c50308531f23f1f9c46b913a">ADC_CSR_EOSMP_MST_Msk</a></td></tr>
<tr class="separator:ga2c019742346d8471abf506b5d70a219e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067eca1dc95969670f566fee48cecf52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_EOC_MST_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga067eca1dc95969670f566fee48cecf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c506151c3461f49b0fa3fb2cd5597fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c506151c3461f49b0fa3fb2cd5597fc">ADC_CSR_EOC_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_EOC_MST_Pos)</td></tr>
<tr class="separator:ga1c506151c3461f49b0fa3fb2cd5597fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc674c57735123cbb2842fefff55671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacc674c57735123cbb2842fefff55671">ADC_CSR_EOC_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c506151c3461f49b0fa3fb2cd5597fc">ADC_CSR_EOC_MST_Msk</a></td></tr>
<tr class="separator:gaacc674c57735123cbb2842fefff55671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33d878f9dcc2a15de3fc0ebc50ee8c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_EOS_MST_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf33d878f9dcc2a15de3fc0ebc50ee8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494e649237731d4628d676adb0b2d17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga494e649237731d4628d676adb0b2d17f">ADC_CSR_EOS_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_EOS_MST_Pos)</td></tr>
<tr class="separator:ga494e649237731d4628d676adb0b2d17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f6c1dc3e6f539d8278488b0ec564eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20f6c1dc3e6f539d8278488b0ec564eb">ADC_CSR_EOS_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga494e649237731d4628d676adb0b2d17f">ADC_CSR_EOS_MST_Msk</a></td></tr>
<tr class="separator:ga20f6c1dc3e6f539d8278488b0ec564eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e64bf265262e75533484f0c718e8e73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_OVR_MST_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6e64bf265262e75533484f0c718e8e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576bb24ca2143b1b423ebf95a3ec2f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga576bb24ca2143b1b423ebf95a3ec2f93">ADC_CSR_OVR_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_OVR_MST_Pos)</td></tr>
<tr class="separator:ga576bb24ca2143b1b423ebf95a3ec2f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afddd4e5800a9fe49ed48d8e929db32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afddd4e5800a9fe49ed48d8e929db32">ADC_CSR_OVR_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga576bb24ca2143b1b423ebf95a3ec2f93">ADC_CSR_OVR_MST_Msk</a></td></tr>
<tr class="separator:ga5afddd4e5800a9fe49ed48d8e929db32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e67ac425bc7dfa7cfb55a2cffd28b94"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_JEOC_MST_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4e67ac425bc7dfa7cfb55a2cffd28b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51d3e6aa00952823429c6f750242656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab51d3e6aa00952823429c6f750242656">ADC_CSR_JEOC_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_JEOC_MST_Pos)</td></tr>
<tr class="separator:gab51d3e6aa00952823429c6f750242656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307cef04f4e0e39a1d316bb79cfdb84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga307cef04f4e0e39a1d316bb79cfdb84c">ADC_CSR_JEOC_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab51d3e6aa00952823429c6f750242656">ADC_CSR_JEOC_MST_Msk</a></td></tr>
<tr class="separator:ga307cef04f4e0e39a1d316bb79cfdb84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad228e1b5966ee8301ca3cc9ebb78f590"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_JEOS_MST_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad228e1b5966ee8301ca3cc9ebb78f590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57bce9a1c4ee661d87045444ce4a44ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57bce9a1c4ee661d87045444ce4a44ae">ADC_CSR_JEOS_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_JEOS_MST_Pos)</td></tr>
<tr class="separator:ga57bce9a1c4ee661d87045444ce4a44ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c32dd3da4503bb4882965e86d2fa77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38c32dd3da4503bb4882965e86d2fa77">ADC_CSR_JEOS_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57bce9a1c4ee661d87045444ce4a44ae">ADC_CSR_JEOS_MST_Msk</a></td></tr>
<tr class="separator:ga38c32dd3da4503bb4882965e86d2fa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad44e22d0f6cfa0af4ff3efa9938870"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_AWD1_MST_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga9ad44e22d0f6cfa0af4ff3efa9938870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fd5294cf66a0cb265ac0738dd29dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90fd5294cf66a0cb265ac0738dd29dc4">ADC_CSR_AWD1_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_AWD1_MST_Pos)</td></tr>
<tr class="separator:ga90fd5294cf66a0cb265ac0738dd29dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e760a89ee69a39b038237f9a252bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e760a89ee69a39b038237f9a252bde">ADC_CSR_AWD1_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90fd5294cf66a0cb265ac0738dd29dc4">ADC_CSR_AWD1_MST_Msk</a></td></tr>
<tr class="separator:gab9e760a89ee69a39b038237f9a252bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c8f5dce01537368eaf2428a8bf23c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_AWD2_MST_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae5c8f5dce01537368eaf2428a8bf23c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8336227c21d9e7a4d59aa9222b074a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8336227c21d9e7a4d59aa9222b074a">ADC_CSR_AWD2_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_AWD2_MST_Pos)</td></tr>
<tr class="separator:ga7d8336227c21d9e7a4d59aa9222b074a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0979e63035a45186a9da27816a89f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0979e63035a45186a9da27816a89f03">ADC_CSR_AWD2_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8336227c21d9e7a4d59aa9222b074a">ADC_CSR_AWD2_MST_Msk</a></td></tr>
<tr class="separator:gaa0979e63035a45186a9da27816a89f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a334f0c765e16012fee56350628451"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_AWD3_MST_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga03a334f0c765e16012fee56350628451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d43ee034d6c30210b93c502c265d3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d43ee034d6c30210b93c502c265d3fc">ADC_CSR_AWD3_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_AWD3_MST_Pos)</td></tr>
<tr class="separator:ga4d43ee034d6c30210b93c502c265d3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace561ffa960b234da7f1bcdae7f24242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace561ffa960b234da7f1bcdae7f24242">ADC_CSR_AWD3_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d43ee034d6c30210b93c502c265d3fc">ADC_CSR_AWD3_MST_Msk</a></td></tr>
<tr class="separator:gace561ffa960b234da7f1bcdae7f24242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65be63022fa0d88ccda861776f06e003"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_JQOVF_MST_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga65be63022fa0d88ccda861776f06e003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79e467cb0438e4fac2df4cf526d335d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae79e467cb0438e4fac2df4cf526d335d">ADC_CSR_JQOVF_MST_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_JQOVF_MST_Pos)</td></tr>
<tr class="separator:gae79e467cb0438e4fac2df4cf526d335d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53eb3decc04766dc174f0ab849dd8e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53eb3decc04766dc174f0ab849dd8e2f">ADC_CSR_JQOVF_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae79e467cb0438e4fac2df4cf526d335d">ADC_CSR_JQOVF_MST_Msk</a></td></tr>
<tr class="separator:ga53eb3decc04766dc174f0ab849dd8e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df5f799f3db09701ef6a86aaea58bbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_SLV_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1df5f799f3db09701ef6a86aaea58bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dc32c73e0374782a92838bf1906900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1dc32c73e0374782a92838bf1906900">ADC_CSR_ADRDY_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_ADRDY_SLV_Pos)</td></tr>
<tr class="separator:gab1dc32c73e0374782a92838bf1906900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cbefbb00d6b3f888a0b46f360eb17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0cbefbb00d6b3f888a0b46f360eb17b">ADC_CSR_ADRDY_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1dc32c73e0374782a92838bf1906900">ADC_CSR_ADRDY_SLV_Msk</a></td></tr>
<tr class="separator:gaa0cbefbb00d6b3f888a0b46f360eb17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a146a77be464bbbf0fa2d8472d248bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_EOSMP_SLV_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0a146a77be464bbbf0fa2d8472d248bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1751dd3001a5a74d8c13ee3188094316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1751dd3001a5a74d8c13ee3188094316">ADC_CSR_EOSMP_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_EOSMP_SLV_Pos)</td></tr>
<tr class="separator:ga1751dd3001a5a74d8c13ee3188094316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7793a7543890e8292a35ca4c9720d185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7793a7543890e8292a35ca4c9720d185">ADC_CSR_EOSMP_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1751dd3001a5a74d8c13ee3188094316">ADC_CSR_EOSMP_SLV_Msk</a></td></tr>
<tr class="separator:ga7793a7543890e8292a35ca4c9720d185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4576f327763498e8250008ce3c04a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_EOC_SLV_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga3d4576f327763498e8250008ce3c04a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a8a562974a619252e00957dce9d240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88a8a562974a619252e00957dce9d240">ADC_CSR_EOC_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_EOC_SLV_Pos)</td></tr>
<tr class="separator:ga88a8a562974a619252e00957dce9d240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16e61d9236080ff6992fe1fb95903a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16e61d9236080ff6992fe1fb95903a8">ADC_CSR_EOC_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88a8a562974a619252e00957dce9d240">ADC_CSR_EOC_SLV_Msk</a></td></tr>
<tr class="separator:gac16e61d9236080ff6992fe1fb95903a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ca333da9c745f33eb2d73028f26322"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_EOS_SLV_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga82ca333da9c745f33eb2d73028f26322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675f130eb27e11452c673327fe3130a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675f130eb27e11452c673327fe3130a6">ADC_CSR_EOS_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_EOS_SLV_Pos)</td></tr>
<tr class="separator:ga675f130eb27e11452c673327fe3130a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb74b0eb7fedb0dd6328adcc25ca538f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb74b0eb7fedb0dd6328adcc25ca538f">ADC_CSR_EOS_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga675f130eb27e11452c673327fe3130a6">ADC_CSR_EOS_SLV_Msk</a></td></tr>
<tr class="separator:gabb74b0eb7fedb0dd6328adcc25ca538f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe78aba35299333c392c4561e5896f59"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_OVR_SLV_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gabe78aba35299333c392c4561e5896f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4a599b34dbee34e65378b9e9e3fc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4a599b34dbee34e65378b9e9e3fc79">ADC_CSR_OVR_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_OVR_SLV_Pos)</td></tr>
<tr class="separator:ga4a4a599b34dbee34e65378b9e9e3fc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e122204a63a8360084bb9fce845c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10e122204a63a8360084bb9fce845c9c">ADC_CSR_OVR_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4a599b34dbee34e65378b9e9e3fc79">ADC_CSR_OVR_SLV_Msk</a></td></tr>
<tr class="separator:ga10e122204a63a8360084bb9fce845c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1aebc05c56a29880d5dc0dbcf0b914b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_JEOC_SLV_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaa1aebc05c56a29880d5dc0dbcf0b914b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4d95bb72664f52d2981e7adc996038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4d95bb72664f52d2981e7adc996038">ADC_CSR_JEOC_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_JEOC_SLV_Pos)</td></tr>
<tr class="separator:ga7a4d95bb72664f52d2981e7adc996038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36a196799a84469ddea76fdb7a4b0ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a196799a84469ddea76fdb7a4b0ca">ADC_CSR_JEOC_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4d95bb72664f52d2981e7adc996038">ADC_CSR_JEOC_SLV_Msk</a></td></tr>
<tr class="separator:gaf36a196799a84469ddea76fdb7a4b0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9500ecddbccc90c957a86b859afc22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_JEOS_SLV_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga8d9500ecddbccc90c957a86b859afc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f5cdef39b42faceef4e6d3f5fe71b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f5cdef39b42faceef4e6d3f5fe71b5">ADC_CSR_JEOS_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_JEOS_SLV_Pos)</td></tr>
<tr class="separator:ga26f5cdef39b42faceef4e6d3f5fe71b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893cd39cdf68ecbe045ee0484d8495f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893cd39cdf68ecbe045ee0484d8495f7">ADC_CSR_JEOS_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f5cdef39b42faceef4e6d3f5fe71b5">ADC_CSR_JEOS_SLV_Msk</a></td></tr>
<tr class="separator:ga893cd39cdf68ecbe045ee0484d8495f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd78ae3d02f0c4324a63c114bd1ba11c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_AWD1_SLV_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gafd78ae3d02f0c4324a63c114bd1ba11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac8856a5e862990cb9f64010144e0da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac8856a5e862990cb9f64010144e0da0">ADC_CSR_AWD1_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_AWD1_SLV_Pos)</td></tr>
<tr class="separator:gaac8856a5e862990cb9f64010144e0da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0531777f248f2d8a954afc78a23ccd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0531777f248f2d8a954afc78a23ccd44">ADC_CSR_AWD1_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac8856a5e862990cb9f64010144e0da0">ADC_CSR_AWD1_SLV_Msk</a></td></tr>
<tr class="separator:ga0531777f248f2d8a954afc78a23ccd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb20b2f6c6bc3ce2573b0db5bb2285d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_AWD2_SLV_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaccb20b2f6c6bc3ce2573b0db5bb2285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dfd003ca15655e1f2de9d1bc31997e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4dfd003ca15655e1f2de9d1bc31997e">ADC_CSR_AWD2_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_AWD2_SLV_Pos)</td></tr>
<tr class="separator:gae4dfd003ca15655e1f2de9d1bc31997e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f827ecc13461312054617bc5be7f9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f827ecc13461312054617bc5be7f9ca">ADC_CSR_AWD2_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dfd003ca15655e1f2de9d1bc31997e">ADC_CSR_AWD2_SLV_Msk</a></td></tr>
<tr class="separator:ga4f827ecc13461312054617bc5be7f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4a33b18f733d4b89ad55c844c1e4f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_AWD3_SLV_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaee4a33b18f733d4b89ad55c844c1e4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44055e48d99b5203edc608830483e64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44055e48d99b5203edc608830483e64c">ADC_CSR_AWD3_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_AWD3_SLV_Pos)</td></tr>
<tr class="separator:ga44055e48d99b5203edc608830483e64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e4439f523dd2ff6ee0a547d798f81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e4439f523dd2ff6ee0a547d798f81b">ADC_CSR_AWD3_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44055e48d99b5203edc608830483e64c">ADC_CSR_AWD3_SLV_Msk</a></td></tr>
<tr class="separator:gaf9e4439f523dd2ff6ee0a547d798f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304437de9dbf69480c965fd9c9549b0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_JQOVF_SLV_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga304437de9dbf69480c965fd9c9549b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5187f6433dbadbf030e58785b50805ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5187f6433dbadbf030e58785b50805ca">ADC_CSR_JQOVF_SLV_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CSR_JQOVF_SLV_Pos)</td></tr>
<tr class="separator:ga5187f6433dbadbf030e58785b50805ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a20199a4ccce037041f1f099a1f3c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a20199a4ccce037041f1f099a1f3c54">ADC_CSR_JQOVF_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5187f6433dbadbf030e58785b50805ca">ADC_CSR_JQOVF_SLV_Msk</a></td></tr>
<tr class="separator:ga8a20199a4ccce037041f1f099a1f3c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d54431b37deaac7acb83628d5ae3e74"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_EOSMP_MST</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c019742346d8471abf506b5d70a219e">ADC_CSR_EOSMP_MST</a></td></tr>
<tr class="separator:ga5d54431b37deaac7acb83628d5ae3e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370e38b89ba1842c84638f0f0d62717a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_EOC_MST</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacc674c57735123cbb2842fefff55671">ADC_CSR_EOC_MST</a></td></tr>
<tr class="separator:ga370e38b89ba1842c84638f0f0d62717a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5da3b12c4e166f6dbda9f4e710c4824"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_EOS_MST</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20f6c1dc3e6f539d8278488b0ec564eb">ADC_CSR_EOS_MST</a></td></tr>
<tr class="separator:gad5da3b12c4e166f6dbda9f4e710c4824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec2edcf01883269284be731dfed45ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_OVR_MST</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5afddd4e5800a9fe49ed48d8e929db32">ADC_CSR_OVR_MST</a></td></tr>
<tr class="separator:ga9ec2edcf01883269284be731dfed45ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87ae18176d90f19ec061cd49b1d1a9b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_JEOC_MST</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga307cef04f4e0e39a1d316bb79cfdb84c">ADC_CSR_JEOC_MST</a></td></tr>
<tr class="separator:gaf87ae18176d90f19ec061cd49b1d1a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3170c492bd12336638947c444a4f326b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_JEOS_MST</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38c32dd3da4503bb4882965e86d2fa77">ADC_CSR_JEOS_MST</a></td></tr>
<tr class="separator:ga3170c492bd12336638947c444a4f326b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4848646ad70e521bf08b96db36aff2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_EOSMP_SLV</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7793a7543890e8292a35ca4c9720d185">ADC_CSR_EOSMP_SLV</a></td></tr>
<tr class="separator:ga7c4848646ad70e521bf08b96db36aff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eee1e1d0e46990375394bdb1dd664d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_EOC_SLV</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac16e61d9236080ff6992fe1fb95903a8">ADC_CSR_EOC_SLV</a></td></tr>
<tr class="separator:ga4eee1e1d0e46990375394bdb1dd664d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f8d45fd105b5e21aef0a6cd972d60f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_EOS_SLV</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb74b0eb7fedb0dd6328adcc25ca538f">ADC_CSR_EOS_SLV</a></td></tr>
<tr class="separator:ga68f8d45fd105b5e21aef0a6cd972d60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c4a7728146133bf72a367237c39ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_OVR_SLV</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10e122204a63a8360084bb9fce845c9c">ADC_CSR_OVR_SLV</a></td></tr>
<tr class="separator:gac99c4a7728146133bf72a367237c39ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63af89c8a3e7cc9f361007f8288e4b13"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_JEOC_SLV</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a196799a84469ddea76fdb7a4b0ca">ADC_CSR_JEOC_SLV</a></td></tr>
<tr class="separator:ga63af89c8a3e7cc9f361007f8288e4b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46233f5babd857bd25a1b23ef2f415d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CSR_ADRDY_JEOS_SLV</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga893cd39cdf68ecbe045ee0484d8495f7">ADC_CSR_JEOS_SLV</a></td></tr>
<tr class="separator:ga46233f5babd857bd25a1b23ef2f415d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc5e3540a1f3544b0bd636cb14b08c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_DUAL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1dc5e3540a1f3544b0bd636cb14b08c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14a83522a85b5992ece3a2b0d609193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14a83522a85b5992ece3a2b0d609193">ADC_CCR_DUAL_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; ADC_CCR_DUAL_Pos)</td></tr>
<tr class="separator:gac14a83522a85b5992ece3a2b0d609193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2498e8e6e6fdd0d598969e9d34a29c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac14a83522a85b5992ece3a2b0d609193">ADC_CCR_DUAL_Msk</a></td></tr>
<tr class="separator:gae2498e8e6e6fdd0d598969e9d34a29c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c936e953e3285762dd2a338902e60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97c936e953e3285762dd2a338902e60e">ADC_CCR_DUAL_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; ADC_CCR_DUAL_Pos)</td></tr>
<tr class="separator:ga97c936e953e3285762dd2a338902e60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9483aadf5a658cd8308c70be518bbaeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9483aadf5a658cd8308c70be518bbaeb">ADC_CCR_DUAL_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; ADC_CCR_DUAL_Pos)</td></tr>
<tr class="separator:ga9483aadf5a658cd8308c70be518bbaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77840f131e71e865667a9ac051e37507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77840f131e71e865667a9ac051e37507">ADC_CCR_DUAL_2</a>&#160;&#160;&#160;(0x04U &lt;&lt; ADC_CCR_DUAL_Pos)</td></tr>
<tr class="separator:ga77840f131e71e865667a9ac051e37507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81210f9d2a7b9a1a666a6726c746b512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81210f9d2a7b9a1a666a6726c746b512">ADC_CCR_DUAL_3</a>&#160;&#160;&#160;(0x08U &lt;&lt; ADC_CCR_DUAL_Pos)</td></tr>
<tr class="separator:ga81210f9d2a7b9a1a666a6726c746b512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdcd77d1ecad36eedafc0079da769cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdcd77d1ecad36eedafc0079da769cee">ADC_CCR_DUAL_4</a>&#160;&#160;&#160;(0x10U &lt;&lt; ADC_CCR_DUAL_Pos)</td></tr>
<tr class="separator:gacdcd77d1ecad36eedafc0079da769cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702c581a6341f08b3198cd41b0cb69a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_DELAY_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga702c581a6341f08b3198cd41b0cb69a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1c63139684661c857ece4937a72415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415">ADC_CCR_DELAY_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; ADC_CCR_DELAY_Pos)</td></tr>
<tr class="separator:ga7c1c63139684661c857ece4937a72415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c13aa04949ed520cf92613d3a619198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415">ADC_CCR_DELAY_Msk</a></td></tr>
<tr class="separator:ga9c13aa04949ed520cf92613d3a619198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b71e9df8b1fca93802ad602341eb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_DELAY_Pos)</td></tr>
<tr class="separator:ga22b71e9df8b1fca93802ad602341eb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0d5785cb6c75e700517e88af188573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CCR_DELAY_Pos)</td></tr>
<tr class="separator:ga6d0d5785cb6c75e700517e88af188573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f85cbda5dcf9a392a29befb73c6ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; ADC_CCR_DELAY_Pos)</td></tr>
<tr class="separator:ga17f85cbda5dcf9a392a29befb73c6ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0216de7d6fcfa507c9aa1400972d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; ADC_CCR_DELAY_Pos)</td></tr>
<tr class="separator:gae0216de7d6fcfa507c9aa1400972d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cf402395c6a1178f477bf2d3adee60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_DMACFG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa9cf402395c6a1178f477bf2d3adee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353e7ef1092349daae7fd502d2df23c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353e7ef1092349daae7fd502d2df23c0">ADC_CCR_DMACFG_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_DMACFG_Pos)</td></tr>
<tr class="separator:ga353e7ef1092349daae7fd502d2df23c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd124d19cd84bfe2381ac05cacf7e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46">ADC_CCR_DMACFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga353e7ef1092349daae7fd502d2df23c0">ADC_CCR_DMACFG_Msk</a></td></tr>
<tr class="separator:gaebd124d19cd84bfe2381ac05cacf7e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634518870f9cd6d206d57c32d6f333bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_MDMA_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga634518870f9cd6d206d57c32d6f333bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397c2f059d14e8c535091ce7482fc6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga397c2f059d14e8c535091ce7482fc6de">ADC_CCR_MDMA_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CCR_MDMA_Pos)</td></tr>
<tr class="separator:ga397c2f059d14e8c535091ce7482fc6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5865ff9d8e590fe16c4603a193488eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga397c2f059d14e8c535091ce7482fc6de">ADC_CCR_MDMA_Msk</a></td></tr>
<tr class="separator:ga5865ff9d8e590fe16c4603a193488eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64a0382adf16c16d48c9eca412b5303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64a0382adf16c16d48c9eca412b5303">ADC_CCR_MDMA_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_MDMA_Pos)</td></tr>
<tr class="separator:gae64a0382adf16c16d48c9eca412b5303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e2175d58f845e3fd15652a9a2ddcab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87e2175d58f845e3fd15652a9a2ddcab">ADC_CCR_MDMA_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CCR_MDMA_Pos)</td></tr>
<tr class="separator:ga87e2175d58f845e3fd15652a9a2ddcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069c49f0cca59818caa829dd47a9e46f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_CKMODE_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga069c49f0cca59818caa829dd47a9e46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be59b7dba46480625743c8891dbc647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be59b7dba46480625743c8891dbc647">ADC_CCR_CKMODE_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; ADC_CCR_CKMODE_Pos)</td></tr>
<tr class="separator:ga4be59b7dba46480625743c8891dbc647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b41927167c714522bb04b6fff3820d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be59b7dba46480625743c8891dbc647">ADC_CCR_CKMODE_Msk</a></td></tr>
<tr class="separator:ga06b41927167c714522bb04b6fff3820d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62319b4946a41b6f92be9abd551a3656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62319b4946a41b6f92be9abd551a3656">ADC_CCR_CKMODE_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_CKMODE_Pos)</td></tr>
<tr class="separator:ga62319b4946a41b6f92be9abd551a3656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fdc82fb3e94b7fb69dd04da3bd31c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2fdc82fb3e94b7fb69dd04da3bd31c8">ADC_CCR_CKMODE_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; ADC_CCR_CKMODE_Pos)</td></tr>
<tr class="separator:gaf2fdc82fb3e94b7fb69dd04da3bd31c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f090284807523a73618d65e544615e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_VREFEN_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga4f090284807523a73618d65e544615e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1002ffadbdbd09104840b4300c63c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">ADC_CCR_VREFEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_VREFEN_Pos)</td></tr>
<tr class="separator:ga7a1002ffadbdbd09104840b4300c63c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">ADC_CCR_VREFEN_Msk</a></td></tr>
<tr class="separator:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d249828559456628051dfb177da1a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_TSEN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga412d249828559456628051dfb177da1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8a6d7e4ca5663cbf6fb451279d7070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">ADC_CCR_TSEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_TSEN_Pos)</td></tr>
<tr class="separator:ga9b8a6d7e4ca5663cbf6fb451279d7070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec05330012f52f35421531c72819fada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">ADC_CCR_TSEN_Msk</a></td></tr>
<tr class="separator:gaec05330012f52f35421531c72819fada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb3016a3acfed2d88b40124af68a459"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_VBATEN_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1cb3016a3acfed2d88b40124af68a459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba58395ea4e7d95827214a5463acb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11">ADC_CCR_VBATEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; ADC_CCR_VBATEN_Pos)</td></tr>
<tr class="separator:ga5ba58395ea4e7d95827214a5463acb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeefa6f00268db0df10fb97112a9f456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11">ADC_CCR_VBATEN_Msk</a></td></tr>
<tr class="separator:gaaeefa6f00268db0df10fb97112a9f456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70ab04667c7c7da0f29c0e5a6c48e68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_MULTI</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a>)</td></tr>
<tr class="separator:gaf70ab04667c7c7da0f29c0e5a6c48e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e7104ce01e3a79b8f6138d87dc3684"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_MULTI_0</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga97c936e953e3285762dd2a338902e60e">ADC_CCR_DUAL_0</a>)</td></tr>
<tr class="separator:gae4e7104ce01e3a79b8f6138d87dc3684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8781dec7f076b475b85f8470aee94d06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_MULTI_1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9483aadf5a658cd8308c70be518bbaeb">ADC_CCR_DUAL_1</a>)</td></tr>
<tr class="separator:ga8781dec7f076b475b85f8470aee94d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a5be6cff1227431b8d54dffcc1ce88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_MULTI_2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga77840f131e71e865667a9ac051e37507">ADC_CCR_DUAL_2</a>)</td></tr>
<tr class="separator:gae6a5be6cff1227431b8d54dffcc1ce88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55be7b911b4c0272543f98a0dba5f20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_MULTI_3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga81210f9d2a7b9a1a666a6726c746b512">ADC_CCR_DUAL_3</a>)</td></tr>
<tr class="separator:gae55be7b911b4c0272543f98a0dba5f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5087b3cb0d4570b80b3138c277bcbf6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CCR_MULTI_4</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacdcd77d1ecad36eedafc0079da769cee">ADC_CCR_DUAL_4</a>)</td></tr>
<tr class="separator:ga5087b3cb0d4570b80b3138c277bcbf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54d38dee68b9957db45b9918ef5262c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CDR_RDATA_MST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae54d38dee68b9957db45b9918ef5262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc59ae1ae54289109d3c8b328c8d3a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc59ae1ae54289109d3c8b328c8d3a0f">ADC_CDR_RDATA_MST_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gadc59ae1ae54289109d3c8b328c8d3a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588fd6c0f172ca0e7683bb54034564fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588fd6c0f172ca0e7683bb54034564fe">ADC_CDR_RDATA_MST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc59ae1ae54289109d3c8b328c8d3a0f">ADC_CDR_RDATA_MST_Msk</a></td></tr>
<tr class="separator:ga588fd6c0f172ca0e7683bb54034564fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff18be520df445cf1804f0983ef8f992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff18be520df445cf1804f0983ef8f992">ADC_CDR_RDATA_MST_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gaff18be520df445cf1804f0983ef8f992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0dd509e62137e5328bcd1cd902b9f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0dd509e62137e5328bcd1cd902b9f0e">ADC_CDR_RDATA_MST_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gab0dd509e62137e5328bcd1cd902b9f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c3e76db30a631e02c76bb971cedbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3e76db30a631e02c76bb971cedbeb">ADC_CDR_RDATA_MST_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gad9c3e76db30a631e02c76bb971cedbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1262d43ce04fd9afa0b1a2fa24ef70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee1262d43ce04fd9afa0b1a2fa24ef70">ADC_CDR_RDATA_MST_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gaee1262d43ce04fd9afa0b1a2fa24ef70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b09e2df8156854358916f2194c58d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b09e2df8156854358916f2194c58d91">ADC_CDR_RDATA_MST_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga6b09e2df8156854358916f2194c58d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f863283c94d67a1d3c00f8b61982808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f863283c94d67a1d3c00f8b61982808">ADC_CDR_RDATA_MST_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga0f863283c94d67a1d3c00f8b61982808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0548cc2ca273165e666f208451e0459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0548cc2ca273165e666f208451e0459">ADC_CDR_RDATA_MST_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gab0548cc2ca273165e666f208451e0459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a680e881e19571a9f875220438b921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a680e881e19571a9f875220438b921">ADC_CDR_RDATA_MST_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gaa9a680e881e19571a9f875220438b921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad336e15c2092c95e6ecdd5106f07ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad336e15c2092c95e6ecdd5106f07ebb">ADC_CDR_RDATA_MST_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gaad336e15c2092c95e6ecdd5106f07ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1702cac434e39b61a569b93ffac6c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1702cac434e39b61a569b93ffac6c2a">ADC_CDR_RDATA_MST_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gad1702cac434e39b61a569b93ffac6c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2bb451970af5ef70d5d5dfc897f1d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2bb451970af5ef70d5d5dfc897f1d30">ADC_CDR_RDATA_MST_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gab2bb451970af5ef70d5d5dfc897f1d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968554df9500efa650cf55e0287c5adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga968554df9500efa650cf55e0287c5adc">ADC_CDR_RDATA_MST_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga968554df9500efa650cf55e0287c5adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee27a3cf12e72838cf5cad5c1472bfde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee27a3cf12e72838cf5cad5c1472bfde">ADC_CDR_RDATA_MST_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gaee27a3cf12e72838cf5cad5c1472bfde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3417438828108bd45aae555ec35a098d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3417438828108bd45aae555ec35a098d">ADC_CDR_RDATA_MST_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:ga3417438828108bd45aae555ec35a098d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87e0db3c200471fed90fa81e1398862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa87e0db3c200471fed90fa81e1398862">ADC_CDR_RDATA_MST_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gaa87e0db3c200471fed90fa81e1398862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6a4f5b7f32296dfa5121fe70f98637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac6a4f5b7f32296dfa5121fe70f98637">ADC_CDR_RDATA_MST_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC_CDR_RDATA_MST_Pos)</td></tr>
<tr class="separator:gaac6a4f5b7f32296dfa5121fe70f98637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad374574baaff1d435597f1b34904ef55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CDR_RDATA_SLV_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad374574baaff1d435597f1b34904ef55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3deedceb10f630d9ff204588499325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3deedceb10f630d9ff204588499325">ADC_CDR_RDATA_SLV_Msk</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gabf3deedceb10f630d9ff204588499325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad582026e4b62991d8281b51494902a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad582026e4b62991d8281b51494902a33">ADC_CDR_RDATA_SLV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf3deedceb10f630d9ff204588499325">ADC_CDR_RDATA_SLV_Msk</a></td></tr>
<tr class="separator:gad582026e4b62991d8281b51494902a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd0f45279268bc14dfc647d043cf869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bd0f45279268bc14dfc647d043cf869">ADC_CDR_RDATA_SLV_0</a>&#160;&#160;&#160;(0x0001U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga7bd0f45279268bc14dfc647d043cf869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0162630ff444461976989fd9facff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0162630ff444461976989fd9facff4">ADC_CDR_RDATA_SLV_1</a>&#160;&#160;&#160;(0x0002U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga6e0162630ff444461976989fd9facff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bab6f95044eb47ab770ecb7ad743b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bab6f95044eb47ab770ecb7ad743b55">ADC_CDR_RDATA_SLV_2</a>&#160;&#160;&#160;(0x0004U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga0bab6f95044eb47ab770ecb7ad743b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf59308914f831b26ee054c81a8c9ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf59308914f831b26ee054c81a8c9ae6">ADC_CDR_RDATA_SLV_3</a>&#160;&#160;&#160;(0x0008U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gabf59308914f831b26ee054c81a8c9ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c675167e0875b30829444b32c7cd2ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c675167e0875b30829444b32c7cd2ef">ADC_CDR_RDATA_SLV_4</a>&#160;&#160;&#160;(0x0010U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga6c675167e0875b30829444b32c7cd2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3308e3971b55cc10bc89700d57c6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3308e3971b55cc10bc89700d57c6d0">ADC_CDR_RDATA_SLV_5</a>&#160;&#160;&#160;(0x0020U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga0d3308e3971b55cc10bc89700d57c6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa269885c1bde0efcf847c3761b536e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa269885c1bde0efcf847c3761b536e">ADC_CDR_RDATA_SLV_6</a>&#160;&#160;&#160;(0x0040U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga2fa269885c1bde0efcf847c3761b536e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3387217abaa18c781ff453a5c5aff790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3387217abaa18c781ff453a5c5aff790">ADC_CDR_RDATA_SLV_7</a>&#160;&#160;&#160;(0x0080U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga3387217abaa18c781ff453a5c5aff790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac705ae99167d25d3289036cf9b69da43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac705ae99167d25d3289036cf9b69da43">ADC_CDR_RDATA_SLV_8</a>&#160;&#160;&#160;(0x0100U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gac705ae99167d25d3289036cf9b69da43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8925ce725baf0c5fbe83b6172f8bab46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8925ce725baf0c5fbe83b6172f8bab46">ADC_CDR_RDATA_SLV_9</a>&#160;&#160;&#160;(0x0200U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga8925ce725baf0c5fbe83b6172f8bab46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a62bcdff1ced56c2588e47f5f7667ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a62bcdff1ced56c2588e47f5f7667ca">ADC_CDR_RDATA_SLV_10</a>&#160;&#160;&#160;(0x0400U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga8a62bcdff1ced56c2588e47f5f7667ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf105a5f1e3dc17c6c36ba03701aec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf105a5f1e3dc17c6c36ba03701aec9">ADC_CDR_RDATA_SLV_11</a>&#160;&#160;&#160;(0x0800U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:gaacf105a5f1e3dc17c6c36ba03701aec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9dfd5d9046f02bd50e14cd1ea26007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e9dfd5d9046f02bd50e14cd1ea26007">ADC_CDR_RDATA_SLV_12</a>&#160;&#160;&#160;(0x1000U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga5e9dfd5d9046f02bd50e14cd1ea26007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a79389d9dfa2d5dfaaa74607c733cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a79389d9dfa2d5dfaaa74607c733cb">ADC_CDR_RDATA_SLV_13</a>&#160;&#160;&#160;(0x2000U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga25a79389d9dfa2d5dfaaa74607c733cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eaa2966d9097b8c2132dd258e5ab6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eaa2966d9097b8c2132dd258e5ab6ae">ADC_CDR_RDATA_SLV_14</a>&#160;&#160;&#160;(0x4000U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga9eaa2966d9097b8c2132dd258e5ab6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d69025f2532a62426ed76b52d5a6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d69025f2532a62426ed76b52d5a6c1">ADC_CDR_RDATA_SLV_15</a>&#160;&#160;&#160;(0x8000U &lt;&lt; ADC_CDR_RDATA_SLV_Pos)</td></tr>
<tr class="separator:ga04d69025f2532a62426ed76b52d5a6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e50ed8b6458ce77cb3cdb06a9481ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9e50ed8b6458ce77cb3cdb06a9481ae">COMP_V1_3_0_0</a></td></tr>
<tr class="separator:gae9e50ed8b6458ce77cb3cdb06a9481ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745e1142587ae6a758cf9a407f72fc91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1_CSR_COMP1EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga745e1142587ae6a758cf9a407f72fc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acc3cb3bd28248a15cd40b90cd59f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9acc3cb3bd28248a15cd40b90cd59f4b">COMP1_CSR_COMP1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP1_CSR_COMP1EN_Pos)</td></tr>
<tr class="separator:ga9acc3cb3bd28248a15cd40b90cd59f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0f6f4de0ef15c6cc21f77acffa8472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0f6f4de0ef15c6cc21f77acffa8472">COMP1_CSR_COMP1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9acc3cb3bd28248a15cd40b90cd59f4b">COMP1_CSR_COMP1EN_Msk</a></td></tr>
<tr class="separator:gabb0f6f4de0ef15c6cc21f77acffa8472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624d2a26d51180c5bce98bf156a275f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1_CSR_COMP1SW1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga624d2a26d51180c5bce98bf156a275f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7a6ba063514d5d69bba90d92f2b198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7a6ba063514d5d69bba90d92f2b198">COMP1_CSR_COMP1SW1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP1_CSR_COMP1SW1_Pos)</td></tr>
<tr class="separator:gabd7a6ba063514d5d69bba90d92f2b198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3e349166fabc47cf41abb3aa43283b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3e349166fabc47cf41abb3aa43283b">COMP1_CSR_COMP1SW1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7a6ba063514d5d69bba90d92f2b198">COMP1_CSR_COMP1SW1_Msk</a></td></tr>
<tr class="separator:gabd3e349166fabc47cf41abb3aa43283b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258f29de9f52f18d94b5d15f73cebc75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CSR_COMP1SW1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd3e349166fabc47cf41abb3aa43283b">COMP1_CSR_COMP1SW1</a></td></tr>
<tr class="separator:ga258f29de9f52f18d94b5d15f73cebc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43d0a5ea994041ffc5916b4a336b658"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1_CSR_COMP1INSEL_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae43d0a5ea994041ffc5916b4a336b658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067374e68c36c0aba92d2fe50eb6550f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067374e68c36c0aba92d2fe50eb6550f">COMP1_CSR_COMP1INSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP1_CSR_COMP1INSEL_Pos)</td></tr>
<tr class="separator:ga067374e68c36c0aba92d2fe50eb6550f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a8d545eb8a82738a5466db8b2929bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a8d545eb8a82738a5466db8b2929bd">COMP1_CSR_COMP1INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga067374e68c36c0aba92d2fe50eb6550f">COMP1_CSR_COMP1INSEL_Msk</a></td></tr>
<tr class="separator:gac6a8d545eb8a82738a5466db8b2929bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1275ce66eb6fffc65ad00494d1cb076f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1275ce66eb6fffc65ad00494d1cb076f">COMP1_CSR_COMP1INSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP1_CSR_COMP1INSEL_Pos)</td></tr>
<tr class="separator:ga1275ce66eb6fffc65ad00494d1cb076f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2bf25fd0e7295330c4793b01abd4893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2bf25fd0e7295330c4793b01abd4893">COMP1_CSR_COMP1INSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP1_CSR_COMP1INSEL_Pos)</td></tr>
<tr class="separator:gaa2bf25fd0e7295330c4793b01abd4893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a2ddc5a3e41fd7cd6b4deaebcb4124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a2ddc5a3e41fd7cd6b4deaebcb4124">COMP1_CSR_COMP1INSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP1_CSR_COMP1INSEL_Pos)</td></tr>
<tr class="separator:gaf5a2ddc5a3e41fd7cd6b4deaebcb4124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5492ba3bc2a718fc886f245bfa35c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1_CSR_COMP1OUTSEL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0b5492ba3bc2a718fc886f245bfa35c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f337f151d397e2f1750f9f53b1f5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7f337f151d397e2f1750f9f53b1f5f7">COMP1_CSR_COMP1OUTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; COMP1_CSR_COMP1OUTSEL_Pos)</td></tr>
<tr class="separator:gaa7f337f151d397e2f1750f9f53b1f5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79405e151d173c94a93b9c21ce03748a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79405e151d173c94a93b9c21ce03748a">COMP1_CSR_COMP1OUTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7f337f151d397e2f1750f9f53b1f5f7">COMP1_CSR_COMP1OUTSEL_Msk</a></td></tr>
<tr class="separator:ga79405e151d173c94a93b9c21ce03748a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f07d689b3cc31f8a8a66ea5e35914f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f07d689b3cc31f8a8a66ea5e35914f5">COMP1_CSR_COMP1OUTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP1_CSR_COMP1OUTSEL_Pos)</td></tr>
<tr class="separator:ga4f07d689b3cc31f8a8a66ea5e35914f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44549ab09e93d352d2829ad39ede6e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44549ab09e93d352d2829ad39ede6e50">COMP1_CSR_COMP1OUTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP1_CSR_COMP1OUTSEL_Pos)</td></tr>
<tr class="separator:ga44549ab09e93d352d2829ad39ede6e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60087c1bdc042c702669cc04026f795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac60087c1bdc042c702669cc04026f795">COMP1_CSR_COMP1OUTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP1_CSR_COMP1OUTSEL_Pos)</td></tr>
<tr class="separator:gac60087c1bdc042c702669cc04026f795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f0bedb9eab14e1ff7ce106f33ea566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1f0bedb9eab14e1ff7ce106f33ea566">COMP1_CSR_COMP1OUTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; COMP1_CSR_COMP1OUTSEL_Pos)</td></tr>
<tr class="separator:gab1f0bedb9eab14e1ff7ce106f33ea566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75c2353fd91c44c88fe1c22eef74d814"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1_CSR_COMP1POL_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga75c2353fd91c44c88fe1c22eef74d814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a86e5c9ff10d7165d8b3f4c8fe2b1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a86e5c9ff10d7165d8b3f4c8fe2b1ce">COMP1_CSR_COMP1POL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP1_CSR_COMP1POL_Pos)</td></tr>
<tr class="separator:ga3a86e5c9ff10d7165d8b3f4c8fe2b1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48f2b491b07daa9e40cee928b8bff53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48f2b491b07daa9e40cee928b8bff53">COMP1_CSR_COMP1POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a86e5c9ff10d7165d8b3f4c8fe2b1ce">COMP1_CSR_COMP1POL_Msk</a></td></tr>
<tr class="separator:gaa48f2b491b07daa9e40cee928b8bff53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacff993e22a42c2a8fb455c9d6ef3cfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1_CSR_COMP1BLANKING_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaacff993e22a42c2a8fb455c9d6ef3cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed1397b31f09a9dc0536628d8683f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed1397b31f09a9dc0536628d8683f77">COMP1_CSR_COMP1BLANKING_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; COMP1_CSR_COMP1BLANKING_Pos)</td></tr>
<tr class="separator:ga7ed1397b31f09a9dc0536628d8683f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b7c08c03d57100e97bb9fc1da96d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36b7c08c03d57100e97bb9fc1da96d14">COMP1_CSR_COMP1BLANKING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed1397b31f09a9dc0536628d8683f77">COMP1_CSR_COMP1BLANKING_Msk</a></td></tr>
<tr class="separator:ga36b7c08c03d57100e97bb9fc1da96d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01441429faabc46f0966893789e8b655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01441429faabc46f0966893789e8b655">COMP1_CSR_COMP1BLANKING_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP1_CSR_COMP1BLANKING_Pos)</td></tr>
<tr class="separator:ga01441429faabc46f0966893789e8b655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d798abe0b365915631aec20090df533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d798abe0b365915631aec20090df533">COMP1_CSR_COMP1BLANKING_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP1_CSR_COMP1BLANKING_Pos)</td></tr>
<tr class="separator:ga4d798abe0b365915631aec20090df533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5114fb83a547a5fa92e144c0b9a2d7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5114fb83a547a5fa92e144c0b9a2d7ef">COMP1_CSR_COMP1BLANKING_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP1_CSR_COMP1BLANKING_Pos)</td></tr>
<tr class="separator:ga5114fb83a547a5fa92e144c0b9a2d7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b929977a1bf6594f47b3547df8a82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1_CSR_COMP1OUT_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga110b929977a1bf6594f47b3547df8a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47676a0c6a0d1f6562435cf263358ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47676a0c6a0d1f6562435cf263358ba6">COMP1_CSR_COMP1OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP1_CSR_COMP1OUT_Pos)</td></tr>
<tr class="separator:ga47676a0c6a0d1f6562435cf263358ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5682bd9ec2ec9ea4c958ce833661f4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5682bd9ec2ec9ea4c958ce833661f4c2">COMP1_CSR_COMP1OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47676a0c6a0d1f6562435cf263358ba6">COMP1_CSR_COMP1OUT_Msk</a></td></tr>
<tr class="separator:ga5682bd9ec2ec9ea4c958ce833661f4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1316e65718b7a842aef44ce5b6a211"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP1_CSR_COMP1LOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaaf1316e65718b7a842aef44ce5b6a211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54607db43225c544a9f83c51d5796c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54607db43225c544a9f83c51d5796c24">COMP1_CSR_COMP1LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP1_CSR_COMP1LOCK_Pos)</td></tr>
<tr class="separator:ga54607db43225c544a9f83c51d5796c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fc1f81d5b86cfe31493f037e37d383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5fc1f81d5b86cfe31493f037e37d383">COMP1_CSR_COMP1LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54607db43225c544a9f83c51d5796c24">COMP1_CSR_COMP1LOCK_Msk</a></td></tr>
<tr class="separator:gae5fc1f81d5b86cfe31493f037e37d383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e319cb0e96c596afbe40cc263038510"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP2_CSR_COMP2EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1e319cb0e96c596afbe40cc263038510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4dac82896418939984658205e2ad45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4dac82896418939984658205e2ad45">COMP2_CSR_COMP2EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP2_CSR_COMP2EN_Pos)</td></tr>
<tr class="separator:ga6f4dac82896418939984658205e2ad45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5897033ac4cc32dc933eaf703844e348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5897033ac4cc32dc933eaf703844e348">COMP2_CSR_COMP2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4dac82896418939984658205e2ad45">COMP2_CSR_COMP2EN_Msk</a></td></tr>
<tr class="separator:ga5897033ac4cc32dc933eaf703844e348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1061e4c6adb33001f69a742dd891326d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP2_CSR_COMP2INSEL_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1061e4c6adb33001f69a742dd891326d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b42fdcebfc002c131eae970469521c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b42fdcebfc002c131eae970469521c1">COMP2_CSR_COMP2INSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP2_CSR_COMP2INSEL_Pos)</td></tr>
<tr class="separator:ga2b42fdcebfc002c131eae970469521c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d060161900b10ab0cdd28f6d7266ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d060161900b10ab0cdd28f6d7266ed7">COMP2_CSR_COMP2INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b42fdcebfc002c131eae970469521c1">COMP2_CSR_COMP2INSEL_Msk</a></td></tr>
<tr class="separator:ga7d060161900b10ab0cdd28f6d7266ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec36efcf19ddec7cff3d2eb960e71c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec36efcf19ddec7cff3d2eb960e71c93">COMP2_CSR_COMP2INSEL_0</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gaec36efcf19ddec7cff3d2eb960e71c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a54f0e0ecb259d45e07ec48c7a7368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05a54f0e0ecb259d45e07ec48c7a7368">COMP2_CSR_COMP2INSEL_1</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga05a54f0e0ecb259d45e07ec48c7a7368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf418bfbf4af129e80a462968a13f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf418bfbf4af129e80a462968a13f20">COMP2_CSR_COMP2INSEL_2</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga4bf418bfbf4af129e80a462968a13f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50525049abbd343fcd21b584cc3ad5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP2_CSR_COMP2OUTSEL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa50525049abbd343fcd21b584cc3ad5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1e1e5b3d2b2363c80bb16f56bda7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb1e1e5b3d2b2363c80bb16f56bda7f2">COMP2_CSR_COMP2OUTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)</td></tr>
<tr class="separator:gaeb1e1e5b3d2b2363c80bb16f56bda7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bd2412cdc46fee6dd3e795718f17cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8bd2412cdc46fee6dd3e795718f17cf">COMP2_CSR_COMP2OUTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb1e1e5b3d2b2363c80bb16f56bda7f2">COMP2_CSR_COMP2OUTSEL_Msk</a></td></tr>
<tr class="separator:gac8bd2412cdc46fee6dd3e795718f17cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e07ea9d71f018e17a797fbfefb94d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8e07ea9d71f018e17a797fbfefb94d5">COMP2_CSR_COMP2OUTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)</td></tr>
<tr class="separator:gab8e07ea9d71f018e17a797fbfefb94d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36c414cd25fb031eba290d31ba30e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac36c414cd25fb031eba290d31ba30e06">COMP2_CSR_COMP2OUTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)</td></tr>
<tr class="separator:gac36c414cd25fb031eba290d31ba30e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae854e2fc7d70b06a51dad780c6349dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae854e2fc7d70b06a51dad780c6349dc4">COMP2_CSR_COMP2OUTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)</td></tr>
<tr class="separator:gae854e2fc7d70b06a51dad780c6349dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e167c7e84cc1ca896765643526c859f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e167c7e84cc1ca896765643526c859f">COMP2_CSR_COMP2OUTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; COMP2_CSR_COMP2OUTSEL_Pos)</td></tr>
<tr class="separator:ga5e167c7e84cc1ca896765643526c859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca90046710ab851e07b1b50dacf58bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP2_CSR_COMP2POL_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7ca90046710ab851e07b1b50dacf58bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4d845c20feecd1fcb53e0147fb9000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4d845c20feecd1fcb53e0147fb9000">COMP2_CSR_COMP2POL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP2_CSR_COMP2POL_Pos)</td></tr>
<tr class="separator:ga7a4d845c20feecd1fcb53e0147fb9000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03589b8dbd37f816df45e5d14b1ad1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03589b8dbd37f816df45e5d14b1ad1f5">COMP2_CSR_COMP2POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4d845c20feecd1fcb53e0147fb9000">COMP2_CSR_COMP2POL_Msk</a></td></tr>
<tr class="separator:ga03589b8dbd37f816df45e5d14b1ad1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3565d4abd0084b422c49ac3da44303"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP2_CSR_COMP2BLANKING_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gacc3565d4abd0084b422c49ac3da44303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036bfa849d72e8ccf6f60b5a1a87abc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga036bfa849d72e8ccf6f60b5a1a87abc3">COMP2_CSR_COMP2BLANKING_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; COMP2_CSR_COMP2BLANKING_Pos)</td></tr>
<tr class="separator:ga036bfa849d72e8ccf6f60b5a1a87abc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d0a754b170a20e6cd8f3020f217ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827d0a754b170a20e6cd8f3020f217ba">COMP2_CSR_COMP2BLANKING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga036bfa849d72e8ccf6f60b5a1a87abc3">COMP2_CSR_COMP2BLANKING_Msk</a></td></tr>
<tr class="separator:ga827d0a754b170a20e6cd8f3020f217ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a85e8c5753e6a665b334e8a32a6de56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a85e8c5753e6a665b334e8a32a6de56">COMP2_CSR_COMP2BLANKING_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP2_CSR_COMP2BLANKING_Pos)</td></tr>
<tr class="separator:ga4a85e8c5753e6a665b334e8a32a6de56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963a9a78bd2467b85cce876b8b8e0dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963a9a78bd2467b85cce876b8b8e0dcd">COMP2_CSR_COMP2BLANKING_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP2_CSR_COMP2BLANKING_Pos)</td></tr>
<tr class="separator:ga963a9a78bd2467b85cce876b8b8e0dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ddf746ca5483ac46edec3a99b85726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96ddf746ca5483ac46edec3a99b85726">COMP2_CSR_COMP2BLANKING_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP2_CSR_COMP2BLANKING_Pos)</td></tr>
<tr class="separator:ga96ddf746ca5483ac46edec3a99b85726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e8d07832e4a456f34cbfa6f7f351a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP2_CSR_COMP2OUT_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga02e8d07832e4a456f34cbfa6f7f351a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1df119d6c224a9329cc72248054be34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1df119d6c224a9329cc72248054be34">COMP2_CSR_COMP2OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP2_CSR_COMP2OUT_Pos)</td></tr>
<tr class="separator:gaf1df119d6c224a9329cc72248054be34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420e4f186a04b9fdfc4a135f9e24b640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga420e4f186a04b9fdfc4a135f9e24b640">COMP2_CSR_COMP2OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1df119d6c224a9329cc72248054be34">COMP2_CSR_COMP2OUT_Msk</a></td></tr>
<tr class="separator:ga420e4f186a04b9fdfc4a135f9e24b640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbbaab65ab9a66cd39b571f866bc7f8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP2_CSR_COMP2LOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gacbbaab65ab9a66cd39b571f866bc7f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa6487fa9d1b81e9a7e5ec9f583f541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6487fa9d1b81e9a7e5ec9f583f541">COMP2_CSR_COMP2LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP2_CSR_COMP2LOCK_Pos)</td></tr>
<tr class="separator:gaffa6487fa9d1b81e9a7e5ec9f583f541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffedf615b3581d136dbad4cd35e85de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabffedf615b3581d136dbad4cd35e85de">COMP2_CSR_COMP2LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6487fa9d1b81e9a7e5ec9f583f541">COMP2_CSR_COMP2LOCK_Msk</a></td></tr>
<tr class="separator:gabffedf615b3581d136dbad4cd35e85de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0cf5f7fbbd4343b51a350fcfa0c1ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP3_CSR_COMP3EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7b0cf5f7fbbd4343b51a350fcfa0c1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8f3801491337bf0116ece380fc276b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a8f3801491337bf0116ece380fc276b">COMP3_CSR_COMP3EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP3_CSR_COMP3EN_Pos)</td></tr>
<tr class="separator:ga7a8f3801491337bf0116ece380fc276b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bf583c533f0eb65865ed590f426c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88bf583c533f0eb65865ed590f426c31">COMP3_CSR_COMP3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a8f3801491337bf0116ece380fc276b">COMP3_CSR_COMP3EN_Msk</a></td></tr>
<tr class="separator:ga88bf583c533f0eb65865ed590f426c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e81464ac97ddc946ea87828637a253"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP3_CSR_COMP3INSEL_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga31e81464ac97ddc946ea87828637a253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fde1a86ff8481a1cead5accc8db0b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fde1a86ff8481a1cead5accc8db0b76">COMP3_CSR_COMP3INSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP3_CSR_COMP3INSEL_Pos)</td></tr>
<tr class="separator:ga0fde1a86ff8481a1cead5accc8db0b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac69b833f7b31612304e63aea3f85ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69b833f7b31612304e63aea3f85ee">COMP3_CSR_COMP3INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fde1a86ff8481a1cead5accc8db0b76">COMP3_CSR_COMP3INSEL_Msk</a></td></tr>
<tr class="separator:ga0ac69b833f7b31612304e63aea3f85ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35f6d32c91a54c61498b759a93cec67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35f6d32c91a54c61498b759a93cec67">COMP3_CSR_COMP3INSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP3_CSR_COMP3INSEL_Pos)</td></tr>
<tr class="separator:gab35f6d32c91a54c61498b759a93cec67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa9c5bcf9524caf69012824aeec8204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa9c5bcf9524caf69012824aeec8204">COMP3_CSR_COMP3INSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP3_CSR_COMP3INSEL_Pos)</td></tr>
<tr class="separator:gaaaa9c5bcf9524caf69012824aeec8204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba9f026e5acb99034ea689ce06be082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ba9f026e5acb99034ea689ce06be082">COMP3_CSR_COMP3INSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP3_CSR_COMP3INSEL_Pos)</td></tr>
<tr class="separator:ga2ba9f026e5acb99034ea689ce06be082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02beb71a2f925097b017f7830446c51b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP3_CSR_COMP3OUTSEL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga02beb71a2f925097b017f7830446c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845057f3d3881f5a1dee8a5cf4ba4d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845057f3d3881f5a1dee8a5cf4ba4d23">COMP3_CSR_COMP3OUTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; COMP3_CSR_COMP3OUTSEL_Pos)</td></tr>
<tr class="separator:ga845057f3d3881f5a1dee8a5cf4ba4d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccc994741fb6c490be287314e198c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ccc994741fb6c490be287314e198c7e">COMP3_CSR_COMP3OUTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga845057f3d3881f5a1dee8a5cf4ba4d23">COMP3_CSR_COMP3OUTSEL_Msk</a></td></tr>
<tr class="separator:ga9ccc994741fb6c490be287314e198c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6547efa9868f40f52f3d0441c5b4a3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6547efa9868f40f52f3d0441c5b4a3ef">COMP3_CSR_COMP3OUTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP3_CSR_COMP3OUTSEL_Pos)</td></tr>
<tr class="separator:ga6547efa9868f40f52f3d0441c5b4a3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1251c6a8561ab487a7cb303476cfe654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1251c6a8561ab487a7cb303476cfe654">COMP3_CSR_COMP3OUTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP3_CSR_COMP3OUTSEL_Pos)</td></tr>
<tr class="separator:ga1251c6a8561ab487a7cb303476cfe654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5650de6536189e6fb47d2c8c0ab23b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5650de6536189e6fb47d2c8c0ab23b9">COMP3_CSR_COMP3OUTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP3_CSR_COMP3OUTSEL_Pos)</td></tr>
<tr class="separator:gac5650de6536189e6fb47d2c8c0ab23b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460b38edcd92a9b8f771de16162fc03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460b38edcd92a9b8f771de16162fc03c">COMP3_CSR_COMP3OUTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; COMP3_CSR_COMP3OUTSEL_Pos)</td></tr>
<tr class="separator:ga460b38edcd92a9b8f771de16162fc03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc2d72d44e14597ae44ba6078a542b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP3_CSR_COMP3POL_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga3fc2d72d44e14597ae44ba6078a542b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4379d0cd16ee1e56e2729635e61dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4379d0cd16ee1e56e2729635e61dd9">COMP3_CSR_COMP3POL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP3_CSR_COMP3POL_Pos)</td></tr>
<tr class="separator:ga4f4379d0cd16ee1e56e2729635e61dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3abbf578cd753b04f742c9227115c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3abbf578cd753b04f742c9227115c2">COMP3_CSR_COMP3POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4379d0cd16ee1e56e2729635e61dd9">COMP3_CSR_COMP3POL_Msk</a></td></tr>
<tr class="separator:gabf3abbf578cd753b04f742c9227115c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7010894439a31a042f7687152e96da14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP3_CSR_COMP3BLANKING_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga7010894439a31a042f7687152e96da14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd453d2cee140d5b83578b5aec0b8379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd453d2cee140d5b83578b5aec0b8379">COMP3_CSR_COMP3BLANKING_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; COMP3_CSR_COMP3BLANKING_Pos)</td></tr>
<tr class="separator:gafd453d2cee140d5b83578b5aec0b8379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f58a41aeb58b7269818c1bab3bd018f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f58a41aeb58b7269818c1bab3bd018f">COMP3_CSR_COMP3BLANKING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd453d2cee140d5b83578b5aec0b8379">COMP3_CSR_COMP3BLANKING_Msk</a></td></tr>
<tr class="separator:ga0f58a41aeb58b7269818c1bab3bd018f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae697b4ab33ca16b8c1d0f11fe2562acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae697b4ab33ca16b8c1d0f11fe2562acc">COMP3_CSR_COMP3BLANKING_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP3_CSR_COMP3BLANKING_Pos)</td></tr>
<tr class="separator:gae697b4ab33ca16b8c1d0f11fe2562acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7dd05653af707dc96ad6fc129a00b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7dd05653af707dc96ad6fc129a00b1c">COMP3_CSR_COMP3BLANKING_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP3_CSR_COMP3BLANKING_Pos)</td></tr>
<tr class="separator:gaf7dd05653af707dc96ad6fc129a00b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64b976f1a70f5e67ad658d301f497b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64b976f1a70f5e67ad658d301f497b4">COMP3_CSR_COMP3BLANKING_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP3_CSR_COMP3BLANKING_Pos)</td></tr>
<tr class="separator:gae64b976f1a70f5e67ad658d301f497b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4ca941102316b46ba4783eb094c824"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP3_CSR_COMP3OUT_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaeb4ca941102316b46ba4783eb094c824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ffd8b1e816eb9e1c49e11ff92a0807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87ffd8b1e816eb9e1c49e11ff92a0807">COMP3_CSR_COMP3OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP3_CSR_COMP3OUT_Pos)</td></tr>
<tr class="separator:ga87ffd8b1e816eb9e1c49e11ff92a0807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c979cb93141a5cbcdf80b9fb8adb918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c979cb93141a5cbcdf80b9fb8adb918">COMP3_CSR_COMP3OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87ffd8b1e816eb9e1c49e11ff92a0807">COMP3_CSR_COMP3OUT_Msk</a></td></tr>
<tr class="separator:ga5c979cb93141a5cbcdf80b9fb8adb918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf541e52a160eb9cf6ba713c44907d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP3_CSR_COMP3LOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga1cf541e52a160eb9cf6ba713c44907d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa571f04aa4aee2ff99d3da624ba0c7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa571f04aa4aee2ff99d3da624ba0c7c6">COMP3_CSR_COMP3LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP3_CSR_COMP3LOCK_Pos)</td></tr>
<tr class="separator:gaa571f04aa4aee2ff99d3da624ba0c7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c47c7b6938a3884325fa26e96846de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c47c7b6938a3884325fa26e96846de">COMP3_CSR_COMP3LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa571f04aa4aee2ff99d3da624ba0c7c6">COMP3_CSR_COMP3LOCK_Msk</a></td></tr>
<tr class="separator:gab6c47c7b6938a3884325fa26e96846de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4566179604d70ba9554434d9deecd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP4_CSR_COMP4EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafb4566179604d70ba9554434d9deecd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab040b43e9fbdf25d3bf74f7d186d782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab040b43e9fbdf25d3bf74f7d186d782">COMP4_CSR_COMP4EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP4_CSR_COMP4EN_Pos)</td></tr>
<tr class="separator:gaab040b43e9fbdf25d3bf74f7d186d782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b7229518ed8c5f534a3f7c57e04715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b7229518ed8c5f534a3f7c57e04715">COMP4_CSR_COMP4EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab040b43e9fbdf25d3bf74f7d186d782">COMP4_CSR_COMP4EN_Msk</a></td></tr>
<tr class="separator:ga59b7229518ed8c5f534a3f7c57e04715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad019d32b94eb2932ce5f266c81fe0361"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP4_CSR_COMP4INSEL_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad019d32b94eb2932ce5f266c81fe0361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679c14fd980cb5b5ca4b369e11a1970e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga679c14fd980cb5b5ca4b369e11a1970e">COMP4_CSR_COMP4INSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP4_CSR_COMP4INSEL_Pos)</td></tr>
<tr class="separator:ga679c14fd980cb5b5ca4b369e11a1970e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad3522581c426c0ed857f85488c02c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ad3522581c426c0ed857f85488c02c9">COMP4_CSR_COMP4INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga679c14fd980cb5b5ca4b369e11a1970e">COMP4_CSR_COMP4INSEL_Msk</a></td></tr>
<tr class="separator:ga2ad3522581c426c0ed857f85488c02c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cca917c814232b368f37d44dfda261d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cca917c814232b368f37d44dfda261d">COMP4_CSR_COMP4INSEL_0</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga5cca917c814232b368f37d44dfda261d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7168f174b4228de4ab885ed49b96b9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7168f174b4228de4ab885ed49b96b9b0">COMP4_CSR_COMP4INSEL_1</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga7168f174b4228de4ab885ed49b96b9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab984c86f10f0a7dde1bac5b2d88f7437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab984c86f10f0a7dde1bac5b2d88f7437">COMP4_CSR_COMP4INSEL_2</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:gab984c86f10f0a7dde1bac5b2d88f7437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c990053c701da57b100395928399141"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP4_CSR_COMP4OUTSEL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8c990053c701da57b100395928399141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f39c16723581d5aebbc35e4da990d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f39c16723581d5aebbc35e4da990d8b">COMP4_CSR_COMP4OUTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)</td></tr>
<tr class="separator:ga6f39c16723581d5aebbc35e4da990d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae277cbe27ec6cf7bf7332c7629f14b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae277cbe27ec6cf7bf7332c7629f14b78">COMP4_CSR_COMP4OUTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f39c16723581d5aebbc35e4da990d8b">COMP4_CSR_COMP4OUTSEL_Msk</a></td></tr>
<tr class="separator:gae277cbe27ec6cf7bf7332c7629f14b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d9dea63d877f5fafe6d80b2e8fec20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d9dea63d877f5fafe6d80b2e8fec20a">COMP4_CSR_COMP4OUTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)</td></tr>
<tr class="separator:ga5d9dea63d877f5fafe6d80b2e8fec20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c79c5bfeb006ad6ba24e21221bb140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89c79c5bfeb006ad6ba24e21221bb140">COMP4_CSR_COMP4OUTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)</td></tr>
<tr class="separator:ga89c79c5bfeb006ad6ba24e21221bb140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421652babd84020545bdd9b7be82c1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421652babd84020545bdd9b7be82c1c8">COMP4_CSR_COMP4OUTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)</td></tr>
<tr class="separator:ga421652babd84020545bdd9b7be82c1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad10481d7a68086edfdca1b21646a85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad10481d7a68086edfdca1b21646a85b">COMP4_CSR_COMP4OUTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; COMP4_CSR_COMP4OUTSEL_Pos)</td></tr>
<tr class="separator:gaad10481d7a68086edfdca1b21646a85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b315a4bf93f44913b14b5c3d6cd9ade"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP4_CSR_COMP4POL_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga6b315a4bf93f44913b14b5c3d6cd9ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77faa2f7c1b34281f16af2d3d66c7b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77faa2f7c1b34281f16af2d3d66c7b55">COMP4_CSR_COMP4POL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP4_CSR_COMP4POL_Pos)</td></tr>
<tr class="separator:ga77faa2f7c1b34281f16af2d3d66c7b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982ddac561f5ae8d68688c06fc1995ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982ddac561f5ae8d68688c06fc1995ef">COMP4_CSR_COMP4POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77faa2f7c1b34281f16af2d3d66c7b55">COMP4_CSR_COMP4POL_Msk</a></td></tr>
<tr class="separator:ga982ddac561f5ae8d68688c06fc1995ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4502896668e70c0cda1a9626ec6f96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP4_CSR_COMP4BLANKING_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9a4502896668e70c0cda1a9626ec6f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b596c457615de1bf4cf90c13acb3c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b596c457615de1bf4cf90c13acb3c1b">COMP4_CSR_COMP4BLANKING_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; COMP4_CSR_COMP4BLANKING_Pos)</td></tr>
<tr class="separator:ga6b596c457615de1bf4cf90c13acb3c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2ff8448f7d283a9719ef5277d5ea0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2ff8448f7d283a9719ef5277d5ea0a">COMP4_CSR_COMP4BLANKING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b596c457615de1bf4cf90c13acb3c1b">COMP4_CSR_COMP4BLANKING_Msk</a></td></tr>
<tr class="separator:ga1b2ff8448f7d283a9719ef5277d5ea0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d60db0657325680f88b7e40b06c301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d60db0657325680f88b7e40b06c301">COMP4_CSR_COMP4BLANKING_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP4_CSR_COMP4BLANKING_Pos)</td></tr>
<tr class="separator:gad2d60db0657325680f88b7e40b06c301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bbb1b25e8a4bd641045dc60c505505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bbb1b25e8a4bd641045dc60c505505">COMP4_CSR_COMP4BLANKING_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP4_CSR_COMP4BLANKING_Pos)</td></tr>
<tr class="separator:ga75bbb1b25e8a4bd641045dc60c505505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebdc02eb9019f61a07b8a66fb35f3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ebdc02eb9019f61a07b8a66fb35f3d9">COMP4_CSR_COMP4BLANKING_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP4_CSR_COMP4BLANKING_Pos)</td></tr>
<tr class="separator:ga9ebdc02eb9019f61a07b8a66fb35f3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1f6a81920fdab617d533b665cbc3174"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP4_CSR_COMP4OUT_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac1f6a81920fdab617d533b665cbc3174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3960684d992f85c9c24a13316c20b97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3960684d992f85c9c24a13316c20b97e">COMP4_CSR_COMP4OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP4_CSR_COMP4OUT_Pos)</td></tr>
<tr class="separator:ga3960684d992f85c9c24a13316c20b97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157d1b521d443b25ec01c3af4250cebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga157d1b521d443b25ec01c3af4250cebf">COMP4_CSR_COMP4OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3960684d992f85c9c24a13316c20b97e">COMP4_CSR_COMP4OUT_Msk</a></td></tr>
<tr class="separator:ga157d1b521d443b25ec01c3af4250cebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba6728c8394909c81f683e58c807746"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP4_CSR_COMP4LOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga9ba6728c8394909c81f683e58c807746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33ebed16d56cfbf3ce3a26b3a581dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33ebed16d56cfbf3ce3a26b3a581dce">COMP4_CSR_COMP4LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP4_CSR_COMP4LOCK_Pos)</td></tr>
<tr class="separator:gac33ebed16d56cfbf3ce3a26b3a581dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12e79c44a06316d29ad77b961477793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad12e79c44a06316d29ad77b961477793">COMP4_CSR_COMP4LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac33ebed16d56cfbf3ce3a26b3a581dce">COMP4_CSR_COMP4LOCK_Msk</a></td></tr>
<tr class="separator:gad12e79c44a06316d29ad77b961477793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fc0f33b1b86071b4dfaba695f7fc50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP5_CSR_COMP5EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga29fc0f33b1b86071b4dfaba695f7fc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478cdeb1a1fa2799208f5b69da4dc29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478cdeb1a1fa2799208f5b69da4dc29d">COMP5_CSR_COMP5EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP5_CSR_COMP5EN_Pos)</td></tr>
<tr class="separator:ga478cdeb1a1fa2799208f5b69da4dc29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b037faa43e18e3ad86ee092345d173b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b037faa43e18e3ad86ee092345d173b">COMP5_CSR_COMP5EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478cdeb1a1fa2799208f5b69da4dc29d">COMP5_CSR_COMP5EN_Msk</a></td></tr>
<tr class="separator:ga9b037faa43e18e3ad86ee092345d173b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32435347359e411fe5f00b2b8fa98b09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP5_CSR_COMP5INSEL_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga32435347359e411fe5f00b2b8fa98b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da2af08ea2db71054641832bd2640a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da2af08ea2db71054641832bd2640a8">COMP5_CSR_COMP5INSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP5_CSR_COMP5INSEL_Pos)</td></tr>
<tr class="separator:ga6da2af08ea2db71054641832bd2640a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b50e601e6499eff7cc5505e612c762b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b50e601e6499eff7cc5505e612c762b">COMP5_CSR_COMP5INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6da2af08ea2db71054641832bd2640a8">COMP5_CSR_COMP5INSEL_Msk</a></td></tr>
<tr class="separator:ga7b50e601e6499eff7cc5505e612c762b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9039ef0fb7ab2314d25c975c08c405df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9039ef0fb7ab2314d25c975c08c405df">COMP5_CSR_COMP5INSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP5_CSR_COMP5INSEL_Pos)</td></tr>
<tr class="separator:ga9039ef0fb7ab2314d25c975c08c405df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab09627ab305c6a1e296983cae7a7026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab09627ab305c6a1e296983cae7a7026">COMP5_CSR_COMP5INSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP5_CSR_COMP5INSEL_Pos)</td></tr>
<tr class="separator:gaab09627ab305c6a1e296983cae7a7026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7629e45d5dd95f22899c32309c2de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a7629e45d5dd95f22899c32309c2de4">COMP5_CSR_COMP5INSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP5_CSR_COMP5INSEL_Pos)</td></tr>
<tr class="separator:ga6a7629e45d5dd95f22899c32309c2de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f280ff6a0c13c4e3b1a5459f2753a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP5_CSR_COMP5OUTSEL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga23f280ff6a0c13c4e3b1a5459f2753a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad099e38d249a9b00559932065045ad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad099e38d249a9b00559932065045ad9d">COMP5_CSR_COMP5OUTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; COMP5_CSR_COMP5OUTSEL_Pos)</td></tr>
<tr class="separator:gad099e38d249a9b00559932065045ad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718d47b56c67722274ac36005582154b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga718d47b56c67722274ac36005582154b">COMP5_CSR_COMP5OUTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad099e38d249a9b00559932065045ad9d">COMP5_CSR_COMP5OUTSEL_Msk</a></td></tr>
<tr class="separator:ga718d47b56c67722274ac36005582154b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a102d5dba0045e4e6615fa271cad84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a102d5dba0045e4e6615fa271cad84">COMP5_CSR_COMP5OUTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP5_CSR_COMP5OUTSEL_Pos)</td></tr>
<tr class="separator:ga31a102d5dba0045e4e6615fa271cad84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce1f710cefc072b6bc27cd2ac5fa3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1f710cefc072b6bc27cd2ac5fa3ba">COMP5_CSR_COMP5OUTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP5_CSR_COMP5OUTSEL_Pos)</td></tr>
<tr class="separator:ga2ce1f710cefc072b6bc27cd2ac5fa3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ee123c97dc751871654247c45f5cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32ee123c97dc751871654247c45f5cbc">COMP5_CSR_COMP5OUTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP5_CSR_COMP5OUTSEL_Pos)</td></tr>
<tr class="separator:ga32ee123c97dc751871654247c45f5cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a25baa7333ee88eb4f72e2d07b3a7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a25baa7333ee88eb4f72e2d07b3a7e1">COMP5_CSR_COMP5OUTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; COMP5_CSR_COMP5OUTSEL_Pos)</td></tr>
<tr class="separator:ga7a25baa7333ee88eb4f72e2d07b3a7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513f91c37f625bf9de799afce8c4e9b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP5_CSR_COMP5POL_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga513f91c37f625bf9de799afce8c4e9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b8ae00f91ca95e737e5ab5229775ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54b8ae00f91ca95e737e5ab5229775ad">COMP5_CSR_COMP5POL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP5_CSR_COMP5POL_Pos)</td></tr>
<tr class="separator:ga54b8ae00f91ca95e737e5ab5229775ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e4ad0eb23354bbe04936213630ba74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4e4ad0eb23354bbe04936213630ba74">COMP5_CSR_COMP5POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54b8ae00f91ca95e737e5ab5229775ad">COMP5_CSR_COMP5POL_Msk</a></td></tr>
<tr class="separator:gae4e4ad0eb23354bbe04936213630ba74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe664fc5b39b3c4f8d1f8613435063d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP5_CSR_COMP5BLANKING_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gacbe664fc5b39b3c4f8d1f8613435063d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ff0e70402743c01fd7212f61e2b9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ff0e70402743c01fd7212f61e2b9f4">COMP5_CSR_COMP5BLANKING_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; COMP5_CSR_COMP5BLANKING_Pos)</td></tr>
<tr class="separator:ga84ff0e70402743c01fd7212f61e2b9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599a4a2ba82ca012256f4746dafa2045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599a4a2ba82ca012256f4746dafa2045">COMP5_CSR_COMP5BLANKING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ff0e70402743c01fd7212f61e2b9f4">COMP5_CSR_COMP5BLANKING_Msk</a></td></tr>
<tr class="separator:ga599a4a2ba82ca012256f4746dafa2045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac757fe49612767519233a23d7e07262b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac757fe49612767519233a23d7e07262b">COMP5_CSR_COMP5BLANKING_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP5_CSR_COMP5BLANKING_Pos)</td></tr>
<tr class="separator:gac757fe49612767519233a23d7e07262b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5101fd7d41dd1e9ebf8d409bf4794359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5101fd7d41dd1e9ebf8d409bf4794359">COMP5_CSR_COMP5BLANKING_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP5_CSR_COMP5BLANKING_Pos)</td></tr>
<tr class="separator:ga5101fd7d41dd1e9ebf8d409bf4794359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044776ea4be10cf80e50bd5efc4c0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2044776ea4be10cf80e50bd5efc4c0e4">COMP5_CSR_COMP5BLANKING_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP5_CSR_COMP5BLANKING_Pos)</td></tr>
<tr class="separator:ga2044776ea4be10cf80e50bd5efc4c0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf2d66957299709d274f34b67159d8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP5_CSR_COMP5OUT_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaedf2d66957299709d274f34b67159d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9970d543ad8c1c216fc0dbb52adb0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9970d543ad8c1c216fc0dbb52adb0107">COMP5_CSR_COMP5OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP5_CSR_COMP5OUT_Pos)</td></tr>
<tr class="separator:ga9970d543ad8c1c216fc0dbb52adb0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54840a002eef35acf1582a77a7d08251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54840a002eef35acf1582a77a7d08251">COMP5_CSR_COMP5OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9970d543ad8c1c216fc0dbb52adb0107">COMP5_CSR_COMP5OUT_Msk</a></td></tr>
<tr class="separator:ga54840a002eef35acf1582a77a7d08251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084380f2b8b7d276933d1b84ed7d8717"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP5_CSR_COMP5LOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga084380f2b8b7d276933d1b84ed7d8717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5844294dff4ca0afe85e195843633b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5844294dff4ca0afe85e195843633b3">COMP5_CSR_COMP5LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP5_CSR_COMP5LOCK_Pos)</td></tr>
<tr class="separator:gab5844294dff4ca0afe85e195843633b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8479fb053e1e2fd96bf1e34197cc4ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8479fb053e1e2fd96bf1e34197cc4ef0">COMP5_CSR_COMP5LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5844294dff4ca0afe85e195843633b3">COMP5_CSR_COMP5LOCK_Msk</a></td></tr>
<tr class="separator:ga8479fb053e1e2fd96bf1e34197cc4ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f526443b2a012f285d2a2750abb3c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP6_CSR_COMP6EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga68f526443b2a012f285d2a2750abb3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba0f61a598e2bd5e0f02292c732a7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacba0f61a598e2bd5e0f02292c732a7c5">COMP6_CSR_COMP6EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP6_CSR_COMP6EN_Pos)</td></tr>
<tr class="separator:gacba0f61a598e2bd5e0f02292c732a7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d7e2a219c30cb2a8d62a98ef857d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d7e2a219c30cb2a8d62a98ef857d82">COMP6_CSR_COMP6EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba0f61a598e2bd5e0f02292c732a7c5">COMP6_CSR_COMP6EN_Msk</a></td></tr>
<tr class="separator:ga73d7e2a219c30cb2a8d62a98ef857d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b2737ff4b9791d281f27059d2aad94"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP6_CSR_COMP6INSEL_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga70b2737ff4b9791d281f27059d2aad94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab0f20f4ce341ea980e2cb2ae04f557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab0f20f4ce341ea980e2cb2ae04f557">COMP6_CSR_COMP6INSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP6_CSR_COMP6INSEL_Pos)</td></tr>
<tr class="separator:ga0ab0f20f4ce341ea980e2cb2ae04f557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc3e29f5e76cf9ff5061c5e01193e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc3e29f5e76cf9ff5061c5e01193e7e">COMP6_CSR_COMP6INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab0f20f4ce341ea980e2cb2ae04f557">COMP6_CSR_COMP6INSEL_Msk</a></td></tr>
<tr class="separator:ga3fc3e29f5e76cf9ff5061c5e01193e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f5714c0207a0eb41a74b7860248f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96f5714c0207a0eb41a74b7860248f41">COMP6_CSR_COMP6INSEL_0</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga96f5714c0207a0eb41a74b7860248f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803fbfa2046113b8583b6faa34dfd43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803fbfa2046113b8583b6faa34dfd43c">COMP6_CSR_COMP6INSEL_1</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga803fbfa2046113b8583b6faa34dfd43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4f7922a4feca797e7695d3e65d9891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c4f7922a4feca797e7695d3e65d9891">COMP6_CSR_COMP6INSEL_2</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga7c4f7922a4feca797e7695d3e65d9891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e200815b615cb69dccbf0fb49200083"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP6_CSR_COMP6OUTSEL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9e200815b615cb69dccbf0fb49200083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff4bf71bf300589e5efb048811b746c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff4bf71bf300589e5efb048811b746c">COMP6_CSR_COMP6OUTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)</td></tr>
<tr class="separator:ga7ff4bf71bf300589e5efb048811b746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9cc487fa96f8997e56b1cddc2ee904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9cc487fa96f8997e56b1cddc2ee904">COMP6_CSR_COMP6OUTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff4bf71bf300589e5efb048811b746c">COMP6_CSR_COMP6OUTSEL_Msk</a></td></tr>
<tr class="separator:gabf9cc487fa96f8997e56b1cddc2ee904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab27b6c9ced0ede365783d348236a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab27b6c9ced0ede365783d348236a5e">COMP6_CSR_COMP6OUTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)</td></tr>
<tr class="separator:ga0ab27b6c9ced0ede365783d348236a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725f8845d2313c73e998a6bfeb46bf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga725f8845d2313c73e998a6bfeb46bf02">COMP6_CSR_COMP6OUTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)</td></tr>
<tr class="separator:ga725f8845d2313c73e998a6bfeb46bf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d01be5e7e168ab6427710c2c772092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d01be5e7e168ab6427710c2c772092">COMP6_CSR_COMP6OUTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)</td></tr>
<tr class="separator:ga93d01be5e7e168ab6427710c2c772092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593f05052fc00c594ca7ab70923a0f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593f05052fc00c594ca7ab70923a0f40">COMP6_CSR_COMP6OUTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; COMP6_CSR_COMP6OUTSEL_Pos)</td></tr>
<tr class="separator:ga593f05052fc00c594ca7ab70923a0f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe91089ade34591f3e6bd0523c861bb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP6_CSR_COMP6POL_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafe91089ade34591f3e6bd0523c861bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbb13edefc1b5a0059b750bbe18475f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdbb13edefc1b5a0059b750bbe18475f">COMP6_CSR_COMP6POL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP6_CSR_COMP6POL_Pos)</td></tr>
<tr class="separator:gacdbb13edefc1b5a0059b750bbe18475f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4159ebf47cfad0198a93eedfb9ad76fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4159ebf47cfad0198a93eedfb9ad76fd">COMP6_CSR_COMP6POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdbb13edefc1b5a0059b750bbe18475f">COMP6_CSR_COMP6POL_Msk</a></td></tr>
<tr class="separator:ga4159ebf47cfad0198a93eedfb9ad76fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143eda9664935feccd10d62947ece5cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP6_CSR_COMP6BLANKING_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga143eda9664935feccd10d62947ece5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33198a18e60e433d8103fe2d9b71a259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33198a18e60e433d8103fe2d9b71a259">COMP6_CSR_COMP6BLANKING_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; COMP6_CSR_COMP6BLANKING_Pos)</td></tr>
<tr class="separator:ga33198a18e60e433d8103fe2d9b71a259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf533632333d2b9e74e458534f9a249ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf533632333d2b9e74e458534f9a249ef">COMP6_CSR_COMP6BLANKING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33198a18e60e433d8103fe2d9b71a259">COMP6_CSR_COMP6BLANKING_Msk</a></td></tr>
<tr class="separator:gaf533632333d2b9e74e458534f9a249ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4db80e05224fb5a60754d12eef57f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4db80e05224fb5a60754d12eef57f06">COMP6_CSR_COMP6BLANKING_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP6_CSR_COMP6BLANKING_Pos)</td></tr>
<tr class="separator:gae4db80e05224fb5a60754d12eef57f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c4da074defb146bbd4a630b9a97748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c4da074defb146bbd4a630b9a97748">COMP6_CSR_COMP6BLANKING_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP6_CSR_COMP6BLANKING_Pos)</td></tr>
<tr class="separator:gaa4c4da074defb146bbd4a630b9a97748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238ca9a024e7cb7b5c4e3dcd4a8ffc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga238ca9a024e7cb7b5c4e3dcd4a8ffc44">COMP6_CSR_COMP6BLANKING_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP6_CSR_COMP6BLANKING_Pos)</td></tr>
<tr class="separator:ga238ca9a024e7cb7b5c4e3dcd4a8ffc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4a16ff81a708981873d0a0f09f4fb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP6_CSR_COMP6OUT_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaae4a16ff81a708981873d0a0f09f4fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace27d357507f9276efcc4ea0186553b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace27d357507f9276efcc4ea0186553b8">COMP6_CSR_COMP6OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP6_CSR_COMP6OUT_Pos)</td></tr>
<tr class="separator:gace27d357507f9276efcc4ea0186553b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07208510ca32da7fe9c68e4a79ddead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07208510ca32da7fe9c68e4a79ddead">COMP6_CSR_COMP6OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace27d357507f9276efcc4ea0186553b8">COMP6_CSR_COMP6OUT_Msk</a></td></tr>
<tr class="separator:gab07208510ca32da7fe9c68e4a79ddead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaccb6dccd4cd7c38a0fa0ad8b9600c3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP6_CSR_COMP6LOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaaccb6dccd4cd7c38a0fa0ad8b9600c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68c6c9825ec97dbbea4e052a5909297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab68c6c9825ec97dbbea4e052a5909297">COMP6_CSR_COMP6LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP6_CSR_COMP6LOCK_Pos)</td></tr>
<tr class="separator:gab68c6c9825ec97dbbea4e052a5909297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88e288fab3f74504454b2c96e2798ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88e288fab3f74504454b2c96e2798ca">COMP6_CSR_COMP6LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab68c6c9825ec97dbbea4e052a5909297">COMP6_CSR_COMP6LOCK_Msk</a></td></tr>
<tr class="separator:gaa88e288fab3f74504454b2c96e2798ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782ef7f6b178ed2814c7ec642498eb01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP7_CSR_COMP7EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga782ef7f6b178ed2814c7ec642498eb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81415e9161d4fe827825ab86f515b6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81415e9161d4fe827825ab86f515b6cc">COMP7_CSR_COMP7EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP7_CSR_COMP7EN_Pos)</td></tr>
<tr class="separator:ga81415e9161d4fe827825ab86f515b6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f688bd71e1c5afb4347498a07a4b6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f688bd71e1c5afb4347498a07a4b6a3">COMP7_CSR_COMP7EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81415e9161d4fe827825ab86f515b6cc">COMP7_CSR_COMP7EN_Msk</a></td></tr>
<tr class="separator:ga1f688bd71e1c5afb4347498a07a4b6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa430c25b9fc4ced99948649eeb435b85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP7_CSR_COMP7INSEL_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa430c25b9fc4ced99948649eeb435b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208ea91d84410c881895a7e354b687db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga208ea91d84410c881895a7e354b687db">COMP7_CSR_COMP7INSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP7_CSR_COMP7INSEL_Pos)</td></tr>
<tr class="separator:ga208ea91d84410c881895a7e354b687db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399c7e8cb990d39353740e170dea854d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga399c7e8cb990d39353740e170dea854d">COMP7_CSR_COMP7INSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga208ea91d84410c881895a7e354b687db">COMP7_CSR_COMP7INSEL_Msk</a></td></tr>
<tr class="separator:ga399c7e8cb990d39353740e170dea854d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cbfaf56593abf37f736a424af98b4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cbfaf56593abf37f736a424af98b4ce">COMP7_CSR_COMP7INSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP7_CSR_COMP7INSEL_Pos)</td></tr>
<tr class="separator:ga0cbfaf56593abf37f736a424af98b4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55049f8e440a1a4f3ef9604d170adac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55049f8e440a1a4f3ef9604d170adac4">COMP7_CSR_COMP7INSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP7_CSR_COMP7INSEL_Pos)</td></tr>
<tr class="separator:ga55049f8e440a1a4f3ef9604d170adac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae064c09ff13074142728e796aa053a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae064c09ff13074142728e796aa053a2d">COMP7_CSR_COMP7INSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP7_CSR_COMP7INSEL_Pos)</td></tr>
<tr class="separator:gae064c09ff13074142728e796aa053a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239ad8d702169470c7d0acd060c4b86c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP7_CSR_COMP7OUTSEL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga239ad8d702169470c7d0acd060c4b86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90088852f910f65edc285fd4735e6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf90088852f910f65edc285fd4735e6db">COMP7_CSR_COMP7OUTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; COMP7_CSR_COMP7OUTSEL_Pos)</td></tr>
<tr class="separator:gaf90088852f910f65edc285fd4735e6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e3f9653f3e6c365feb97b9e58e7843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55e3f9653f3e6c365feb97b9e58e7843">COMP7_CSR_COMP7OUTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf90088852f910f65edc285fd4735e6db">COMP7_CSR_COMP7OUTSEL_Msk</a></td></tr>
<tr class="separator:ga55e3f9653f3e6c365feb97b9e58e7843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c8c8bc746687238706e3e1c4e0b11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0c8c8bc746687238706e3e1c4e0b11b">COMP7_CSR_COMP7OUTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP7_CSR_COMP7OUTSEL_Pos)</td></tr>
<tr class="separator:gaf0c8c8bc746687238706e3e1c4e0b11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426399cdfc31aa6ea74b55d262ff0a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga426399cdfc31aa6ea74b55d262ff0a38">COMP7_CSR_COMP7OUTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP7_CSR_COMP7OUTSEL_Pos)</td></tr>
<tr class="separator:ga426399cdfc31aa6ea74b55d262ff0a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8e429914272dabf71540bd5e5d7b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8e429914272dabf71540bd5e5d7b67">COMP7_CSR_COMP7OUTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP7_CSR_COMP7OUTSEL_Pos)</td></tr>
<tr class="separator:ga0e8e429914272dabf71540bd5e5d7b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6200539b830b2d582dbef7dfc64cfad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6200539b830b2d582dbef7dfc64cfad4">COMP7_CSR_COMP7OUTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; COMP7_CSR_COMP7OUTSEL_Pos)</td></tr>
<tr class="separator:ga6200539b830b2d582dbef7dfc64cfad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8411fa8e9da0fe23c37076f578b06a86"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP7_CSR_COMP7POL_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8411fa8e9da0fe23c37076f578b06a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879073eab672204eed4e4d71db14b969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga879073eab672204eed4e4d71db14b969">COMP7_CSR_COMP7POL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP7_CSR_COMP7POL_Pos)</td></tr>
<tr class="separator:ga879073eab672204eed4e4d71db14b969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0891461d4964564d620bb8b0adeb7a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0891461d4964564d620bb8b0adeb7a0d">COMP7_CSR_COMP7POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga879073eab672204eed4e4d71db14b969">COMP7_CSR_COMP7POL_Msk</a></td></tr>
<tr class="separator:ga0891461d4964564d620bb8b0adeb7a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fff5d9c166043f75c794f9723ee1ee9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP7_CSR_COMP7BLANKING_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga5fff5d9c166043f75c794f9723ee1ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34771a587c1a16f6733e54bd14d52bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad34771a587c1a16f6733e54bd14d52bc">COMP7_CSR_COMP7BLANKING_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; COMP7_CSR_COMP7BLANKING_Pos)</td></tr>
<tr class="separator:gad34771a587c1a16f6733e54bd14d52bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66dad9a4363fb0f6ff4994b02efca3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66dad9a4363fb0f6ff4994b02efca3a6">COMP7_CSR_COMP7BLANKING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad34771a587c1a16f6733e54bd14d52bc">COMP7_CSR_COMP7BLANKING_Msk</a></td></tr>
<tr class="separator:ga66dad9a4363fb0f6ff4994b02efca3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed59c6229e7ad434fda138c5630a01f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed59c6229e7ad434fda138c5630a01f9">COMP7_CSR_COMP7BLANKING_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP7_CSR_COMP7BLANKING_Pos)</td></tr>
<tr class="separator:gaed59c6229e7ad434fda138c5630a01f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95461829d1085d559b73b685519c459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac95461829d1085d559b73b685519c459">COMP7_CSR_COMP7BLANKING_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP7_CSR_COMP7BLANKING_Pos)</td></tr>
<tr class="separator:gac95461829d1085d559b73b685519c459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557ea85ad12b582b262719be8dfc1f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga557ea85ad12b582b262719be8dfc1f8a">COMP7_CSR_COMP7BLANKING_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP7_CSR_COMP7BLANKING_Pos)</td></tr>
<tr class="separator:ga557ea85ad12b582b262719be8dfc1f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc327e8665202502849d9bca2e6d7007"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP7_CSR_COMP7OUT_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gacc327e8665202502849d9bca2e6d7007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2656a3eaf5ccd6a0e62a21ce8e1743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca2656a3eaf5ccd6a0e62a21ce8e1743">COMP7_CSR_COMP7OUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP7_CSR_COMP7OUT_Pos)</td></tr>
<tr class="separator:gaca2656a3eaf5ccd6a0e62a21ce8e1743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae528dbda69bc7b193f35faa2dee2f178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae528dbda69bc7b193f35faa2dee2f178">COMP7_CSR_COMP7OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca2656a3eaf5ccd6a0e62a21ce8e1743">COMP7_CSR_COMP7OUT_Msk</a></td></tr>
<tr class="separator:gae528dbda69bc7b193f35faa2dee2f178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dbbe4ef1dd09e6e4a69548765e13ef0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP7_CSR_COMP7LOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga3dbbe4ef1dd09e6e4a69548765e13ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ac47430154a6e41a7a81148be06455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97ac47430154a6e41a7a81148be06455">COMP7_CSR_COMP7LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP7_CSR_COMP7LOCK_Pos)</td></tr>
<tr class="separator:ga97ac47430154a6e41a7a81148be06455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bcafda2491722d5750c3fa7ff2e12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82bcafda2491722d5750c3fa7ff2e12f">COMP7_CSR_COMP7LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97ac47430154a6e41a7a81148be06455">COMP7_CSR_COMP7LOCK_Msk</a></td></tr>
<tr class="separator:ga82bcafda2491722d5750c3fa7ff2e12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478f23ecf6f36eb55de11aca839501bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CSR_COMPxEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga478f23ecf6f36eb55de11aca839501bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1766e18204b05be114cccaa3e8a137a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1766e18204b05be114cccaa3e8a137a">COMP_CSR_COMPxEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_COMPxEN_Pos)</td></tr>
<tr class="separator:gae1766e18204b05be114cccaa3e8a137a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56475caab652fe73308671a6a77be093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56475caab652fe73308671a6a77be093">COMP_CSR_COMPxEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1766e18204b05be114cccaa3e8a137a">COMP_CSR_COMPxEN_Msk</a></td></tr>
<tr class="separator:ga56475caab652fe73308671a6a77be093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb71bac9ef3dc1dada4c0691e17206e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CSR_COMPxSW1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3eb71bac9ef3dc1dada4c0691e17206e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1606bad23e476de6a8e2f860b6c63708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1606bad23e476de6a8e2f860b6c63708">COMP_CSR_COMPxSW1_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_COMPxSW1_Pos)</td></tr>
<tr class="separator:ga1606bad23e476de6a8e2f860b6c63708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58554c7154fe97c75758af2d6ea7f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae58554c7154fe97c75758af2d6ea7f31">COMP_CSR_COMPxSW1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1606bad23e476de6a8e2f860b6c63708">COMP_CSR_COMPxSW1_Msk</a></td></tr>
<tr class="separator:gae58554c7154fe97c75758af2d6ea7f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805355b4ef45712e2e5c01682362f5cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CSR_COMPxINSEL_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga805355b4ef45712e2e5c01682362f5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3072f41304221d71ec7298226351c5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3072f41304221d71ec7298226351c5d5">COMP_CSR_COMPxINSEL_Msk</a>&#160;&#160;&#160;(0x7U &lt;&lt; COMP_CSR_COMPxINSEL_Pos)</td></tr>
<tr class="separator:ga3072f41304221d71ec7298226351c5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5677bac995118577541d2dffb27e9394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5677bac995118577541d2dffb27e9394">COMP_CSR_COMPxINSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3072f41304221d71ec7298226351c5d5">COMP_CSR_COMPxINSEL_Msk</a></td></tr>
<tr class="separator:ga5677bac995118577541d2dffb27e9394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc530e69bacce1456936eaaf5f4e594b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc530e69bacce1456936eaaf5f4e594b">COMP_CSR_COMPxINSEL_0</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gadc530e69bacce1456936eaaf5f4e594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586e48bf5545849689c3ff26a2f0a86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586e48bf5545849689c3ff26a2f0a86e">COMP_CSR_COMPxINSEL_1</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga586e48bf5545849689c3ff26a2f0a86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949a4d6495f17673ea30fdb264a1681a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949a4d6495f17673ea30fdb264a1681a">COMP_CSR_COMPxINSEL_2</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga949a4d6495f17673ea30fdb264a1681a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2374d315e86e023833f4032eadd1fdb5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CSR_COMPxOUTSEL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2374d315e86e023833f4032eadd1fdb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c1d2444e007c3b77678384ab97e0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1c1d2444e007c3b77678384ab97e0ae">COMP_CSR_COMPxOUTSEL_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)</td></tr>
<tr class="separator:gab1c1d2444e007c3b77678384ab97e0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0616cef280e58d33ca06ff51a09ed71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0616cef280e58d33ca06ff51a09ed71a">COMP_CSR_COMPxOUTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1c1d2444e007c3b77678384ab97e0ae">COMP_CSR_COMPxOUTSEL_Msk</a></td></tr>
<tr class="separator:ga0616cef280e58d33ca06ff51a09ed71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd4d92cc58c4012080d53e9ca89a8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fd4d92cc58c4012080d53e9ca89a8b1">COMP_CSR_COMPxOUTSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)</td></tr>
<tr class="separator:ga0fd4d92cc58c4012080d53e9ca89a8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f758a713daa97c360170ebd6fe4a279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f758a713daa97c360170ebd6fe4a279">COMP_CSR_COMPxOUTSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)</td></tr>
<tr class="separator:ga7f758a713daa97c360170ebd6fe4a279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46660410b9fb7f55ece6777572f49877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46660410b9fb7f55ece6777572f49877">COMP_CSR_COMPxOUTSEL_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)</td></tr>
<tr class="separator:ga46660410b9fb7f55ece6777572f49877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39220bcc955d459d1ab8453c7f671049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39220bcc955d459d1ab8453c7f671049">COMP_CSR_COMPxOUTSEL_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; COMP_CSR_COMPxOUTSEL_Pos)</td></tr>
<tr class="separator:ga39220bcc955d459d1ab8453c7f671049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62b123fb6a4a6aa3baae45aa06228a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CSR_COMPxPOL_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7a62b123fb6a4a6aa3baae45aa06228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa23d19bb9063f29a23a080c8e3761e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fa23d19bb9063f29a23a080c8e3761e">COMP_CSR_COMPxPOL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_COMPxPOL_Pos)</td></tr>
<tr class="separator:ga5fa23d19bb9063f29a23a080c8e3761e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2a5e0838dcc6f9148abb79dfa05cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2a5e0838dcc6f9148abb79dfa05cb9">COMP_CSR_COMPxPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fa23d19bb9063f29a23a080c8e3761e">COMP_CSR_COMPxPOL_Msk</a></td></tr>
<tr class="separator:ga6b2a5e0838dcc6f9148abb79dfa05cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab412e6f310d34bc8b1e7b40d54921b36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CSR_COMPxBLANKING_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab412e6f310d34bc8b1e7b40d54921b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78cbdca4c01ae2f1d9a39bb295503ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78cbdca4c01ae2f1d9a39bb295503ef">COMP_CSR_COMPxBLANKING_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; COMP_CSR_COMPxBLANKING_Pos)</td></tr>
<tr class="separator:gae78cbdca4c01ae2f1d9a39bb295503ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3540b035dee1124a3a6773e1c5649af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3540b035dee1124a3a6773e1c5649af5">COMP_CSR_COMPxBLANKING</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae78cbdca4c01ae2f1d9a39bb295503ef">COMP_CSR_COMPxBLANKING_Msk</a></td></tr>
<tr class="separator:ga3540b035dee1124a3a6773e1c5649af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3988a44b095a3b792af6eebadb977c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb3988a44b095a3b792af6eebadb977c">COMP_CSR_COMPxBLANKING_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_COMPxBLANKING_Pos)</td></tr>
<tr class="separator:gadb3988a44b095a3b792af6eebadb977c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2b9b9e87bc886e47c8a43f5aa5d462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a2b9b9e87bc886e47c8a43f5aa5d462">COMP_CSR_COMPxBLANKING_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; COMP_CSR_COMPxBLANKING_Pos)</td></tr>
<tr class="separator:ga3a2b9b9e87bc886e47c8a43f5aa5d462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad5f3c87b4efa3205a669ccbefe0d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad5f3c87b4efa3205a669ccbefe0d16">COMP_CSR_COMPxBLANKING_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; COMP_CSR_COMPxBLANKING_Pos)</td></tr>
<tr class="separator:ga8ad5f3c87b4efa3205a669ccbefe0d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99dc9e3eed2574d56df7c301bcb42ead"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CSR_COMPxOUT_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga99dc9e3eed2574d56df7c301bcb42ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958c0ec7b4d900f6764e3e0566e7a1d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga958c0ec7b4d900f6764e3e0566e7a1d4">COMP_CSR_COMPxOUT_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_COMPxOUT_Pos)</td></tr>
<tr class="separator:ga958c0ec7b4d900f6764e3e0566e7a1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9869e3b9befff9c2ea84285fffd0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a9869e3b9befff9c2ea84285fffd0b9">COMP_CSR_COMPxOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga958c0ec7b4d900f6764e3e0566e7a1d4">COMP_CSR_COMPxOUT_Msk</a></td></tr>
<tr class="separator:ga1a9869e3b9befff9c2ea84285fffd0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db3669cfc8dcb6f7f25058154eae067"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COMP_CSR_COMPxLOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga8db3669cfc8dcb6f7f25058154eae067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7817389c43def112ee7278a130ee1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc7817389c43def112ee7278a130ee1a">COMP_CSR_COMPxLOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; COMP_CSR_COMPxLOCK_Pos)</td></tr>
<tr class="separator:gafc7817389c43def112ee7278a130ee1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31c0e08dcf7ca57bdd1e420ee77a1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1">COMP_CSR_COMPxLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc7817389c43def112ee7278a130ee1a">COMP_CSR_COMPxLOCK_Msk</a></td></tr>
<tr class="separator:gad31c0e08dcf7ca57bdd1e420ee77a1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9b29de9543e3dfe676222d97122f84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_OPAMP1EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8d9b29de9543e3dfe676222d97122f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5c7d305023607eac604676e50f70c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5c7d305023607eac604676e50f70c1">OPAMP1_CSR_OPAMP1EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_OPAMP1EN_Pos)</td></tr>
<tr class="separator:ga4d5c7d305023607eac604676e50f70c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa721bd082a5d6c96b5ef2e07c3163266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa721bd082a5d6c96b5ef2e07c3163266">OPAMP1_CSR_OPAMP1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5c7d305023607eac604676e50f70c1">OPAMP1_CSR_OPAMP1EN_Msk</a></td></tr>
<tr class="separator:gaa721bd082a5d6c96b5ef2e07c3163266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0461c6a0b0c508b4bfaf335fad177e2e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_FORCEVP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0461c6a0b0c508b4bfaf335fad177e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d38d48f39d795e8cd3e82bd1756efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d38d48f39d795e8cd3e82bd1756efd">OPAMP1_CSR_FORCEVP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_FORCEVP_Pos)</td></tr>
<tr class="separator:ga31d38d48f39d795e8cd3e82bd1756efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf47dc2e82fa314e321425667dc04fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf47dc2e82fa314e321425667dc04fd">OPAMP1_CSR_FORCEVP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31d38d48f39d795e8cd3e82bd1756efd">OPAMP1_CSR_FORCEVP_Msk</a></td></tr>
<tr class="separator:ga1bf47dc2e82fa314e321425667dc04fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b33c8d1522452e1af6b9f0ecf7c8fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_VPSEL_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab3b33c8d1522452e1af6b9f0ecf7c8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46af5e984dd50b8329c899c7613aa6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46af5e984dd50b8329c899c7613aa6af">OPAMP1_CSR_VPSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP1_CSR_VPSEL_Pos)</td></tr>
<tr class="separator:ga46af5e984dd50b8329c899c7613aa6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8b31cce17c2748b8e4fe9a28961772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8b31cce17c2748b8e4fe9a28961772">OPAMP1_CSR_VPSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46af5e984dd50b8329c899c7613aa6af">OPAMP1_CSR_VPSEL_Msk</a></td></tr>
<tr class="separator:gabc8b31cce17c2748b8e4fe9a28961772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d96ac89375cf8687dee7e744945777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d96ac89375cf8687dee7e744945777">OPAMP1_CSR_VPSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_VPSEL_Pos)</td></tr>
<tr class="separator:ga90d96ac89375cf8687dee7e744945777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43800c250e1c85d66295fe35acd7ea2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43800c250e1c85d66295fe35acd7ea2f">OPAMP1_CSR_VPSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP1_CSR_VPSEL_Pos)</td></tr>
<tr class="separator:ga43800c250e1c85d66295fe35acd7ea2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76309f17791f58f98211ea3cbed609a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_VMSEL_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae76309f17791f58f98211ea3cbed609a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dcb65d95398dda89e0f22d4df4777e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcb65d95398dda89e0f22d4df4777e0">OPAMP1_CSR_VMSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP1_CSR_VMSEL_Pos)</td></tr>
<tr class="separator:ga3dcb65d95398dda89e0f22d4df4777e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac959fd04fc7c379ba199deb057de149a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac959fd04fc7c379ba199deb057de149a">OPAMP1_CSR_VMSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcb65d95398dda89e0f22d4df4777e0">OPAMP1_CSR_VMSEL_Msk</a></td></tr>
<tr class="separator:gac959fd04fc7c379ba199deb057de149a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae85543e740bfa45a368fb0f1b19bb84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae85543e740bfa45a368fb0f1b19bb84">OPAMP1_CSR_VMSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_VMSEL_Pos)</td></tr>
<tr class="separator:gaae85543e740bfa45a368fb0f1b19bb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab519fb03bd18cb416f6236f7ef46ab6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab519fb03bd18cb416f6236f7ef46ab6e">OPAMP1_CSR_VMSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP1_CSR_VMSEL_Pos)</td></tr>
<tr class="separator:gab519fb03bd18cb416f6236f7ef46ab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf21788e788728c304e63f0d4cd60b32"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_TCMEN_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gadf21788e788728c304e63f0d4cd60b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab266a2f11baea1e5444d3ba4025c0f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab266a2f11baea1e5444d3ba4025c0f8b">OPAMP1_CSR_TCMEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_TCMEN_Pos)</td></tr>
<tr class="separator:gab266a2f11baea1e5444d3ba4025c0f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6042f03ee8f16e190b48e577964822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6042f03ee8f16e190b48e577964822">OPAMP1_CSR_TCMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab266a2f11baea1e5444d3ba4025c0f8b">OPAMP1_CSR_TCMEN_Msk</a></td></tr>
<tr class="separator:ga2a6042f03ee8f16e190b48e577964822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a407655c1dece60e011f1480a780fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_VMSSEL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga41a407655c1dece60e011f1480a780fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803c4d38f13bff144703b217b0e9f565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803c4d38f13bff144703b217b0e9f565">OPAMP1_CSR_VMSSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_VMSSEL_Pos)</td></tr>
<tr class="separator:ga803c4d38f13bff144703b217b0e9f565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5826265d6d075fbafdb1e648d8eca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5826265d6d075fbafdb1e648d8eca3">OPAMP1_CSR_VMSSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803c4d38f13bff144703b217b0e9f565">OPAMP1_CSR_VMSSEL_Msk</a></td></tr>
<tr class="separator:gafb5826265d6d075fbafdb1e648d8eca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4971ba90815050a4d5b0cbcfacbec15"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_VPSSEL_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf4971ba90815050a4d5b0cbcfacbec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d643b75010301c28884f783a919c908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d643b75010301c28884f783a919c908">OPAMP1_CSR_VPSSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP1_CSR_VPSSEL_Pos)</td></tr>
<tr class="separator:ga0d643b75010301c28884f783a919c908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5088f2c076d8d9de3c101ca93c32d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5088f2c076d8d9de3c101ca93c32d96">OPAMP1_CSR_VPSSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d643b75010301c28884f783a919c908">OPAMP1_CSR_VPSSEL_Msk</a></td></tr>
<tr class="separator:gaf5088f2c076d8d9de3c101ca93c32d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33c1418ffcc17008fc4f2bbc7116a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33c1418ffcc17008fc4f2bbc7116a37">OPAMP1_CSR_VPSSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_VPSSEL_Pos)</td></tr>
<tr class="separator:gad33c1418ffcc17008fc4f2bbc7116a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750064c990ca4de6b6fb32d665a0085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga750064c990ca4de6b6fb32d665a0085f">OPAMP1_CSR_VPSSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP1_CSR_VPSSEL_Pos)</td></tr>
<tr class="separator:ga750064c990ca4de6b6fb32d665a0085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd6bce1498db53652cd9e14365631dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_CALON_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafcd6bce1498db53652cd9e14365631dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92e7f86f5e42bcc666a65a4de962ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab92e7f86f5e42bcc666a65a4de962ab3">OPAMP1_CSR_CALON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_CALON_Pos)</td></tr>
<tr class="separator:gab92e7f86f5e42bcc666a65a4de962ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881edbd6128ecfd2d2d847efa0a4f474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881edbd6128ecfd2d2d847efa0a4f474">OPAMP1_CSR_CALON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab92e7f86f5e42bcc666a65a4de962ab3">OPAMP1_CSR_CALON_Msk</a></td></tr>
<tr class="separator:ga881edbd6128ecfd2d2d847efa0a4f474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139d4533657f05bf9c9e3fd6de380656"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_CALSEL_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga139d4533657f05bf9c9e3fd6de380656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6875a32091a2423091132cecb4033300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6875a32091a2423091132cecb4033300">OPAMP1_CSR_CALSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP1_CSR_CALSEL_Pos)</td></tr>
<tr class="separator:ga6875a32091a2423091132cecb4033300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb40e20f70ede081630648396036a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb40e20f70ede081630648396036a1c">OPAMP1_CSR_CALSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6875a32091a2423091132cecb4033300">OPAMP1_CSR_CALSEL_Msk</a></td></tr>
<tr class="separator:ga8bb40e20f70ede081630648396036a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869f3b674820a73be74b75f2fbdad858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga869f3b674820a73be74b75f2fbdad858">OPAMP1_CSR_CALSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_CALSEL_Pos)</td></tr>
<tr class="separator:ga869f3b674820a73be74b75f2fbdad858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bbfc5dfc66bc6005ff76b69ee8c335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4bbfc5dfc66bc6005ff76b69ee8c335">OPAMP1_CSR_CALSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP1_CSR_CALSEL_Pos)</td></tr>
<tr class="separator:gad4bbfc5dfc66bc6005ff76b69ee8c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0caf86dacf9aa636a3651e3f55a2caa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_PGGAIN_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gad0caf86dacf9aa636a3651e3f55a2caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1779bf0cab2b03f0603296a8336f92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1779bf0cab2b03f0603296a8336f92d">OPAMP1_CSR_PGGAIN_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; OPAMP1_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:gab1779bf0cab2b03f0603296a8336f92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9c05df7595efe837af32545b9917a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd9c05df7595efe837af32545b9917a1">OPAMP1_CSR_PGGAIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1779bf0cab2b03f0603296a8336f92d">OPAMP1_CSR_PGGAIN_Msk</a></td></tr>
<tr class="separator:gacd9c05df7595efe837af32545b9917a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654b6b83b88872230f2ccd04c6b47216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga654b6b83b88872230f2ccd04c6b47216">OPAMP1_CSR_PGGAIN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:ga654b6b83b88872230f2ccd04c6b47216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1166060b99949bbad35214012dea182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1166060b99949bbad35214012dea182d">OPAMP1_CSR_PGGAIN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP1_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:ga1166060b99949bbad35214012dea182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0dcdbdb76a3f0cb95bf7f8760ee625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b0dcdbdb76a3f0cb95bf7f8760ee625">OPAMP1_CSR_PGGAIN_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; OPAMP1_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:ga5b0dcdbdb76a3f0cb95bf7f8760ee625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093c14de7545f63932ec98e61fd908ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga093c14de7545f63932ec98e61fd908ed">OPAMP1_CSR_PGGAIN_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; OPAMP1_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:ga093c14de7545f63932ec98e61fd908ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5131d98e569863a0c69dad00288314"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_USERTRIM_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8e5131d98e569863a0c69dad00288314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28c9db62603b3e6c9f4a27d3ab345cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd">OPAMP1_CSR_USERTRIM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_USERTRIM_Pos)</td></tr>
<tr class="separator:gab28c9db62603b3e6c9f4a27d3ab345cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f5e943c33c5ba322326443eef14e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5f5e943c33c5ba322326443eef14e60">OPAMP1_CSR_USERTRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd">OPAMP1_CSR_USERTRIM_Msk</a></td></tr>
<tr class="separator:gac5f5e943c33c5ba322326443eef14e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad08166bb7efaf7a75633d3d1085ca3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_TRIMOFFSETP_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8ad08166bb7efaf7a75633d3d1085ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f8907f134408bfd5c883a195574376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04f8907f134408bfd5c883a195574376">OPAMP1_CSR_TRIMOFFSETP_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP1_CSR_TRIMOFFSETP_Pos)</td></tr>
<tr class="separator:ga04f8907f134408bfd5c883a195574376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bfd20d3297bf2e9f688ef430876ff7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bfd20d3297bf2e9f688ef430876ff7a">OPAMP1_CSR_TRIMOFFSETP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04f8907f134408bfd5c883a195574376">OPAMP1_CSR_TRIMOFFSETP_Msk</a></td></tr>
<tr class="separator:ga7bfd20d3297bf2e9f688ef430876ff7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3362316bf2c9fdf3423150917eb56768"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_TRIMOFFSETN_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga3362316bf2c9fdf3423150917eb56768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0968c8b0e51d1d42ed4b521942ee3020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0968c8b0e51d1d42ed4b521942ee3020">OPAMP1_CSR_TRIMOFFSETN_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP1_CSR_TRIMOFFSETN_Pos)</td></tr>
<tr class="separator:ga0968c8b0e51d1d42ed4b521942ee3020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b4a81e57e205909d5213406cc27bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40b4a81e57e205909d5213406cc27bb3">OPAMP1_CSR_TRIMOFFSETN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0968c8b0e51d1d42ed4b521942ee3020">OPAMP1_CSR_TRIMOFFSETN_Msk</a></td></tr>
<tr class="separator:ga40b4a81e57e205909d5213406cc27bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a3d461264a04f253809ec16d938ef2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_TSTREF_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga87a3d461264a04f253809ec16d938ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e91eb2aa8d87995ddbbe484e3f01ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2e91eb2aa8d87995ddbbe484e3f01ce">OPAMP1_CSR_TSTREF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_TSTREF_Pos)</td></tr>
<tr class="separator:gaa2e91eb2aa8d87995ddbbe484e3f01ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539b44883e800d4ba978d84679877d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga539b44883e800d4ba978d84679877d3c">OPAMP1_CSR_TSTREF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2e91eb2aa8d87995ddbbe484e3f01ce">OPAMP1_CSR_TSTREF_Msk</a></td></tr>
<tr class="separator:ga539b44883e800d4ba978d84679877d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92595484c985de28434b9caefc739f3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_OUTCAL_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga92595484c985de28434b9caefc739f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970da0cb0f1d64fdc4f30a6dad7288bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970da0cb0f1d64fdc4f30a6dad7288bd">OPAMP1_CSR_OUTCAL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_OUTCAL_Pos)</td></tr>
<tr class="separator:ga970da0cb0f1d64fdc4f30a6dad7288bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106ac6034bc7c2dd64d2d2a0e14bb2ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106ac6034bc7c2dd64d2d2a0e14bb2ec">OPAMP1_CSR_OUTCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga970da0cb0f1d64fdc4f30a6dad7288bd">OPAMP1_CSR_OUTCAL_Msk</a></td></tr>
<tr class="separator:ga106ac6034bc7c2dd64d2d2a0e14bb2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77543e08b283d7fd4c65c9cde3b2c198"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP1_CSR_LOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga77543e08b283d7fd4c65c9cde3b2c198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f51a646c22a88b5fce4ad3b2e00e990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f51a646c22a88b5fce4ad3b2e00e990">OPAMP1_CSR_LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP1_CSR_LOCK_Pos)</td></tr>
<tr class="separator:ga6f51a646c22a88b5fce4ad3b2e00e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6601eacba33fee16e590f0fbf07781e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6601eacba33fee16e590f0fbf07781e1">OPAMP1_CSR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f51a646c22a88b5fce4ad3b2e00e990">OPAMP1_CSR_LOCK_Msk</a></td></tr>
<tr class="separator:ga6601eacba33fee16e590f0fbf07781e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0afee940e2ef9af2b70dfb4d18d454d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_OPAMP2EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0afee940e2ef9af2b70dfb4d18d454d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0834208b04f376926a3b247c596f113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0834208b04f376926a3b247c596f113">OPAMP2_CSR_OPAMP2EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_OPAMP2EN_Pos)</td></tr>
<tr class="separator:gad0834208b04f376926a3b247c596f113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6de54344755bcc953b79ea577a1ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c6de54344755bcc953b79ea577a1ea7">OPAMP2_CSR_OPAMP2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0834208b04f376926a3b247c596f113">OPAMP2_CSR_OPAMP2EN_Msk</a></td></tr>
<tr class="separator:ga7c6de54344755bcc953b79ea577a1ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd879c3401d713635495341257a1988d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_FORCEVP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gafd879c3401d713635495341257a1988d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17990862df0f7b5671a62aebc018272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab17990862df0f7b5671a62aebc018272">OPAMP2_CSR_FORCEVP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_FORCEVP_Pos)</td></tr>
<tr class="separator:gab17990862df0f7b5671a62aebc018272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d35cad769b6a6395f0404a59463476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49d35cad769b6a6395f0404a59463476">OPAMP2_CSR_FORCEVP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab17990862df0f7b5671a62aebc018272">OPAMP2_CSR_FORCEVP_Msk</a></td></tr>
<tr class="separator:ga49d35cad769b6a6395f0404a59463476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd379eac6c1b93d7d4ac03eb1b7de87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_VPSEL_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabdd379eac6c1b93d7d4ac03eb1b7de87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f6d503ad7dc06aad619d1075428ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f6d503ad7dc06aad619d1075428ae5">OPAMP2_CSR_VPSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP2_CSR_VPSEL_Pos)</td></tr>
<tr class="separator:ga33f6d503ad7dc06aad619d1075428ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77246620071c627adfd6b8b57f37b1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77246620071c627adfd6b8b57f37b1b6">OPAMP2_CSR_VPSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33f6d503ad7dc06aad619d1075428ae5">OPAMP2_CSR_VPSEL_Msk</a></td></tr>
<tr class="separator:ga77246620071c627adfd6b8b57f37b1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab2e3d8517e6353f00b6228066d3d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab2e3d8517e6353f00b6228066d3d85">OPAMP2_CSR_VPSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_VPSEL_Pos)</td></tr>
<tr class="separator:ga6ab2e3d8517e6353f00b6228066d3d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177ddb221878dd6f40c5187daa71c6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga177ddb221878dd6f40c5187daa71c6fa">OPAMP2_CSR_VPSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP2_CSR_VPSEL_Pos)</td></tr>
<tr class="separator:ga177ddb221878dd6f40c5187daa71c6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fa393373361be0273f98b45d0c2f4e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_VMSEL_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf7fa393373361be0273f98b45d0c2f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b20a570f5e07676fd2034616e5e494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10b20a570f5e07676fd2034616e5e494">OPAMP2_CSR_VMSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP2_CSR_VMSEL_Pos)</td></tr>
<tr class="separator:ga10b20a570f5e07676fd2034616e5e494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992aee87662e9ce16f20d8b8e1e4aa41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41">OPAMP2_CSR_VMSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10b20a570f5e07676fd2034616e5e494">OPAMP2_CSR_VMSEL_Msk</a></td></tr>
<tr class="separator:ga992aee87662e9ce16f20d8b8e1e4aa41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342d1c6cab886eda343ea75523c12260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga342d1c6cab886eda343ea75523c12260">OPAMP2_CSR_VMSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_VMSEL_Pos)</td></tr>
<tr class="separator:ga342d1c6cab886eda343ea75523c12260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce54682cf57c873d8d16049024925d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce54682cf57c873d8d16049024925d2">OPAMP2_CSR_VMSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP2_CSR_VMSEL_Pos)</td></tr>
<tr class="separator:ga2ce54682cf57c873d8d16049024925d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99bb052415393a5dc63804b48307fea7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_TCMEN_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga99bb052415393a5dc63804b48307fea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0be4f20af7916f84a3c150c61eedc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea0be4f20af7916f84a3c150c61eedc8">OPAMP2_CSR_TCMEN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_TCMEN_Pos)</td></tr>
<tr class="separator:gaea0be4f20af7916f84a3c150c61eedc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8451f06e7c264a5ebbe7e1dcfd4b0fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8451f06e7c264a5ebbe7e1dcfd4b0fa2">OPAMP2_CSR_TCMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea0be4f20af7916f84a3c150c61eedc8">OPAMP2_CSR_TCMEN_Msk</a></td></tr>
<tr class="separator:ga8451f06e7c264a5ebbe7e1dcfd4b0fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1084a2c70bcf5aad3f72c55685b530d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_VMSSEL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1084a2c70bcf5aad3f72c55685b530d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a74f63acbf517e0186145e33339e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a74f63acbf517e0186145e33339e17">OPAMP2_CSR_VMSSEL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_VMSSEL_Pos)</td></tr>
<tr class="separator:gac6a74f63acbf517e0186145e33339e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb16816bf475eca0907f6958afa78686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb16816bf475eca0907f6958afa78686">OPAMP2_CSR_VMSSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6a74f63acbf517e0186145e33339e17">OPAMP2_CSR_VMSSEL_Msk</a></td></tr>
<tr class="separator:gaeb16816bf475eca0907f6958afa78686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aeef04ebe891be354e61bd2376f3329"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_VPSSEL_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5aeef04ebe891be354e61bd2376f3329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fa2513da9f8af4e712a99a6dc9975c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15fa2513da9f8af4e712a99a6dc9975c">OPAMP2_CSR_VPSSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP2_CSR_VPSSEL_Pos)</td></tr>
<tr class="separator:ga15fa2513da9f8af4e712a99a6dc9975c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37db6fc71724909a5269661819dca494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37db6fc71724909a5269661819dca494">OPAMP2_CSR_VPSSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15fa2513da9f8af4e712a99a6dc9975c">OPAMP2_CSR_VPSSEL_Msk</a></td></tr>
<tr class="separator:ga37db6fc71724909a5269661819dca494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e900ce0bbbca96d792178567f82300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5e900ce0bbbca96d792178567f82300">OPAMP2_CSR_VPSSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_VPSSEL_Pos)</td></tr>
<tr class="separator:gae5e900ce0bbbca96d792178567f82300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ecce5cacef318c0a86b762c2303038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ecce5cacef318c0a86b762c2303038">OPAMP2_CSR_VPSSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP2_CSR_VPSSEL_Pos)</td></tr>
<tr class="separator:gac4ecce5cacef318c0a86b762c2303038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55bab0ad842e467ec64f6fd533ad02e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_CALON_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gab55bab0ad842e467ec64f6fd533ad02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e47bb9b3b238748e012b72f56eed47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3e47bb9b3b238748e012b72f56eed47">OPAMP2_CSR_CALON_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_CALON_Pos)</td></tr>
<tr class="separator:gae3e47bb9b3b238748e012b72f56eed47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4759e9791164fc2981f9c7ea01f26130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4759e9791164fc2981f9c7ea01f26130">OPAMP2_CSR_CALON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3e47bb9b3b238748e012b72f56eed47">OPAMP2_CSR_CALON_Msk</a></td></tr>
<tr class="separator:ga4759e9791164fc2981f9c7ea01f26130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2f01e8c0bb8f74ec2e05db2e43795f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_CALSEL_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9a2f01e8c0bb8f74ec2e05db2e43795f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572569d99f2fb9dab693ceb50e08b5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga572569d99f2fb9dab693ceb50e08b5a0">OPAMP2_CSR_CALSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP2_CSR_CALSEL_Pos)</td></tr>
<tr class="separator:ga572569d99f2fb9dab693ceb50e08b5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa298f782dc28b6efb7154619bed7928f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa298f782dc28b6efb7154619bed7928f">OPAMP2_CSR_CALSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga572569d99f2fb9dab693ceb50e08b5a0">OPAMP2_CSR_CALSEL_Msk</a></td></tr>
<tr class="separator:gaa298f782dc28b6efb7154619bed7928f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb7a607f4b70a4a4beae9afbff5385b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb7a607f4b70a4a4beae9afbff5385b">OPAMP2_CSR_CALSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_CALSEL_Pos)</td></tr>
<tr class="separator:ga5eb7a607f4b70a4a4beae9afbff5385b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85dc03c6fbf019a997c1e03c7c078851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85dc03c6fbf019a997c1e03c7c078851">OPAMP2_CSR_CALSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP2_CSR_CALSEL_Pos)</td></tr>
<tr class="separator:ga85dc03c6fbf019a997c1e03c7c078851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d2dc97181a73d293e8d6fb2396b029"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_PGGAIN_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab6d2dc97181a73d293e8d6fb2396b029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59f67207566c5a73f4f3ae99a080a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae59f67207566c5a73f4f3ae99a080a04">OPAMP2_CSR_PGGAIN_Msk</a>&#160;&#160;&#160;(0xFU &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:gae59f67207566c5a73f4f3ae99a080a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0422a537329ed9109fb88bab47ecac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0422a537329ed9109fb88bab47ecac1">OPAMP2_CSR_PGGAIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae59f67207566c5a73f4f3ae99a080a04">OPAMP2_CSR_PGGAIN_Msk</a></td></tr>
<tr class="separator:gae0422a537329ed9109fb88bab47ecac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fe5c691a4517116374f74126a5d990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72fe5c691a4517116374f74126a5d990">OPAMP2_CSR_PGGAIN_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:ga72fe5c691a4517116374f74126a5d990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace741b153f9f224a041a306db31cd892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace741b153f9f224a041a306db31cd892">OPAMP2_CSR_PGGAIN_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:gace741b153f9f224a041a306db31cd892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa455b5617bae215c1103e9f2dd6c80f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa455b5617bae215c1103e9f2dd6c80f4">OPAMP2_CSR_PGGAIN_2</a>&#160;&#160;&#160;(0x4U &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:gaa455b5617bae215c1103e9f2dd6c80f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923577c4117dc1bb906787ff0cc817ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923577c4117dc1bb906787ff0cc817ea">OPAMP2_CSR_PGGAIN_3</a>&#160;&#160;&#160;(0x8U &lt;&lt; OPAMP2_CSR_PGGAIN_Pos)</td></tr>
<tr class="separator:ga923577c4117dc1bb906787ff0cc817ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac6690c0debf84cdf58bd8733a8192f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_USERTRIM_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaaac6690c0debf84cdf58bd8733a8192f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb953ae136cbd3d5404a452d713d5be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddb953ae136cbd3d5404a452d713d5be">OPAMP2_CSR_USERTRIM_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_USERTRIM_Pos)</td></tr>
<tr class="separator:gaddb953ae136cbd3d5404a452d713d5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3c842e7589141e6fb1d9d047595341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c3c842e7589141e6fb1d9d047595341">OPAMP2_CSR_USERTRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddb953ae136cbd3d5404a452d713d5be">OPAMP2_CSR_USERTRIM_Msk</a></td></tr>
<tr class="separator:ga1c3c842e7589141e6fb1d9d047595341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b305661947637c07d77f4e4e3e7364"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_TRIMOFFSETP_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gae5b305661947637c07d77f4e4e3e7364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a3036b736a8038117551b980a8bfc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a3036b736a8038117551b980a8bfc91">OPAMP2_CSR_TRIMOFFSETP_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP2_CSR_TRIMOFFSETP_Pos)</td></tr>
<tr class="separator:ga6a3036b736a8038117551b980a8bfc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95f40204533e688890ecedc14b78e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa95f40204533e688890ecedc14b78e88">OPAMP2_CSR_TRIMOFFSETP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a3036b736a8038117551b980a8bfc91">OPAMP2_CSR_TRIMOFFSETP_Msk</a></td></tr>
<tr class="separator:gaa95f40204533e688890ecedc14b78e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c82452df3a4d1820720d59af796bb9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_TRIMOFFSETN_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa4c82452df3a4d1820720d59af796bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6767285b5d44a2ebacc0c5f79dd9162c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6767285b5d44a2ebacc0c5f79dd9162c">OPAMP2_CSR_TRIMOFFSETN_Msk</a>&#160;&#160;&#160;(0x1FU &lt;&lt; OPAMP2_CSR_TRIMOFFSETN_Pos)</td></tr>
<tr class="separator:ga6767285b5d44a2ebacc0c5f79dd9162c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec5db41804bc0da914743f10fb7ab4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacec5db41804bc0da914743f10fb7ab4e">OPAMP2_CSR_TRIMOFFSETN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6767285b5d44a2ebacc0c5f79dd9162c">OPAMP2_CSR_TRIMOFFSETN_Msk</a></td></tr>
<tr class="separator:gacec5db41804bc0da914743f10fb7ab4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d987cda3d63e02e0a7001b8e967af0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_TSTREF_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga81d987cda3d63e02e0a7001b8e967af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab002a52d4038972b612a524928d669f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab002a52d4038972b612a524928d669f2">OPAMP2_CSR_TSTREF_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_TSTREF_Pos)</td></tr>
<tr class="separator:gab002a52d4038972b612a524928d669f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e2cabfa945436b058990b1280319ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e2cabfa945436b058990b1280319ca">OPAMP2_CSR_TSTREF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab002a52d4038972b612a524928d669f2">OPAMP2_CSR_TSTREF_Msk</a></td></tr>
<tr class="separator:ga52e2cabfa945436b058990b1280319ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d212c10e3c1be970dee73a59ca6809"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_OUTCAL_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaa1d212c10e3c1be970dee73a59ca6809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5460d716c1abfb74612050164229ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5460d716c1abfb74612050164229ef">OPAMP2_CSR_OUTCAL_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_OUTCAL_Pos)</td></tr>
<tr class="separator:gada5460d716c1abfb74612050164229ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886c33ff536455d434a1ab87a885bd10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886c33ff536455d434a1ab87a885bd10">OPAMP2_CSR_OUTCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada5460d716c1abfb74612050164229ef">OPAMP2_CSR_OUTCAL_Msk</a></td></tr>
<tr class="separator:ga886c33ff536455d434a1ab87a885bd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348f302e5b3ed8d5895e8173a3b2a1c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP2_CSR_LOCK_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga348f302e5b3ed8d5895e8173a3b2a1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60134c8478a560df395606c3ad108fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60134c8478a560df395606c3ad108fc">OPAMP2_CSR_LOCK_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP2_CSR_LOCK_Pos)</td></tr>
<tr class="separator:gae60134c8478a560df395606c3ad108fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeddcd2a05c59593c3ebecabb9420028f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeddcd2a05c59593c3ebecabb9420028f">OPAMP2_CSR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60134c8478a560df395606c3ad108fc">OPAMP2_CSR_LOCK_Msk</a></td></tr>
<tr class="separator:gaeddcd2a05c59593c3ebecabb9420028f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aef781fb775bef63c47ff86dbf65f1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP3_CSR_OPAMP3EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6aef781fb775bef63c47ff86dbf65f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140ca2b42d526c3d981c460ec67a8b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga140ca2b42d526c3d981c460ec67a8b3b">OPAMP3_CSR_OPAMP3EN_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP3_CSR_OPAMP3EN_Pos)</td></tr>
<tr class="separator:ga140ca2b42d526c3d981c460ec67a8b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c32d12b459c4643172ed3be04cb4d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c32d12b459c4643172ed3be04cb4d46">OPAMP3_CSR_OPAMP3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga140ca2b42d526c3d981c460ec67a8b3b">OPAMP3_CSR_OPAMP3EN_Msk</a></td></tr>
<tr class="separator:ga6c32d12b459c4643172ed3be04cb4d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b798b3882e5924cd6cbcd8d2c972b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP3_CSR_FORCEVP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga09b798b3882e5924cd6cbcd8d2c972b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57edb9c9ca0a86f4ef25b41840376750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57edb9c9ca0a86f4ef25b41840376750">OPAMP3_CSR_FORCEVP_Msk</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP3_CSR_FORCEVP_Pos)</td></tr>
<tr class="separator:ga57edb9c9ca0a86f4ef25b41840376750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a52b74b9e245638845fc5f8903cbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a52b74b9e245638845fc5f8903cbbe">OPAMP3_CSR_FORCEVP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57edb9c9ca0a86f4ef25b41840376750">OPAMP3_CSR_FORCEVP_Msk</a></td></tr>
<tr class="separator:gaa0a52b74b9e245638845fc5f8903cbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5292cf1a409027f4e88467e75050804"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP3_CSR_VPSEL_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaf5292cf1a409027f4e88467e75050804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba89736754e43859c5cad0abc86590ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba89736754e43859c5cad0abc86590ab">OPAMP3_CSR_VPSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP3_CSR_VPSEL_Pos)</td></tr>
<tr class="separator:gaba89736754e43859c5cad0abc86590ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9311dfed85874e66957aedcf3ab263d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9311dfed85874e66957aedcf3ab263d7">OPAMP3_CSR_VPSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba89736754e43859c5cad0abc86590ab">OPAMP3_CSR_VPSEL_Msk</a></td></tr>
<tr class="separator:ga9311dfed85874e66957aedcf3ab263d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d6f2c4c77e654e12d29704ffb37ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44d6f2c4c77e654e12d29704ffb37ed9">OPAMP3_CSR_VPSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP3_CSR_VPSEL_Pos)</td></tr>
<tr class="separator:ga44d6f2c4c77e654e12d29704ffb37ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb24ba96056f4bd52de6d7227eec4d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceb24ba96056f4bd52de6d7227eec4d4">OPAMP3_CSR_VPSEL_1</a>&#160;&#160;&#160;(0x2U &lt;&lt; OPAMP3_CSR_VPSEL_Pos)</td></tr>
<tr class="separator:gaceb24ba96056f4bd52de6d7227eec4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0060d6bb91e418f58f85e391d257bcc6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OPAMP3_CSR_VMSEL_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga0060d6bb91e418f58f85e391d257bcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga712d16f84b06c0042b554ec3169f762c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga712d16f84b06c0042b554ec3169f762c">OPAMP3_CSR_VMSEL_Msk</a>&#160;&#160;&#160;(0x3U &lt;&lt; OPAMP3_CSR_VMSEL_Pos)</td></tr>
<tr class="separator:ga712d16f84b06c0042b554ec3169f762c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf0a13eddf9527678647a5a1f6b6db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf0a13eddf9527678647a5a1f6b6db4">OPAMP3_CSR_VMSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga712d16f84b06c0042b554ec3169f762c">OPAMP3_CSR_VMSEL_Msk</a></td></tr>
<tr class="separator:gacdf0a13eddf9527678647a5a1f6b6db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c80d86a619667103f1b57f3bc9463a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c80d86a619667103f1b57f3bc9463a1">OPAMP3_CSR_VMSEL_0</a>&#160;&#160;&#160;(0x1U &lt;&lt; OPAMP3_CSR_VMSEL_Pos)</td></tr>
<tr class="separator:ga6c80d86a619667103f1b57f3bc9463a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72147d607095a4abe849914a04a221bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class=