# Reading pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ACER/Desktop/Arqui\ IS\ 2022/ProyectoGrupal1/grupal1/Codigo/input-output {C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/setFinalImageData.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:51:39 on May 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output" C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/setFinalImageData.sv 
# -- Compiling module setFinalImageData
# 
# Top level modules:
# 	setFinalImageData
# End time: 22:51:39 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ACER/Desktop/Arqui\ IS\ 2022/ProyectoGrupal1/grupal1/Codigo/input-output {C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_setFinalImageData.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:51:39 on May 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output" C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_setFinalImageData.sv 
# -- Compiling module tb_setFinalImageData
# 
# Top level modules:
# 	tb_setFinalImageData
# End time: 22:51:39 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb_setFinalImageData
# vsim work.tb_setFinalImageData 
# Start time: 22:51:49 on May 09,2022
# Loading sv_std.std
# Loading work.tb_setFinalImageData
# Loading work.setFinalImageData
vsim work.tb_setFinalImageData
# End time: 22:51:53 on May 09,2022, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.tb_setFinalImageData 
# Start time: 22:51:53 on May 09,2022
# Loading sv_std.std
# Loading work.tb_setFinalImageData
# Loading work.setFinalImageData
add wave -position insertpoint  \
sim:/tb_setFinalImageData/clk \
sim:/tb_setFinalImageData/we \
sim:/tb_setFinalImageData/a \
sim:/tb_setFinalImageData/wd
run 20
# setFinalImageData TB...
# End time: 22:52:15 on May 09,2022, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
