
---------- Begin Simulation Statistics ----------
final_tick                               2542237545500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   219091                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.16                       # Real time elapsed on the host
host_tick_rate                              638070968                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198564                       # Number of instructions simulated
sim_ops                                       4198564                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012228                       # Number of seconds simulated
sim_ticks                                 12227700500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.212980                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377644                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               737399                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2662                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            120880                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            949913                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          198656                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           169359                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1159305                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72535                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30229                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198564                       # Number of instructions committed
system.cpu.committedOps                       4198564                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.821426                       # CPI: cycles per instruction
system.cpu.discardedOps                        329949                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621428                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1484442                       # DTB hits
system.cpu.dtb.data_misses                       8573                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419071                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879212                       # DTB read hits
system.cpu.dtb.read_misses                       7696                       # DTB read misses
system.cpu.dtb.write_accesses                  202357                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      605230                       # DTB write hits
system.cpu.dtb.write_misses                       877                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18278                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3713368                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1181215                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           692233                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17149335                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171779                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1003745                       # ITB accesses
system.cpu.itb.fetch_acv                          538                       # ITB acv
system.cpu.itb.fetch_hits                      998023                       # ITB hits
system.cpu.itb.fetch_misses                      5722                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11271619500     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9205500      0.08%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19823500      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931483500      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12232132000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8226080000     67.25%     67.25% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4006052000     32.75%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24441630                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542935     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839955     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592964     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198564                       # Class of committed instruction
system.cpu.quiesceCycles                        13771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7292295                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22735458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22735458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22735458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22735458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116592.092308                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116592.092308                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116592.092308                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116592.092308                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12972485                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12972485                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12972485                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12972485                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66525.564103                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66525.564103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66525.564103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66525.564103                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22385961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22385961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116593.546875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116593.546875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12772988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12772988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66525.979167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66525.979167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.293765                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539719269000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.293765                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205860                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205860                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131218                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34894                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89189                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34547                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28958                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28958                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41333                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11449792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11449792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18181753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160485                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052289                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160045     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160485                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838705530                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378183500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          476169000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5741696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10240000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5741696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5741696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469564658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         367878163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837442821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469564658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469564658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182635811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182635811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182635811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469564658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        367878163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020078632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000224308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7503                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7503                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114499                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160000                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123866                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10396                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1943                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5792                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2054686250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  748020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4859761250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13734.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32484.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105835                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82327                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160000                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123866                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.497672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.141351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.877661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35428     42.51%     42.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24621     29.55%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10219     12.26%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4732      5.68%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2398      2.88%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1542      1.85%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          961      1.15%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          634      0.76%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2797      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83332                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.938425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.364864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.651679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1377     18.35%     18.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5644     75.22%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           304      4.05%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.05%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.49%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7503                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.749910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6684     89.08%     89.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.20%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              493      6.57%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.32%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.76%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7503                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9574656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7801600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10240000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7927424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12227695500                       # Total gap between requests
system.mem_ctrls.avgGap                      43075.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5110464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7801600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417941541.829553306103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365088431.794677972794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638026749.183135390282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123866                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2594473000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2265288250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300655666250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28919.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32229.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2427265.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320150460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170145030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570021900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315653400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5338895880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        199524960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7879376430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.387424                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    465632250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11353868250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274911420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146099910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           498150660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320664600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5286657090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243515520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7734984000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.578791                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    580554500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11238946000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12220500500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1725400                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1725400                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1725400                       # number of overall hits
system.cpu.icache.overall_hits::total         1725400                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89780                       # number of overall misses
system.cpu.icache.overall_misses::total         89780                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5532006000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5532006000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5532006000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5532006000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1815180                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815180                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1815180                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815180                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049461                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049461                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049461                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049461                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61617.353531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61617.353531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61617.353531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61617.353531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89189                       # number of writebacks
system.cpu.icache.writebacks::total             89189                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89780                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89780                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89780                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89780                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5442227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5442227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5442227000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5442227000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049461                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049461                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049461                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049461                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60617.364669                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60617.364669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60617.364669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60617.364669                       # average overall mshr miss latency
system.cpu.icache.replacements                  89189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1725400                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1725400                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89780                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5532006000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5532006000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1815180                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815180                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049461                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049461                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61617.353531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61617.353531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5442227000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5442227000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049461                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049461                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60617.364669                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60617.364669                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.860497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776943                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.905934                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.860497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3720139                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3720139                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340292                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340292                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340292                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340292                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105978                       # number of overall misses
system.cpu.dcache.overall_misses::total        105978                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797424500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797424500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797424500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797424500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446270                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073277                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073277                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073277                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64139.958293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64139.958293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64139.958293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64139.958293                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34718                       # number of writebacks
system.cpu.dcache.writebacks::total             34718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36562                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36562                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4426304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4426304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4426304500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4426304500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047997                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047997                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047997                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63764.902904                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63764.902904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63764.902904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63764.902904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69262                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       808972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          808972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3329996500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3329996500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67174.947551                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67174.947551                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2709584500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2709584500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66994.300902                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66994.300902                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3467428000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3467428000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61472.680211                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61472.680211                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1716720000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1716720000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59256.497877                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59256.497877                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63587500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63587500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079281                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079281                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71688.275085                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71688.275085                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62700500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62700500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70688.275085                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70688.275085                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542237545500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.493061                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401632                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69262                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.236667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.493061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3007446                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3007446                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2959714203500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 326622                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748932                       # Number of bytes of host memory used
host_op_rate                                   326622                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1565.19                       # Real time elapsed on the host
host_tick_rate                              265251551                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511225369                       # Number of instructions simulated
sim_ops                                     511225369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.415169                       # Number of seconds simulated
sim_ticks                                415168571000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.338318                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25748849                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             38238034                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5897                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3491809                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39085333                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             116196                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          750853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           634657                       # Number of indirect misses.
system.cpu.branchPred.lookups                48305806                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  971631                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        87057                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506287591                       # Number of instructions committed
system.cpu.committedOps                     506287591                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.638956                       # CPI: cycles per instruction
system.cpu.discardedOps                      10413396                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                110461188                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                    113411341                       # DTB hits
system.cpu.dtb.data_misses                      33153                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94953991                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     96594994                       # DTB read hits
system.cpu.dtb.read_misses                      30741                       # DTB read misses
system.cpu.dtb.write_accesses                15507197                       # DTB write accesses
system.cpu.dtb.write_acv                           31                       # DTB write access violations
system.cpu.dtb.write_hits                    16816347                       # DTB write hits
system.cpu.dtb.write_misses                      2412                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           179755403                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          243011391                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         115647333                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         22621994                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       114620735                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.610144                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               102347660                       # ITB accesses
system.cpu.itb.fetch_acv                          445                       # ITB acv
system.cpu.itb.fetch_hits                   101111120                       # ITB hits
system.cpu.itb.fetch_misses                   1236540                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21627     57.64%     58.55% # number of callpals executed
system.cpu.kern.callpal::rdps                    1542      4.11%     62.66% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.67% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.67% # number of callpals executed
system.cpu.kern.callpal::rti                     2197      5.86%     68.52% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.37%     70.89% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.90% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.09%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37523                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44945                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8291     34.00%     34.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.56%     34.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     425      1.74%     36.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15533     63.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24386                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8274     48.36%     48.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.80%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      425      2.48%     51.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8274     48.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17110                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             403137124500     97.10%     97.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               258924500      0.06%     97.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               402621500      0.10%     97.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11372154500      2.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         415170825000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997950                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.532672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.701632                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2016                      
system.cpu.kern.mode_good::user                  2014                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2527                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2014                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797784                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887129                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33148806000      7.98%      7.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         381942419000     92.00%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79600000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        829783159                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154336      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220627152     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712957      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.59%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::MemRead               62915402     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12748809      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193887      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506287591                       # Class of committed instruction
system.cpu.quiesceCycles                       553983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       715162424                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1107411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2214562                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8446764107                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8446764107                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8446764107                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8446764107                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118035.859015                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118035.859015                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118035.859015                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118035.859015                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           830                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    43.684211                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4864577213                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4864577213                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4864577213                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4864577213                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67978.049678                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67978.049678                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67978.049678                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67978.049678                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23270127                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23270127                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115771.776119                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115771.776119                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13220127                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13220127                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65771.776119                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65771.776119                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8423493980                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8423493980                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118042.236267                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118042.236267                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4851357086                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4851357086                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67984.264098                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67984.264098                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             823089                       # Transaction distribution
system.membus.trans_dist::WriteReq               2878                       # Transaction distribution
system.membus.trans_dist::WriteResp              2878                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311372                       # Transaction distribution
system.membus.trans_dist::WritebackClean       591447                       # Transaction distribution
system.membus.trans_dist::CleanEvict           204335                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214775                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214775                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         591448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229573                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1774342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1774342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1332491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1342387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3259851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75705216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75705216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43786112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43797928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124070184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1112156                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000272                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016504                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1111853     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     303      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1112156                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9117000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5958673478                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2386377750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3129679250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37852608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28425344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66277952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37852608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37852608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19927808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19927808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          591447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          444146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1035593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311372                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91174069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          68466994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             159641063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91174069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91174069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       47999317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47999317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       47999317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91174069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         68466994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            207640380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    900096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    545273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    439346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001565996500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54757                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54757                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2851678                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             847653                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1035593                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     902768                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1035593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   902768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50974                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2672                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             71380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            66348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             51942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            109086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39361                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12145322750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4923095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30606929000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12335.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31085.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       199                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   724125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  690194                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1035593                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               902768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  940339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  54016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    696                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       470390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.429941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.954639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.423940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       174330     37.06%     37.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146398     31.12%     68.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51019     10.85%     79.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25559      5.43%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14926      3.17%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9183      1.95%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7116      1.51%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4718      1.00%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37141      7.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       470390                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.981445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.231327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.614691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50734     92.65%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3427      6.26%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           419      0.77%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           71      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           57      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54757                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.437880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.412677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43530     79.50%     79.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1345      2.46%     81.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8242     15.05%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              953      1.74%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              419      0.77%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              149      0.27%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               65      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54757                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               63015616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3262336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57605696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66277952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57777152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       151.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       138.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    159.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  415168571000                       # Total gap between requests
system.mem_ctrls.avgGap                     214185.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34897472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28118144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57605696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 84056150.772549688816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67727053.452704638243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 138752545.408838272095                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       591447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       444146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       902768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16847340750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13759588250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9914928471000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28484.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30979.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10982808.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1729529340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            919243875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3538141320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2299081140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32773219440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107391803610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      68991865920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       217642884645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.227747                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 178221596250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13863460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 223089602250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1629540780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            866098695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3492673800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2399884560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32773219440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112788022110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64447790880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       218397230265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.044709                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 166375261500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13863460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 234936220750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74238                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74238                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9894                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1758500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7016000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372733107                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5613000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1439500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    417183858000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    103694228                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        103694228                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    103694228                       # number of overall hits
system.cpu.icache.overall_hits::total       103694228                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       591448                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         591448                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       591448                       # number of overall misses
system.cpu.icache.overall_misses::total        591448                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36527341500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36527341500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36527341500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36527341500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    104285676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    104285676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    104285676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    104285676                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005671                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005671                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005671                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005671                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61759.176631                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61759.176631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61759.176631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61759.176631                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       591447                       # number of writebacks
system.cpu.icache.writebacks::total            591447                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       591448                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       591448                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       591448                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       591448                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35935893500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35935893500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35935893500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35935893500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005671                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005671                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005671                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005671                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60759.176631                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60759.176631                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60759.176631                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60759.176631                       # average overall mshr miss latency
system.cpu.icache.replacements                 591447                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    103694228                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       103694228                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       591448                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        591448                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36527341500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36527341500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    104285676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    104285676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61759.176631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61759.176631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       591448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       591448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35935893500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35935893500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60759.176631                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60759.176631                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           104336894                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            591447                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            176.409541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         209162800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        209162800                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    112317964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112317964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    112317964                       # number of overall hits
system.cpu.dcache.overall_hits::total       112317964                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643590                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643590                       # number of overall misses
system.cpu.dcache.overall_misses::total        643590                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39461027000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39461027000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39461027000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39461027000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    112961554                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    112961554                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    112961554                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    112961554                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005697                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005697                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005697                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005697                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61313.921907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61313.921907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61313.921907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61313.921907                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240012                       # number of writebacks
system.cpu.dcache.writebacks::total            240012                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201245                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       442345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       442345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       442345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       442345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4947                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4947                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27642337500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27642337500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27642337500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27642337500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373373000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373373000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003916                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003916                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003916                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003916                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62490.448632                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62490.448632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62490.448632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62490.448632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75474.631090                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75474.631090                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 444146                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     95975202                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95975202                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       253288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        253288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16431288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16431288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     96228490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     96228490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64871.956034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64871.956034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25762                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25762                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       227526                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       227526                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14735726000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14735726000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373373000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373373000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64765.020261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64765.020261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180460.608990                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180460.608990                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16342762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16342762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23029739000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23029739000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16733064                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16733064                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59004.921830                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59004.921830                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2878                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2878                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12906611500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12906611500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60081.331260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60081.331260                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49772                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49772                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1857                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1857                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    143423000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    143423000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.035968                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.035968                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77233.710285                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77233.710285                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1855                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1855                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    141463000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    141463000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.035929                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.035929                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76260.377358                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76260.377358                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51159                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51159                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51159                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51159                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 417476658000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           107132199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            444146                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            241.209420                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         226572830                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        226572830                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2971780253500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15900888                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                 15900833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.76                       # Real time elapsed on the host
host_tick_rate                              368365879                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520841208                       # Number of instructions simulated
sim_ops                                     520841208                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012066                       # Number of seconds simulated
sim_ticks                                 12066050000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.312830                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  839545                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               995750                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                570                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33743                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1050081                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15420                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          104626                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            89206                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1128508                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28419                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8149                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615839                       # Number of instructions committed
system.cpu.committedOps                       9615839                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.509620                       # CPI: cycles per instruction
system.cpu.discardedOps                        103367                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1629293                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1976774                       # DTB hits
system.cpu.dtb.data_misses                       2027                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842995                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1024308                       # DTB read hits
system.cpu.dtb.read_misses                       1443                       # DTB read misses
system.cpu.dtb.write_accesses                  786298                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952466                       # DTB write hits
system.cpu.dtb.write_misses                       584                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3003377                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4953897                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1108211                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           982367                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8310759                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.398467                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2474212                       # ITB accesses
system.cpu.itb.fetch_acv                          135                       # ITB acv
system.cpu.itb.fetch_hits                     2473244                       # ITB hits
system.cpu.itb.fetch_misses                       968                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.22%      3.22% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3215     87.87%     91.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      33      0.90%     92.16% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.18% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.21% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.15%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.09%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3659                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5630                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1608     46.49%     46.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1832     52.96%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3459                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1606     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1606     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3231                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11472718500     95.10%     95.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9899500      0.08%     95.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16659000      0.14%     95.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               564328000      4.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12063605000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998756                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.876638                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.934085                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.620991                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.766187                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2698984500     22.37%     22.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9364620500     77.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24132100                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33272      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585584     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9397      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265741      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941643      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34074      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615839                       # Class of committed instruction
system.cpu.tickCycles                        15821341                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           81                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        88018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        176031                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32905                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57105                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21821                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9084                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55279                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55279                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21830                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10911                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        65474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        65474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       199084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 264558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2793216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2793216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7890816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7891248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10684464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             88278                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000906                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030090                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   88198     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      80      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               88278                       # Request fanout histogram
system.membus.reqLayer0.occupancy              397500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           519120000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350745750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          115757750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1396672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4236096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5632768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1396672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1396672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3654720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3654720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               88012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57105                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57105                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         115752214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351075621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466827835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    115752214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115752214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      302892827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            302892827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      302892827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        115752214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351075621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769720663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000252076750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4582                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4582                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              249088                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73988                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78880                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2531                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   411                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4552                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    831918750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  427405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2434687500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9732.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28482.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70850                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63484                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78880                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.173080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.597697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.469548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9592     32.37%     32.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7191     24.27%     56.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3246     10.96%     67.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1578      5.33%     72.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          876      2.96%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1175      3.97%     79.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          467      1.58%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      1.28%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5123     17.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29628                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.658228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.040308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.268043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              14      0.31%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            390      8.51%      8.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3912     85.38%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           152      3.32%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            48      1.05%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            25      0.55%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            10      0.22%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.13%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4582                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.127455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.096797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2031     44.33%     44.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.57%     44.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2451     53.49%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      1.29%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.31%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4582                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5470784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  161984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5022592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5632768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5048320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       453.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       416.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    418.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12066051000                       # Total gap between requests
system.mem_ctrls.avgGap                      72298.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1241792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4228992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5022592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 102916198.756013780832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 350486861.897638440132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 416258178.940083980560                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    638273250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1796414250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290262065500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29247.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27140.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3679792.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            117424440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62420160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           323784720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          210266820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     952692000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4607267250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        753559200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7027414590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.412189                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1898724000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    403000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9764326000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             94098060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             50018100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           286549620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          199388340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     952692000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4569488220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        785373120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6937607460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.969229                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1982434500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    403000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9680615500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              311500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12066050000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2773074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2773074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2773074                       # number of overall hits
system.cpu.icache.overall_hits::total         2773074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21830                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21830                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21830                       # number of overall misses
system.cpu.icache.overall_misses::total         21830                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1353754000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1353754000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1353754000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1353754000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2794904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2794904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2794904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2794904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007811                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007811                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007811                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007811                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62013.467705                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62013.467705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62013.467705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62013.467705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21821                       # number of writebacks
system.cpu.icache.writebacks::total             21821                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21830                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21830                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21830                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21830                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1331924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1331924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1331924000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1331924000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007811                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007811                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007811                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007811                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61013.467705                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61013.467705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61013.467705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61013.467705                       # average overall mshr miss latency
system.cpu.icache.replacements                  21821                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2773074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2773074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21830                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21830                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1353754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1353754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2794904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2794904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007811                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007811                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62013.467705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62013.467705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21830                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1331924000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1331924000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007811                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007811                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61013.467705                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61013.467705                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991406                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2801674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.399427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.991406                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5611638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5611638                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1838532                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1838532                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1838532                       # number of overall hits
system.cpu.dcache.overall_hits::total         1838532                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122640                       # number of overall misses
system.cpu.dcache.overall_misses::total        122640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7070090500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7070090500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7070090500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7070090500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1961172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1961172                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1961172                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1961172                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062534                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062534                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57649.139759                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57649.139759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57649.139759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57649.139759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57105                       # number of writebacks
system.cpu.dcache.writebacks::total             57105                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56770                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56770                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3872774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3872774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3872774000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3872774000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35890500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35890500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033587                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033587                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033587                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033587                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58794.200698                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58794.200698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58794.200698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58794.200698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139651.750973                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139651.750973                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66189                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1002184                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1002184                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    855067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    855067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1014973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1014973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66859.605911                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66859.605911                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    707432500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    707432500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35890500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35890500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66801.935788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66801.935788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217518.181818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217518.181818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6215023000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6215023000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946199                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56576.844999                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56576.844999                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3165341500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3165341500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57260.157381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57260.157381                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4507                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4507                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          321                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          321                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23099500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23099500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066487                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066487                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71961.059190                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71961.059190                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          321                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          321                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22778500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22778500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066487                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066487                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70961.059190                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70961.059190                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4777                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4777                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12066050000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7676670                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67213                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.214066                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          667                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4007743                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4007743                       # Number of data accesses

---------- End Simulation Statistics   ----------
