m255
K3
13
cModel Technology
dC:\Users\davle\Documents\UBA\CESE\CLP\Codigos\clp_tp-FPGA\Guia_VHDL\11-contBCD4b_2\sim
Egenena
Z0 w1723314857
Z1 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\davle\Documents\UBA\CESE\CLP\Codigos\clp_tp-FPGA\Guia_VHDL\17-genEna\sim
Z5 8C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/rtl/genEna.vhd
Z6 FC:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/rtl/genEna.vhd
l0
L5
V5?M<M0;LJzGCZAPP9_<AV3
Z7 OV;C;10.1d;51
32
Z8 !s108 1723314860.678000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/rtl/genEna.vhd|
Z10 !s107 C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/rtl/genEna.vhd|
Z11 o-work work -2002 -explicit -O0
Z12 tExplicit 1
!s100 YXlJRZzzJ2NRMf<3OIUKB3
!i10b 1
Agenena_arch
R1
R2
R3
DEx4 work 6 genena 0 22 5?M<M0;LJzGCZAPP9_<AV3
l19
L16
VNHkhZ5ngmV3k[[`LXD1^22
R7
32
R8
R9
R10
R11
R12
!s100 e<AVZY_h6lhO;L6aoP8G>1
!i10b 1
Egenena_tb
Z13 w1723314790
R1
R2
R3
R4
Z14 8C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/testbench/genEna_tb.vhd
Z15 FC:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/testbench/genEna_tb.vhd
l0
L5
VXPPF8O^`7RU4LJ8f_iU>z0
!s100 ^:^bff376YWX22SMJSQ<01
R7
32
!i10b 1
Z16 !s108 1723314860.726000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/testbench/genEna_tb.vhd|
Z18 !s107 C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/17-genEna/src/testbench/genEna_tb.vhd|
R11
R12
Agenena_tb_arch
R1
R2
R3
Z19 DEx4 work 9 genena_tb 0 22 XPPF8O^`7RU4LJ8f_iU>z0
l26
L8
Z20 VKlY8Jb39Ii6Moa]d`TM4K1
Z21 !s100 fSYU1D^O7TId]fH2fVzGN2
R7
32
!i10b 1
R16
R17
R18
R11
R12
