/*
 * Generated by Bluespec Compiler (build e4c11968)
 * 
 * On Thu Jul 27 23:11:40 PDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkSimTop_h__
#define __mkSimTop_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkSimTop module */
class MOD_mkSimTop : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_addroffA;
  MOD_Reg<tUInt32> INST_addroffB;
  MOD_Reg<tUInt8> INST_si_deserializeWordCnt;
  MOD_Reg<tUWide> INST_si_deserializeWordVector;
  MOD_Fifo<tUInt64> INST_si_intersectedQ;
  MOD_Reg<tUInt8> INST_si_shouldFlushDes;
  MOD_Fifo<tUWide> INST_si_streamAQ;
  MOD_Fifo<tUWide> INST_si_streamBQ;
  MOD_Fifo<tUWide> INST_si_streamOutQ;
  MOD_Fifo<tUWide> INST_si_unrollQs_0;
  MOD_Fifo<tUWide> INST_si_unrollQs_1;
  MOD_Reg<tUInt8> INST_si_unrollWordCnt_0;
  MOD_Reg<tUInt8> INST_si_unrollWordCnt_1;
  MOD_Reg<tUWide> INST_si_unrollWordVector_0;
  MOD_Reg<tUWide> INST_si_unrollWordVector_1;
  MOD_Fifo<tUInt64> INST_si_unrolledQs_0;
  MOD_Fifo<tUInt64> INST_si_unrolledQs_1;
 
 /* Constructor */
 public:
  MOD_mkSimTop(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_si_intersectedQ_first__53_BIT_32___d154;
  tUInt8 DEF_x__h26293;
  tUInt8 DEF_NOT_si_deserializeWordCnt_55_EQ_0_60___d162;
  tUInt8 DEF_si_unrolledQs_0_first__02_BIT_32___d103;
  tUInt8 DEF_si_unrolledQs_1_first__07_BIT_32___d108;
  tUInt8 DEF_si_unrollQs_1_first__7_BIT_256___d78;
  tUInt8 DEF__read__h16400;
  tUInt8 DEF_si_unrollQs_0_first__0_BIT_256___d51;
  tUInt8 DEF__read__h8314;
  tUInt32 DEF_x__h31121;
  tUWide DEF_si_unrollQs_1_first____d77;
  tUWide DEF_si_unrollQs_0_first____d50;
  tUWide DEF_si_streamBQ_first____d7;
  tUWide DEF_si_streamAQ_first____d3;
  tUInt64 DEF_si_intersectedQ_first____d153;
  tUInt64 DEF_si_unrolledQs_1_first____d107;
  tUInt64 DEF_si_unrolledQs_0_first____d102;
  tUInt32 DEF_x__h31169;
  tUInt32 DEF_x__h23498;
  tUInt32 DEF_x__h23482;
  tUInt8 DEF_si_unrollWordCnt_1_4_EQ_0___d75;
  tUInt8 DEF_si_unrollWordCnt_0_7_EQ_0___d48;
  tUInt8 DEF_si_unrolledQs_0_first__02_BIT_32_03_AND_si_unr_ETC___d109;
  tUInt32 DEF_b__h23473;
  tUInt32 DEF_a__h23472;
  tUInt32 DEF_afirst__h632;
  tUInt32 DEF_alast__h633;
  tUInt32 DEF_blast__h635;
  tUInt32 DEF_bfirst__h634;
  tUInt8 DEF_si_deserializeWordCnt_55_EQ_7___d156;
  tUInt8 DEF_si_deserializeWordCnt_55_EQ_0___d160;
  tUInt8 DEF_NOT_si_deserializeWordCnt_55_EQ_7_56___d157;
  tUInt8 DEF_si_unrolledQs_0_first__02_BIT_32_03_OR_NOT_si__ETC___d128;
  tUInt8 DEF_IF_si_unrolledQs_0_first__02_BIT_32_03_THEN_si_ETC___d114;
  tUInt8 DEF_IF_si_unrolledQs_0_first__02_BIT_32_03_THEN_si_ETC___d115;
  tUInt8 DEF_NOT_si_unrolledQs_0_first__02_BIT_32_03___d104;
  tUInt8 DEF_NOT_si_unrolledQs_1_first__07_BIT_32_08___d123;
  tUInt8 DEF_NOT_IF_si_streamBQ_first_BIT_256_THEN_si_strea_ETC___d18;
  tUInt8 DEF_NOT_IF_si_streamAQ_first_BIT_256_THEN_si_strea_ETC___d12;
  tUInt8 DEF_IF_si_streamBQ_first_BIT_256_THEN_si_streamBQ__ETC___d17;
  tUInt8 DEF_IF_si_streamAQ_first_BIT_256_THEN_si_streamAQ__ETC___d11;
 
 /* Local definitions */
 private:
  tUWide DEF_si_streamOutQ_first____d240;
  tUWide DEF_si_deserializeWordVector__h25840;
  tUWide DEF_si_unrollWordVector_1__h17465;
  tUWide DEF_si_unrollWordVector_0__h9379;
  tUWide DEF_si_streamAQ_first_BITS_255_TO_0___d30;
  tUWide DEF_si_streamBQ_first_BITS_255_TO_0___d32;
  tUWide DEF_si_unrollQs_1_first__7_BITS_256_TO_32___d96;
  tUWide DEF_si_unrollQs_0_first__0_BITS_256_TO_32___d69;
  tUWide DEF_si_deserializeWordVector_77_BITS_255_TO_32___d178;
  tUWide DEF_si_unrollWordVector_0_2_BITS_255_TO_32___d71;
  tUWide DEF_si_unrollWordVector_1_9_BITS_255_TO_32___d98;
  tUWide DEF_IF_si_intersectedQ_first__53_BIT_32_54_THEN_si_ETC___d180;
  tUWide DEF_si_intersectedQ_first__53_BITS_31_TO_0_76_CONC_ETC___d179;
  tUWide DEF_IF_si_unrollWordCnt_1_4_EQ_0_5_THEN_DONTCARE_C_ETC___d100;
  tUWide DEF_DONTCARE_CONCAT_si_unrollQs_1_first__7_BITS_25_ETC___d97;
  tUWide DEF_DONTCARE_CONCAT_si_unrollWordVector_1_9_BITS_2_ETC___d99;
  tUWide DEF_IF_si_unrollWordCnt_0_7_EQ_0_8_THEN_DONTCARE_C_ETC___d73;
  tUWide DEF_DONTCARE_CONCAT_si_unrollQs_0_first__0_BITS_25_ETC___d70;
  tUWide DEF_DONTCARE_CONCAT_si_unrollWordVector_0_2_BITS_2_ETC___d72;
  tUWide DEF__1_CONCAT_si_streamAQ_first_BITS_255_TO_0_0___d31;
  tUWide DEF__1_CONCAT_si_streamBQ_first_BITS_255_TO_0_2___d33;
  tUWide DEF__1_CONCAT_bdpi_read_word_addroffA_87_PLUS_28_90_ETC___d208;
  tUWide DEF_bdpi_read_word_addroffA_87_PLUS_28_90_91_CONCA_ETC___d206;
  tUWide DEF__1_CONCAT_bdpi_read_word_addroffB_11_PLUS_8220__ETC___d233;
  tUWide DEF_bdpi_read_word_addroffB_11_PLUS_8220_14_15_CON_ETC___d230;
  tUWide DEF__0_CONCAT_DONTCARE___d46;
  tUWide DEF_si_intersectedQ_first__53_BIT_32_54_OR_NOT_si__ETC___d181;
  tUWide DEF_bdpi_read_word_addroffA_87_PLUS_28_90_91_CONCA_ETC___d201;
  tUWide DEF_bdpi_read_word_addroffB_11_PLUS_8220_14_15_CON_ETC___d225;
  tUWide DEF_bdpi_read_word_addroffA_87_PLUS_28_90_91_CONCA_ETC___d196;
  tUWide DEF_bdpi_read_word_addroffB_11_PLUS_8220_14_15_CON_ETC___d220;
  tUInt32 DEF_x__h31165;
  tUInt32 DEF_x__h31117;
 
 /* Rules */
 public:
  void RL_si_doIntersect();
  void RL_si_doFFA();
  void RL_si_doFFB();
  void RL_si_doFFBoth();
  void RL_si_unrollWords();
  void RL_si_unrollWords_1();
  void RL_si_intersectUnrolled();
  void RL_si_deserializeOut();
  void RL_si_flushDes();
  void RL_inputDataA();
  void RL_inputDataB();
  void RL_capinputA();
  void RL_capinputB();
  void RL_sinkOut();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkSimTop &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkSimTop &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkSimTop &backing);
};

#endif /* ifndef __mkSimTop_h__ */
