<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="picoblaze-processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ArithmeticLogicUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ArithmeticLogicUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ArithmeticLogicUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ArithmeticUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ArithmeticUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ArithmeticUnit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ArithmeticUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ArithmeticUnit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="B_RAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="B_RAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="B_RAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="B_RAM_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="B_RAM_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="B_RAM_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="B_RAM_3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="B_RAM_3.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="B_RAM_3.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CalculationUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CalculationUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CalculationUnit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CalculationUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CalculationUnit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ControlUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ControlUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_RS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFF_RS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DFF_RS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFlipFlop_A_R.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFlipFlop_A_R.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DFlipFlop_A_R.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFlipFlop_A_RE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFlipFlop_A_RE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DFlipFlop_A_RE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFlipFlop_A_S.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFlipFlop_A_S.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DFlipFlop_A_S.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFlipFlop_RE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFlipFlop_RE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DFlipFlop_RE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_RAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_RAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_RAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_RAM_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_RAM_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_RAM_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_ROM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_ROM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_ROM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemoryUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataMemoryUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataMemoryUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FlagRegister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FlagRegister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FlagRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_Adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Full_Adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Adder_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_Adder_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Full_Adder_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Adder_3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_Adder_3.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Full_Adder_3.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Full_Adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Substracter_3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_Substracter_3.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Full_Substracter_3.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Subtracter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_Subtracter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Full_Subtracter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Subtracter_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_Subtracter_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Full_Subtracter_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Subtracter_3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_Subtracter_3.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Full_Subtracter_3.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HardwareAccessUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HardwareAccessUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HardwareAccessUnit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HardwareAccessUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HardwareAccessUnit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionDecodeUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionDecodeUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InstructionDecodeUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionFetchUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionFetchUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InstructionFetchUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LogicUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LogicUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LogicUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LogicUnit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplexer_2_to_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplexer_2_to_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplexer_2_to_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplexer_2_to_1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftUnit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ControlUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ControlUnit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_InstructionDecodeUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_InstructionDecodeUnit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_InstructionFetchUnit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_InstructionFetchUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_InstructionFetchUnit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_InstructionFetchUnit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_alu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_alu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_alu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_arithmetic_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_arithmetic_unit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_arithmeticunit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_arithmeticunit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_calculation_unit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_calculation_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_calculation_unit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_calculation_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_flag_register_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_flag_register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_flag_register_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_flag_register_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_full_adder_3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_full_adder_3_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_hardware_access_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_hardware_access_unit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_logic_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_logic_unit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_shift_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_shift_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1390769496" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1390769496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390774267" xil_pn:in_ck="-5618047504756813678" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1390774267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="2-1-multiplexer.vhd"/>
      <outfile xil_pn:name="3-1-multiplexer.vhd"/>
      <outfile xil_pn:name="4-1-multiplexer.vhd"/>
      <outfile xil_pn:name="ArithmeticLogicUnit.vhd"/>
      <outfile xil_pn:name="CalculationUnit.vhd"/>
      <outfile xil_pn:name="arithmetic-unit.vhd"/>
      <outfile xil_pn:name="carry-chain-addierer.vhd"/>
      <outfile xil_pn:name="control-unit.vhd"/>
      <outfile xil_pn:name="d_ram_2.vhd"/>
      <outfile xil_pn:name="data-memory-unit.vhd"/>
      <outfile xil_pn:name="dff_a_r.vhd"/>
      <outfile xil_pn:name="dff_a_re.vhd"/>
      <outfile xil_pn:name="dff_a_s.vhd"/>
      <outfile xil_pn:name="dff_re.vhd"/>
      <outfile xil_pn:name="flag-register.vhd"/>
      <outfile xil_pn:name="hardware-access-unit.vhd"/>
      <outfile xil_pn:name="instruction-decode-unit.vhd"/>
      <outfile xil_pn:name="instruction-fetch-unit.vhd"/>
      <outfile xil_pn:name="logic-unit.vhd"/>
      <outfile xil_pn:name="p_rom.vhd"/>
      <outfile xil_pn:name="shift-unit.vhd"/>
      <outfile xil_pn:name="tb_ControlUnit.vhd"/>
      <outfile xil_pn:name="tb_InstructionDecodeUnit.vhd"/>
      <outfile xil_pn:name="tb_InstructionFetchUnit.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
      <outfile xil_pn:name="tb_arithmeticunit.vhd"/>
      <outfile xil_pn:name="tb_calculation_unit.vhd"/>
      <outfile xil_pn:name="tb_flag_register.vhd"/>
      <outfile xil_pn:name="tb_full_adder_3.vhd"/>
      <outfile xil_pn:name="tb_hardware_access_unit.vhd"/>
      <outfile xil_pn:name="tb_logic_unit.vhd"/>
      <outfile xil_pn:name="tb_shift_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1390772721" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4743488713544906643" xil_pn:start_ts="1390772721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390772721" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-419814416583766571" xil_pn:start_ts="1390772721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390769497" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7700468023570841411" xil_pn:start_ts="1390769497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390774272" xil_pn:in_ck="-5618047504756813678" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1390774272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="2-1-multiplexer.vhd"/>
      <outfile xil_pn:name="3-1-multiplexer.vhd"/>
      <outfile xil_pn:name="4-1-multiplexer.vhd"/>
      <outfile xil_pn:name="ArithmeticLogicUnit.vhd"/>
      <outfile xil_pn:name="CalculationUnit.vhd"/>
      <outfile xil_pn:name="arithmetic-unit.vhd"/>
      <outfile xil_pn:name="carry-chain-addierer.vhd"/>
      <outfile xil_pn:name="control-unit.vhd"/>
      <outfile xil_pn:name="d_ram_2.vhd"/>
      <outfile xil_pn:name="data-memory-unit.vhd"/>
      <outfile xil_pn:name="dff_a_r.vhd"/>
      <outfile xil_pn:name="dff_a_re.vhd"/>
      <outfile xil_pn:name="dff_a_s.vhd"/>
      <outfile xil_pn:name="dff_re.vhd"/>
      <outfile xil_pn:name="flag-register.vhd"/>
      <outfile xil_pn:name="hardware-access-unit.vhd"/>
      <outfile xil_pn:name="instruction-decode-unit.vhd"/>
      <outfile xil_pn:name="instruction-fetch-unit.vhd"/>
      <outfile xil_pn:name="logic-unit.vhd"/>
      <outfile xil_pn:name="p_rom.vhd"/>
      <outfile xil_pn:name="shift-unit.vhd"/>
      <outfile xil_pn:name="tb_ControlUnit.vhd"/>
      <outfile xil_pn:name="tb_InstructionDecodeUnit.vhd"/>
      <outfile xil_pn:name="tb_InstructionFetchUnit.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
      <outfile xil_pn:name="tb_arithmeticunit.vhd"/>
      <outfile xil_pn:name="tb_calculation_unit.vhd"/>
      <outfile xil_pn:name="tb_flag_register.vhd"/>
      <outfile xil_pn:name="tb_full_adder_3.vhd"/>
      <outfile xil_pn:name="tb_hardware_access_unit.vhd"/>
      <outfile xil_pn:name="tb_logic_unit.vhd"/>
      <outfile xil_pn:name="tb_shift_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1390774280" xil_pn:in_ck="-5618047504756813678" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5120420599826821608" xil_pn:start_ts="1390774272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_alu_beh.prj"/>
      <outfile xil_pn:name="tb_alu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1390774280" xil_pn:in_ck="-6608449649052555150" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3837086331102924091" xil_pn:start_ts="1390774280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_alu_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
