###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:38:52 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[2][1] /D (^) checked with  leading edge of 
'TX_CLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[2][0] /Q (^) triggered by  leading edge of 
'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.690
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.738
  Arrival Time                  0.795
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.057 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.045 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.033 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.058 | 
     | U6_CLK_DIV_TX/output_clk_reg   | CK ^ -> Q ^ | SDFFSRX2M            | 0.050 | 0.241 |   0.356 |    0.299 | 
     | U6_CLK_DIV_TX/U22              | B ^ -> Y ^  | MX2XLM               | 0.070 | 0.095 |   0.451 |    0.394 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.451 |    0.394 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.532 |    0.475 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.586 |    0.528 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.622 |    0.565 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M           | 0.023 | 0.029 |   0.651 |    0.594 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.036 | 0.144 |   0.795 |    0.738 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | D ^         | SDFFRQX2M            | 0.036 | 0.000 |   0.795 |    0.738 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.057 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.070 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.082 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.173 | 
     | O_CLK2__L1_I0                  | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.221 | 
     | O_CLK2__L2_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.266 | 
     | O_CLK2__L3_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.310 | 
     | O_CLK2__L4_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.354 | 
     | O_CLK2__L5_I0                  | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.424 | 
     | O_CLK2__L6_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.446 | 
     | O_CLK2__L7_I0                  | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.461 | 
     | U6_CLK_DIV_TX/U22              | A ^ -> Y ^  | MX2XLM               | 0.070 | 0.086 |   0.490 |    0.547 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.490 |    0.547 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.571 |    0.628 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.624 |    0.682 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.661 |    0.718 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M           | 0.023 | 0.029 |   0.690 |    0.747 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | CK ^        | SDFFRQX2M            | 0.023 | 0.001 |   0.690 |    0.748 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[1][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[1][1] /D (^) checked with  leading edge of 
'TX_CLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[1][0] /Q (^) triggered by  leading edge of 
'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.689
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.795
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.058 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.045 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.033 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.058 | 
     | U6_CLK_DIV_TX/output_clk_reg   | CK ^ -> Q ^ | SDFFSRX2M            | 0.050 | 0.241 |   0.356 |    0.299 | 
     | U6_CLK_DIV_TX/U22              | B ^ -> Y ^  | MX2XLM               | 0.070 | 0.095 |   0.451 |    0.394 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.451 |    0.394 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.532 |    0.474 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.586 |    0.528 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.622 |    0.565 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M           | 0.023 | 0.029 |   0.651 |    0.594 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.035 | 0.143 |   0.795 |    0.737 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | D ^         | SDFFRQX2M            | 0.035 | 0.000 |   0.795 |    0.737 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.058 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.070 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.082 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.173 | 
     | O_CLK2__L1_I0                  | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.221 | 
     | O_CLK2__L2_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.266 | 
     | O_CLK2__L3_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.311 | 
     | O_CLK2__L4_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.354 | 
     | O_CLK2__L5_I0                  | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.425 | 
     | O_CLK2__L6_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.447 | 
     | O_CLK2__L7_I0                  | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.461 | 
     | U6_CLK_DIV_TX/U22              | A ^ -> Y ^  | MX2XLM               | 0.070 | 0.086 |   0.490 |    0.548 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.490 |    0.548 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.571 |    0.628 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.624 |    0.682 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.661 |    0.718 | 
     | O_CLK3__L3_I3                  | A v -> Y ^  | CLKINVX24M           | 0.023 | 0.028 |   0.689 |    0.747 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | CK ^        | SDFFRQX2M            | 0.023 | 0.000 |   0.689 |    0.747 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[0][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[0][1] /D (^) checked with  leading edge of 
'TX_CLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[0][0] /Q (^) triggered by  leading edge of 
'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.690
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.738
  Arrival Time                  0.798
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.060 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.048 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.036 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.055 | 
     | U6_CLK_DIV_TX/output_clk_reg   | CK ^ -> Q ^ | SDFFSRX2M            | 0.050 | 0.241 |   0.356 |    0.296 | 
     | U6_CLK_DIV_TX/U22              | B ^ -> Y ^  | MX2XLM               | 0.070 | 0.095 |   0.451 |    0.391 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.451 |    0.391 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.532 |    0.472 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.586 |    0.525 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.622 |    0.562 | 
     | O_CLK3__L3_I3                  | A v -> Y ^  | CLKINVX24M           | 0.023 | 0.028 |   0.651 |    0.590 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.041 | 0.148 |   0.798 |    0.738 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | D ^         | SDFFRQX2M            | 0.041 | 0.000 |   0.798 |    0.738 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.060 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.073 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.085 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.176 | 
     | O_CLK2__L1_I0                  | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.224 | 
     | O_CLK2__L2_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.269 | 
     | O_CLK2__L3_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.313 | 
     | O_CLK2__L4_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.357 | 
     | O_CLK2__L5_I0                  | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.428 | 
     | O_CLK2__L6_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.450 | 
     | O_CLK2__L7_I0                  | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.464 | 
     | U6_CLK_DIV_TX/U22              | A ^ -> Y ^  | MX2XLM               | 0.070 | 0.086 |   0.490 |    0.550 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.490 |    0.550 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.571 |    0.631 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.624 |    0.685 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.661 |    0.721 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M           | 0.023 | 0.029 |   0.690 |    0.750 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | CK ^        | SDFFRQX2M            | 0.023 | 0.001 |   0.690 |    0.751 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U4_PLSE_GEN1/pulse_flop_reg/CK 
Endpoint:   U4_PLSE_GEN1/pulse_flop_reg/D (^) checked with  leading edge of 'TX_
CLK'
Beginpoint: U4_PLSE_GEN1/prev_flop_reg/Q  (^) triggered by  leading edge of 'TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.690
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.738
  Arrival Time                  0.802
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                              |             |                      |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.065 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.052 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.040 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.051 | 
     | U6_CLK_DIV_TX/output_clk_reg | CK ^ -> Q ^ | SDFFSRX2M            | 0.050 | 0.241 |   0.356 |    0.292 | 
     | U6_CLK_DIV_TX/U22            | B ^ -> Y ^  | MX2XLM               | 0.070 | 0.095 |   0.451 |    0.387 | 
     | U6_CLK_DIV_TX                | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.451 |    0.387 | 
     | DIV_TX_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.532 |    0.467 | 
     | O_CLK3__L1_I0                | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.586 |    0.521 | 
     | O_CLK3__L2_I0                | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.622 |    0.558 | 
     | O_CLK3__L3_I0                | A v -> Y ^  | CLKINVX24M           | 0.023 | 0.029 |   0.651 |    0.587 | 
     | U4_PLSE_GEN1/prev_flop_reg   | CK ^ -> Q ^ | SDFFRQX2M            | 0.045 | 0.151 |   0.802 |    0.737 | 
     | U4_PLSE_GEN1/pulse_flop_reg  | D ^         | SDFFRQX2M            | 0.045 | 0.000 |   0.802 |    0.738 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                             |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.065 | 
     | UART_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.077 | 
     | UART_CLK__L2_I0             | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.089 | 
     | UART_CLK_MUX/U1             | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.180 | 
     | O_CLK2__L1_I0               | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.228 | 
     | O_CLK2__L2_I0               | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.273 | 
     | O_CLK2__L3_I0               | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.318 | 
     | O_CLK2__L4_I0               | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.361 | 
     | O_CLK2__L5_I0               | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.432 | 
     | O_CLK2__L6_I0               | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.454 | 
     | O_CLK2__L7_I0               | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.468 | 
     | U6_CLK_DIV_TX/U22           | A ^ -> Y ^  | MX2XLM               | 0.070 | 0.086 |   0.490 |    0.555 | 
     | U6_CLK_DIV_TX               | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.490 |    0.555 | 
     | DIV_TX_MUX/U1               | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.571 |    0.635 | 
     | O_CLK3__L1_I0               | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.624 |    0.689 | 
     | O_CLK3__L2_I0               | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.661 |    0.725 | 
     | O_CLK3__L3_I0               | A v -> Y ^  | CLKINVX24M           | 0.023 | 0.029 |   0.690 |    0.754 | 
     | U4_PLSE_GEN1/pulse_flop_reg | CK ^        | SDFFRQX2M            | 0.023 | 0.001 |   0.690 |    0.755 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_
reg[0] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /SI (^) 
checked with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/QN               (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  0.859
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.081 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.067 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.039 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.014 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.035 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.087 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.138 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.187 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.238 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.290 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.343 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.405 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.431 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.454 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.468 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.538 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.592 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.628 | 
     | O_CLK3__L3_I1                                      | A v -> Y ^   | CLKINVX24M | 0.027 | 0.033 |   0.742 |    0.661 | 
     | U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg            | CK ^ -> QN ^ | SDFFRX1M   | 0.038 | 0.117 |   0.859 |    0.778 | 
     | U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[ | SI ^         | SDFFRX1M   | 0.038 | 0.000 |   0.859 |    0.778 | 
     | 0]                                                 |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.081 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.095 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.123 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.148 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.197 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.249 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.300 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.349 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.400 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.452 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.505 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.567 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.593 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.616 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.630 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.700 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.754 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.790 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^ | CLKINVX24M | 0.027 | 0.032 |   0.742 |    0.823 | 
     | U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[ | CK ^       | SDFFRX1M   | 0.027 | 0.001 |   0.742 |    0.823 | 
     | 0]                                                 |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U9_UART_TOP/U1_UART_RX/U0_data_sampling/
\Samples_reg[0] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /SI (^) 
checked with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/QN           (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.736
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  0.863
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.087 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.073 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.045 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.020 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.029 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.081 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.132 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.181 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.232 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.284 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.337 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.399 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.425 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.448 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.462 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.532 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.586 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.623 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M | 0.027 | 0.032 |   0.742 |    0.655 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg     | CK ^ -> QN ^ | SDFFRX1M   | 0.045 | 0.122 |   0.863 |    0.776 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_r | SI ^         | SDFFRX2M   | 0.045 | 0.000 |   0.863 |    0.776 | 
     | eg[0]                                              |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.087 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.101 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.129 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.153 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.203 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.255 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.305 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.355 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.406 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.458 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.511 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.573 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.599 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.621 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.636 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.049 | 0.075 |   0.624 |    0.711 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^ | BUFX20M    | 0.042 | 0.051 |   0.675 |    0.762 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.027 | 0.034 |   0.710 |    0.796 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^ | CLKINVX32M | 0.024 | 0.025 |   0.734 |    0.821 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_r | CK ^       | SDFFRX2M   | 0.024 | 0.002 |   0.736 |    0.823 | 
     | eg[0]                                              |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[1] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U1_RST_SYNC2/\RST_REG_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.720
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.864
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.096 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.084 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX8M  | 0.013 | 0.012 |   0.024 |   -0.072 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^  | MX2X6M     | 0.079 | 0.091 |   0.116 |    0.019 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^  | BUFX32M    | 0.019 | 0.048 |   0.164 |    0.067 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.112 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.044 |   0.253 |    0.157 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.019 | 0.043 |   0.296 |    0.200 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^  | CLKBUFX12M | 0.062 | 0.071 |   0.367 |    0.271 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.055 |   0.422 |    0.326 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.469 |    0.373 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.519 |    0.423 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.048 |   0.567 |    0.470 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.020 | 0.044 |   0.611 |    0.515 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.057 |   0.668 |    0.572 | 
     | O_CLK2__L12_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.693 |    0.596 | 
     | O_CLK2__L13_I0               | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.716 |    0.620 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.148 |   0.864 |    0.768 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.864 |    0.768 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.096 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.109 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.024 |    0.121 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^ | MX2X6M     | 0.079 | 0.091 |   0.116 |    0.212 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.164 |    0.260 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.305 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.253 |    0.349 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.297 |    0.393 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.367 |    0.464 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.422 |    0.518 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.469 |    0.566 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.519 |    0.615 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.567 |    0.663 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.611 |    0.707 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.668 |    0.764 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.693 |    0.789 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.716 |    0.813 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.720 |    0.816 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[3][1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[3][0] /Q (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.871
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.082 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.055 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.030 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.014 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.029 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.075 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.121 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.167 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.213 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.260 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.309 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.343 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.430 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.494 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.527 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.561 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.590 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.626 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.148 |   0.871 |    0.775 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.871 |    0.775 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.111 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.139 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.163 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.180 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.223 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.268 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.315 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.360 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.407 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.454 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.502 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.537 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.624 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.688 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.720 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.754 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.783 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.820 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    0.824 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U2_DATA_SYNC/\sync_flops_reg[1] /CK 
Endpoint:   U2_DATA_SYNC/\sync_flops_reg[1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U2_DATA_SYNC/\sync_flops_reg[0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.308
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.356
  Arrival Time                  0.453
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.084 | 
     | REF_CLK__L2_I0                  | A v -> Y ^  | CLKINVX16M | 0.010 | 0.012 |   0.025 |   -0.072 | 
     | REF_CLK_MUX/U1                  | A ^ -> Y ^  | MX2X6M     | 0.072 | 0.087 |   0.112 |    0.015 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.175 |    0.079 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.208 |    0.111 | 
     | O_CLK1__L3_I1                   | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.242 |    0.145 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.032 |   0.274 |    0.177 | 
     | O_CLK1__L5_I7                   | A v -> Y ^  | CLKINVX40M | 0.031 | 0.027 |   0.301 |    0.204 | 
     | U2_DATA_SYNC/\sync_flops_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.152 |   0.453 |    0.356 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.453 |    0.356 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.110 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX16M | 0.010 | 0.012 |   0.025 |    0.121 | 
     | REF_CLK_MUX/U1                  | A ^ -> Y ^ | MX2X6M     | 0.072 | 0.087 |   0.112 |    0.208 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.175 |    0.272 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.208 |    0.305 | 
     | O_CLK1__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.242 |    0.339 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v | CLKINVX40M | 0.030 | 0.032 |   0.274 |    0.371 | 
     | O_CLK1__L5_I7                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.027 |   0.301 |    0.398 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | CK ^       | SDFFRQX2M  | 0.033 | 0.007 |   0.308 |    0.405 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[1][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[1][1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[1][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.312
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.360
  Arrival Time                  0.457
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.084 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX16M | 0.010 | 0.012 |   0.025 |   -0.072 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^  | MX2X6M     | 0.072 | 0.087 |   0.112 |    0.015 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.175 |    0.079 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.208 |    0.111 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.242 |    0.145 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.271 |    0.174 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.308 |    0.211 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   0.456 |    0.360 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.457 |    0.360 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.110 | 
     | REF_CLK__L2_I0                 | A v -> Y ^ | CLKINVX16M | 0.010 | 0.012 |   0.025 |    0.121 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^ | MX2X6M     | 0.072 | 0.087 |   0.112 |    0.208 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.175 |    0.272 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.208 |    0.305 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.242 |    0.339 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.271 |    0.368 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.308 |    0.404 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.312 |    0.409 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_RST_SYNC1/\RST_REG_reg[1] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_RST_SYNC1/\RST_REG_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.311
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.359
  Arrival Time                  0.456
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.084 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX16M | 0.010 | 0.012 |   0.025 |   -0.072 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^  | MX2X6M     | 0.072 | 0.087 |   0.112 |    0.015 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.175 |    0.079 | 
     | O_CLK1__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.208 |    0.111 | 
     | O_CLK1__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.242 |    0.145 | 
     | O_CLK1__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.271 |    0.174 | 
     | O_CLK1__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.308 |    0.211 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.148 |   0.456 |    0.359 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.456 |    0.359 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.110 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.010 | 0.012 |   0.025 |    0.121 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.072 | 0.087 |   0.112 |    0.208 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.175 |    0.272 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.208 |    0.305 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.242 |    0.339 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.271 |    0.368 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.308 |    0.404 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.311 |    0.408 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[2][1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[2][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.312
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.360
  Arrival Time                  0.457
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.084 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX16M | 0.010 | 0.012 |   0.025 |   -0.072 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^  | MX2X6M     | 0.072 | 0.087 |   0.112 |    0.015 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.175 |    0.078 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.208 |    0.111 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.242 |    0.145 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.271 |    0.174 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.308 |    0.211 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   0.456 |    0.359 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.457 |    0.360 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.110 | 
     | REF_CLK__L2_I0                 | A v -> Y ^ | CLKINVX16M | 0.010 | 0.012 |   0.025 |    0.122 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^ | MX2X6M     | 0.072 | 0.087 |   0.112 |    0.209 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.175 |    0.272 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.208 |    0.305 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.242 |    0.339 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.271 |    0.368 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.308 |    0.405 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.312 |    0.409 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_
reg[0] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /SI  (^) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /QN (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.781
  Arrival Time                  0.879
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.083 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.055 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.031 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.019 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.071 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.121 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.171 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.222 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.274 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.327 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.389 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.415 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.437 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.452 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.522 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.576 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.612 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M | 0.027 | 0.032 |   0.742 |    0.644 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2 | CK ^ -> QN ^ | SDFFRX1M   | 0.070 | 0.137 |   0.878 |    0.781 | 
     | ]                                                  |              |            |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] | SI ^         | SDFFRQX2M  | 0.070 | 0.000 |   0.879 |    0.781 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.111 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.139 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.164 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.213 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.265 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.316 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.365 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.416 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.468 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.521 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.583 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.609 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.632 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.646 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.716 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.770 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.807 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^ | CLKINVX24M | 0.027 | 0.032 |   0.742 |    0.839 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] | CK ^       | SDFFRQX2M  | 0.027 | 0.001 |   0.743 |    0.840 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[0][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[0][1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[0][0] /Q (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.872
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.083 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.055 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.031 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.014 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.029 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.074 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.121 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.166 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.213 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.260 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.308 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.343 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.430 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.494 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.526 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.560 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.589 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.626 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   0.872 |    0.775 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.872 |    0.775 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.112 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.139 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.164 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.180 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.223 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.269 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.315 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.361 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.407 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.454 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.503 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.537 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.624 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.688 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.721 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.755 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.784 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.820 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.728 |    0.825 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[0] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[0] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U0_RST_SYNC1/\RST_REG_reg[1] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  0.881
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.085 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.058 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.033 | 
     | scan_clk__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.016 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.027 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.072 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.119 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.164 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.211 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.258 | 
     | scan_clk__L11_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.306 | 
     | scan_clk__L12_I0             | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.340 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.428 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.492 | 
     | O_CLK1__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.524 | 
     | O_CLK1__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.558 | 
     | O_CLK1__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.587 | 
     | O_CLK1__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.624 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.158 |   0.881 |    0.782 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | SI ^        | SDFFRQX2M  | 0.050 | 0.000 |   0.881 |    0.782 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.114 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.141 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.237 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.285 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.330 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.375 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.418 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.489 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.544 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.591 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.641 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    0.688 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    0.733 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    0.790 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    0.814 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    0.838 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.742 |    0.842 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U3_FIFO/U4/\raddr_reg[2] /CK 
Endpoint:   U3_FIFO/U4/\raddr_reg[2] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U3_FIFO/U4/\raddr_reg[1] /QN (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.873
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |              |            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.086 | 
     | scan_clk__L2_I0          | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.059 | 
     | scan_clk__L3_I0          | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.034 | 
     | scan_clk__L4_I1          | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.016 | 
     | scan_clk__L5_I1          | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.067 | 
     | scan_clk__L6_I1          | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.118 | 
     | scan_clk__L7_I1          | A v -> Y v   | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.168 | 
     | scan_clk__L8_I1          | A v -> Y v   | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.219 | 
     | scan_clk__L9_I1          | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.271 | 
     | scan_clk__L10_I1         | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.324 | 
     | scan_clk__L11_I1         | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.385 | 
     | scan_clk__L12_I1         | A v -> Y ^   | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.412 | 
     | scan_clk__L13_I0         | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.434 | 
     | scan_clk__L14_I0         | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.449 | 
     | DIV_TX_MUX/U1            | B ^ -> Y ^   | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.519 | 
     | O_CLK3__L1_I0            | A ^ -> Y ^   | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.572 | 
     | O_CLK3__L2_I0            | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.609 | 
     | O_CLK3__L3_I3            | A v -> Y ^   | CLKINVX24M | 0.023 | 0.028 |   0.738 |    0.637 | 
     | U3_FIFO/U4/\raddr_reg[1] | CK ^ -> QN ^ | SDFFRX1M   | 0.068 | 0.135 |   0.873 |    0.772 | 
     | U3_FIFO/U4/\raddr_reg[2] | SI ^         | SDFFRX1M   | 0.068 | 0.000 |   0.873 |    0.772 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.142 | 
     | scan_clk__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.167 | 
     | scan_clk__L4_I1          | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.217 | 
     | scan_clk__L5_I1          | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.268 | 
     | scan_clk__L6_I1          | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.319 | 
     | scan_clk__L7_I1          | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.369 | 
     | scan_clk__L8_I1          | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.420 | 
     | scan_clk__L9_I1          | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.472 | 
     | scan_clk__L10_I1         | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.525 | 
     | scan_clk__L11_I1         | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.587 | 
     | scan_clk__L12_I1         | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.613 | 
     | scan_clk__L13_I0         | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.635 | 
     | scan_clk__L14_I0         | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.650 | 
     | DIV_TX_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.720 | 
     | O_CLK3__L1_I0            | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.774 | 
     | O_CLK3__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.810 | 
     | O_CLK3__L3_I3            | A v -> Y ^ | CLKINVX24M | 0.023 | 0.028 |   0.738 |    0.838 | 
     | U3_FIFO/U4/\raddr_reg[2] | CK ^       | SDFFRX1M   | 0.023 | 0.001 |   0.739 |    0.839 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_
reg[2] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /D  (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /QN (v) 
triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.694
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.735
  Arrival Time                  0.836
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.101 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.088 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.076 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^   | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.015 | 
     | U6_CLK_DIV_TX/output_clk_reg                       | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.241 |   0.356 |    0.256 | 
     | U6_CLK_DIV_TX/U22                                  | B ^ -> Y ^   | MX2XLM               | 0.070 | 0.095 |   0.451 |    0.351 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^  | ClkDiv_width8_test_1 |       |       |   0.451 |    0.351 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^   | MX2X6M               | 0.041 | 0.080 |   0.532 |    0.431 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M              | 0.047 | 0.054 |   0.586 |    0.485 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M           | 0.037 | 0.036 |   0.622 |    0.521 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M           | 0.027 | 0.032 |   0.654 |    0.554 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2 | CK ^ -> QN v | SDFFRX1M             | 0.052 | 0.121 |   0.776 |    0.675 | 
     | ]                                                  |              |                      |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/U12              | B1 v -> Y ^  | OAI32X1M             | 0.071 | 0.060 |   0.836 |    0.735 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2 | D ^          | SDFFRX1M             | 0.071 | 0.000 |   0.836 |    0.735 | 
     | ]                                                  |              |                      |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.101 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.113 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.125 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.217 | 
     | O_CLK2__L1_I0                                      | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.264 | 
     | O_CLK2__L2_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.309 | 
     | O_CLK2__L3_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.354 | 
     | O_CLK2__L4_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.397 | 
     | O_CLK2__L5_I0                                      | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.468 | 
     | O_CLK2__L6_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.490 | 
     | O_CLK2__L7_I0                                      | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.504 | 
     | U6_CLK_DIV_TX/U22                                  | A ^ -> Y ^  | MX2XLM               | 0.070 | 0.086 |   0.490 |    0.591 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.490 |    0.591 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.571 |    0.671 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.624 |    0.725 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.661 |    0.762 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^  | CLKINVX24M           | 0.027 | 0.032 |   0.693 |    0.794 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2 | CK ^        | SDFFRX1M             | 0.027 | 0.001 |   0.694 |    0.794 | 
     | ]                                                  |             |                      |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_
reg[1] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /D  (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /QN (v) 
triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.694
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.735
  Arrival Time                  0.837
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.102 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.090 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.078 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^   | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.014 | 
     | U6_CLK_DIV_TX/output_clk_reg                       | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.241 |   0.356 |    0.254 | 
     | U6_CLK_DIV_TX/U22                                  | B ^ -> Y ^   | MX2XLM               | 0.070 | 0.095 |   0.451 |    0.350 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^  | ClkDiv_width8_test_1 |       |       |   0.451 |    0.350 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^   | MX2X6M               | 0.041 | 0.080 |   0.532 |    0.430 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M              | 0.047 | 0.054 |   0.586 |    0.484 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M           | 0.037 | 0.036 |   0.622 |    0.520 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M           | 0.027 | 0.032 |   0.654 |    0.552 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | CK ^ -> QN v | SDFFRX1M             | 0.056 | 0.124 |   0.779 |    0.677 | 
     | ]                                                  |              |                      |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/U16              | A1 v -> Y ^  | OAI22X1M             | 0.067 | 0.059 |   0.837 |    0.735 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | D ^          | SDFFRX1M             | 0.067 | 0.000 |   0.837 |    0.735 | 
     | ]                                                  |              |                      |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.102 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.114 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.126 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.218 | 
     | O_CLK2__L1_I0                                      | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.266 | 
     | O_CLK2__L2_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.311 | 
     | O_CLK2__L3_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.355 | 
     | O_CLK2__L4_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.398 | 
     | O_CLK2__L5_I0                                      | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.469 | 
     | O_CLK2__L6_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.491 | 
     | O_CLK2__L7_I0                                      | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.506 | 
     | U6_CLK_DIV_TX/U22                                  | A ^ -> Y ^  | MX2XLM               | 0.070 | 0.086 |   0.490 |    0.592 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.490 |    0.592 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.571 |    0.672 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.624 |    0.726 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.661 |    0.763 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^  | CLKINVX24M           | 0.027 | 0.032 |   0.693 |    0.795 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | CK ^        | SDFFRX1M             | 0.027 | 0.001 |   0.694 |    0.796 | 
     | ]                                                  |             |                      |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[1] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[1] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U8_CLK_DIV_RX/\cyc_counter_reg[0] /QN (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  0.879
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I0                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.060 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^   | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.036 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^   | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.084 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.129 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.173 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.217 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^   | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.288 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.342 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^   | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.390 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.439 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    0.487 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^   | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    0.531 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^   | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    0.588 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.715 |    0.613 | 
     | O_CLK2__L13_I0                    | A v -> Y ^   | CLKINVX32M | 0.024 | 0.024 |   0.739 |    0.637 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[0] | CK ^ -> QN ^ | SDFFSRX2M  | 0.037 | 0.140 |   0.879 |    0.777 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | SI ^         | SDFFSRX2M  | 0.037 | 0.000 |   0.879 |    0.777 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.144 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.240 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.288 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.333 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.377 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.421 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.491 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.546 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.594 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.643 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    0.691 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    0.735 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    0.792 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    0.817 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    0.841 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | CK ^       | SDFFSRX2M  | 0.024 | 0.002 |   0.741 |    0.843 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[2][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[2][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  0.883
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.062 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.037 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.013 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.065 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.115 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.165 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.216 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.268 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.321 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.383 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.409 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.431 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.446 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.516 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.570 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.606 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.635 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.144 |   0.883 |    0.779 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.883 |    0.779 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.145 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.170 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.219 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.271 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.322 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.371 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.423 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.475 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.528 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.589 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.616 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.638 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.652 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.722 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.776 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.813 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.842 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.739 |    0.842 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[1][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[1][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[1][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.738
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  0.882
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.062 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.037 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.013 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.064 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.115 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.165 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.216 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.268 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.321 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.383 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.409 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.431 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.446 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.516 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.570 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.606 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.635 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.143 |   0.882 |    0.778 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.882 |    0.778 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.145 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.170 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.220 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.271 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.322 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.372 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.423 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.475 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.528 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.589 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.616 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.638 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.653 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.723 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.776 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.813 | 
     | O_CLK3__L3_I3                  | A v -> Y ^ | CLKINVX24M | 0.023 | 0.028 |   0.738 |    0.841 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.023 | 0.000 |   0.738 |    0.841 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[1] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U1_RST_SYNC2/\RST_REG_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.886
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.062 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^  | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.034 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^  | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.082 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.127 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.172 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.215 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^  | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.286 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.341 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.388 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.438 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    0.485 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    0.530 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    0.587 | 
     | O_CLK2__L12_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.715 |    0.611 | 
     | O_CLK2__L13_I0               | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.739 |    0.635 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.148 |   0.886 |    0.783 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.886 |    0.783 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.145 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.242 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.290 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.335 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.379 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.422 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.493 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.548 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.595 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.645 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    0.693 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    0.737 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    0.794 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    0.819 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    0.842 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.024 | 0.004 |   0.742 |    0.846 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[3][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[3][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  0.871
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.062 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.038 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.021 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.022 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.067 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.114 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.159 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.206 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.253 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.302 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.336 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.423 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.487 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.519 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.553 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.582 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.619 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.148 |   0.871 |    0.767 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.871 |    0.767 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.146 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.171 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.187 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.230 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.275 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.322 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.367 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.414 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.461 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.510 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.544 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.631 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.695 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.727 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.761 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.790 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.827 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    0.831 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U2_DATA_SYNC/\sync_flops_reg[1] /CK 
Endpoint:   U2_DATA_SYNC/\sync_flops_reg[1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U2_DATA_SYNC/\sync_flops_reg[0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  0.868
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0                 | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.062 | 
     | scan_clk__L3_I0                 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.038 | 
     | scan_clk__L4_I0                 | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.021 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.022 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.067 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.114 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.159 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.206 | 
     | scan_clk__L10_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.253 | 
     | scan_clk__L11_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.301 | 
     | scan_clk__L12_I0                | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.336 | 
     | REF_CLK_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.423 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.487 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.519 | 
     | O_CLK1__L3_I1                   | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.553 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.032 |   0.689 |    0.585 | 
     | O_CLK1__L5_I7                   | A v -> Y ^  | CLKINVX40M | 0.031 | 0.027 |   0.717 |    0.613 | 
     | U2_DATA_SYNC/\sync_flops_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.152 |   0.868 |    0.764 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.868 |    0.764 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.118 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.146 | 
     | scan_clk__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.171 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.187 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.230 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.275 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.322 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.367 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.414 | 
     | scan_clk__L10_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.461 | 
     | scan_clk__L11_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.510 | 
     | scan_clk__L12_I0                | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.544 | 
     | REF_CLK_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.631 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.695 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.727 | 
     | O_CLK1__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.762 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v | CLKINVX40M | 0.030 | 0.032 |   0.689 |    0.794 | 
     | O_CLK1__L5_I7                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.027 |   0.717 |    0.821 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | CK ^       | SDFFRQX2M  | 0.033 | 0.007 |   0.724 |    0.828 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[1][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[1][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[1][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.872
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.063 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.038 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.021 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.022 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.067 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.114 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.159 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.206 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.253 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.301 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.336 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.423 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.487 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.519 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.553 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.582 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.619 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   0.872 |    0.768 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.872 |    0.768 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.146 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.171 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.187 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.230 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.276 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.322 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.368 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.414 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.461 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.510 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.544 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.631 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.695 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.728 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.762 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.791 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.827 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    0.832 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_RST_SYNC1/\RST_REG_reg[1] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U0_RST_SYNC1/\RST_REG_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  0.871
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.063 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.038 | 
     | scan_clk__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.021 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.022 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.067 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.114 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.159 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.206 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.253 | 
     | scan_clk__L11_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.301 | 
     | scan_clk__L12_I0             | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.336 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.423 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.487 | 
     | O_CLK1__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.519 | 
     | O_CLK1__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.553 | 
     | O_CLK1__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.582 | 
     | O_CLK1__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.619 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.148 |   0.871 |    0.767 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.871 |    0.767 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.146 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.171 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.187 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.230 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.276 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.322 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.368 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.414 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.461 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.510 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.544 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.631 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.695 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.728 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.762 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.791 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.827 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    0.831 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[2][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[2][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.872
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.063 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.038 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.021 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.022 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.067 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.114 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.159 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.206 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.253 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.301 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.336 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.423 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.487 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.519 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.553 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.582 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.619 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   0.872 |    0.768 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.872 |    0.768 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.146 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.171 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.188 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.230 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.276 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.322 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.368 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.414 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.461 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.510 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.544 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.632 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.695 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.728 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.762 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.791 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.827 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    0.832 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[0][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[0][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[0][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.872
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.063 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.038 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.021 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.022 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.067 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.113 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.159 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.206 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.253 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.301 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.335 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.423 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.486 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.519 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.553 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.582 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.619 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   0.872 |    0.768 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.872 |    0.768 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.119 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.146 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.171 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.188 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.231 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.276 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.322 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.368 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.415 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.462 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.510 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.544 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.632 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.695 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.728 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.762 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.791 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.828 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.728 |    0.832 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\edge_count_reg[0] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI 
(^) checked with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  
(^) triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.735
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.874
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.092 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.064 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.039 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.010 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.062 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.113 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.162 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.213 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.265 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.318 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.380 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.406 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.429 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.443 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.049 | 0.075 |   0.624 |    0.518 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^   | BUFX20M    | 0.042 | 0.051 |   0.675 |    0.569 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.027 | 0.034 |   0.710 |    0.604 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^   | CLKINVX32M | 0.024 | 0.025 |   0.734 |    0.628 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^ -> QN ^ | SDFFRX1M   | 0.076 | 0.140 |   0.874 |    0.768 | 
     | unt_reg[3]                                         |              |            |       |       |         |          | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | SI ^         | SDFFRX1M   | 0.076 | 0.000 |   0.874 |    0.768 | 
     | ount_reg[0]                                        |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.120 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.148 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.172 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.222 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.274 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.324 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.374 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.425 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.477 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.530 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.592 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.618 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.640 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.655 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.049 | 0.075 |   0.624 |    0.730 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^ | BUFX20M    | 0.042 | 0.051 |   0.675 |    0.781 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.027 | 0.034 |   0.710 |    0.815 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^ | CLKINVX32M | 0.024 | 0.025 |   0.734 |    0.840 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | CK ^       | SDFFRX1M   | 0.024 | 0.001 |   0.735 |    0.841 | 
     | ount_reg[0]                                        |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\bit_count_reg[3] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D  
(^) checked with  leading edge of 'RX_CLK'
Beginpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN 
(v) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.687
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.729
  Arrival Time                  0.835
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.106 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.093 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.081 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^   | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.010 | 
     | U8_CLK_DIV_RX/output_clk_reg                       | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.244 |   0.359 |    0.254 | 
     | U8_CLK_DIV_RX/U34                                  | B ^ -> Y ^   | MX2XLM               | 0.071 | 0.096 |   0.455 |    0.350 | 
     | U8_CLK_DIV_RX                                      | o_div_clk ^  | ClkDiv_width4_test_1 |       |       |   0.455 |    0.350 | 
     | DIV_RX_MUX/U1                                      | A ^ -> Y ^   | MX2X6M               | 0.050 | 0.086 |   0.541 |    0.435 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^   | BUFX20M              | 0.042 | 0.051 |   0.592 |    0.487 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v   | CLKINVX40M           | 0.027 | 0.034 |   0.627 |    0.521 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^   | CLKINVX32M           | 0.024 | 0.025 |   0.651 |    0.546 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^ -> QN v | SDFFRX1M             | 0.056 | 0.123 |   0.775 |    0.669 | 
     | unt_reg[3]                                         |              |                      |       |       |         |          | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U44     | B1 v -> Y ^  | OAI32X1M             | 0.069 | 0.060 |   0.835 |    0.729 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | D ^          | SDFFRX1M             | 0.069 | 0.000 |   0.835 |    0.729 | 
     | unt_reg[3]                                         |              |                      |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.106 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.118 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.130 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.222 | 
     | O_CLK2__L1_I0                                      | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.270 | 
     | O_CLK2__L2_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.315 | 
     | O_CLK2__L3_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.359 | 
     | O_CLK2__L4_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.297 |    0.402 | 
     | O_CLK2__L5_I0                                      | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.473 | 
     | O_CLK2__L6_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.495 | 
     | O_CLK2__L7_I0                                      | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.510 | 
     | U8_CLK_DIV_RX/U34                                  | A ^ -> Y ^  | MX2XLM               | 0.071 | 0.087 |   0.491 |    0.596 | 
     | U8_CLK_DIV_RX                                      | o_div_clk ^ | ClkDiv_width4_test_1 |       |       |   0.491 |    0.596 | 
     | DIV_RX_MUX/U1                                      | A ^ -> Y ^  | MX2X6M               | 0.050 | 0.086 |   0.576 |    0.682 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^  | BUFX20M              | 0.042 | 0.051 |   0.628 |    0.733 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.027 | 0.034 |   0.662 |    0.768 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^  | CLKINVX32M           | 0.024 | 0.025 |   0.687 |    0.792 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^        | SDFFRX1M             | 0.024 | 0.001 |   0.687 |    0.793 | 
     | unt_reg[3]                                         |             |                      |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[0][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[0][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[0][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  0.886
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.092 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.064 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.040 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.010 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.062 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.112 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.162 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.213 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.265 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.318 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.380 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.406 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.428 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.443 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.513 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.567 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.603 | 
     | O_CLK3__L3_I3                  | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.738 |    0.632 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.148 |   0.885 |    0.779 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.886 |    0.779 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.120 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.148 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.173 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.222 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.274 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.325 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.374 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.426 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.478 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.531 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.592 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.618 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.641 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.655 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.725 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.779 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.816 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.845 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.739 |    0.845 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U3_FIFO/U4/\raddr_reg[2] /CK 
Endpoint:   U3_FIFO/U4/\raddr_reg[2] /D  (^) checked with  leading edge of 'TX_
CLK'
Beginpoint: U3_FIFO/U4/\raddr_reg[1] /QN (v) triggered by  leading edge of 'TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.690
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.734
  Arrival Time                  0.840
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                              |              |                      |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.106 | 
     | UART_CLK__L1_I0              | A ^ -> Y v   | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.094 | 
     | UART_CLK__L2_I0              | A v -> Y ^   | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.082 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^   | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.010 | 
     | U6_CLK_DIV_TX/output_clk_reg | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.241 |   0.356 |    0.250 | 
     | U6_CLK_DIV_TX/U22            | B ^ -> Y ^   | MX2XLM               | 0.070 | 0.095 |   0.451 |    0.345 | 
     | U6_CLK_DIV_TX                | o_div_clk ^  | ClkDiv_width8_test_1 |       |       |   0.451 |    0.345 | 
     | DIV_TX_MUX/U1                | A ^ -> Y ^   | MX2X6M               | 0.041 | 0.080 |   0.532 |    0.426 | 
     | O_CLK3__L1_I0                | A ^ -> Y ^   | BUFX16M              | 0.047 | 0.054 |   0.586 |    0.480 | 
     | O_CLK3__L2_I0                | A ^ -> Y v   | CLKINVX40M           | 0.037 | 0.036 |   0.622 |    0.516 | 
     | O_CLK3__L3_I3                | A v -> Y ^   | CLKINVX24M           | 0.023 | 0.028 |   0.651 |    0.544 | 
     | U3_FIFO/U4/\raddr_reg[1]     | CK ^ -> QN v | SDFFRX1M             | 0.051 | 0.120 |   0.770 |    0.664 | 
     | U3_FIFO/U4/U28               | B1 v -> Y ^  | OAI2BB2X1M           | 0.036 | 0.070 |   0.840 |    0.734 | 
     | U3_FIFO/U4/\raddr_reg[2]     | D ^          | SDFFRX1M             | 0.036 | 0.000 |   0.840 |    0.734 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                          |             |                      |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                          | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.106 | 
     | UART_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.119 | 
     | UART_CLK__L2_I0          | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.131 | 
     | UART_CLK_MUX/U1          | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.222 | 
     | O_CLK2__L1_I0            | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.270 | 
     | O_CLK2__L2_I0            | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.315 | 
     | O_CLK2__L3_I0            | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.359 | 
     | O_CLK2__L4_I0            | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.403 | 
     | O_CLK2__L5_I0            | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.473 | 
     | O_CLK2__L6_I0            | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.495 | 
     | O_CLK2__L7_I0            | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.510 | 
     | U6_CLK_DIV_TX/U22        | A ^ -> Y ^  | MX2XLM               | 0.070 | 0.086 |   0.490 |    0.596 | 
     | U6_CLK_DIV_TX            | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.490 |    0.596 | 
     | DIV_TX_MUX/U1            | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.571 |    0.677 | 
     | O_CLK3__L1_I0            | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.624 |    0.731 | 
     | O_CLK3__L2_I0            | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.661 |    0.767 | 
     | O_CLK3__L3_I3            | A v -> Y ^  | CLKINVX24M           | 0.023 | 0.028 |   0.689 |    0.795 | 
     | U3_FIFO/U4/\raddr_reg[2] | CK ^        | SDFFRX1M             | 0.023 | 0.001 |   0.690 |    0.796 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[1][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[1][6] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U3_FIFO/U0/\FIFO_Memory_reg[1][5] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.732
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.879
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.094 | 
     | scan_clk__L2_I0                   | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.066 | 
     | scan_clk__L3_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.042 | 
     | scan_clk__L4_I0                   | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.025 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.018 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.063 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.110 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.155 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.202 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.249 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.297 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.332 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.419 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.483 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.515 | 
     | O_CLK1__L3_I1                     | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.549 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.578 | 
     | O_CLK1__L5_I5                     | A v -> Y ^  | CLKINVX40M | 0.033 | 0.032 |   0.719 |    0.610 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][5] | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.160 |   0.879 |    0.771 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][6] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.879 |    0.771 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.122 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.150 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.175 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.191 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.234 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.279 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.326 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.371 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.418 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.465 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.514 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.548 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.635 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.699 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.732 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.766 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.030 | 0.032 |   0.689 |    0.798 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.033 |   0.722 |    0.830 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][6] | CK ^       | SDFFRQX2M  | 0.035 | 0.009 |   0.732 |    0.840 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[2] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[2] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U8_CLK_DIV_RX/\cyc_counter_reg[1] /QN (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  0.885
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.094 | 
     | scan_clk__L2_I0                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.067 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^   | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.030 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^   | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.078 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.123 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.167 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.210 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^   | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.281 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.336 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^   | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.383 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.433 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    0.481 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^   | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    0.525 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^   | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    0.582 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.715 |    0.607 | 
     | O_CLK2__L13_I0                    | A v -> Y ^   | CLKINVX32M | 0.024 | 0.024 |   0.739 |    0.630 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | CK ^ -> QN ^ | SDFFSRX2M  | 0.045 | 0.146 |   0.885 |    0.776 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[2] | SI ^         | SDFFSRX2M  | 0.045 | 0.000 |   0.885 |    0.776 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.123 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.150 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.246 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.294 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.339 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.384 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.427 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.389 |    0.498 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.553 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.600 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.650 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    0.697 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    0.742 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    0.799 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    0.823 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    0.847 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[2] | CK ^       | SDFFSRX2M  | 0.024 | 0.002 |   0.741 |    0.849 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/
CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D  (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/QN (v) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.693
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.738
  Arrival Time                  0.847
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                |              |                      |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.110 | 
     | UART_CLK__L1_I0                                | A ^ -> Y v   | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.097 | 
     | UART_CLK__L2_I0                                | A v -> Y ^   | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.085 | 
     | UART_CLK_MUX/U1                                | A ^ -> Y ^   | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.006 | 
     | U6_CLK_DIV_TX/output_clk_reg                   | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.241 |   0.356 |    0.247 | 
     | U6_CLK_DIV_TX/U22                              | B ^ -> Y ^   | MX2XLM               | 0.070 | 0.095 |   0.451 |    0.342 | 
     | U6_CLK_DIV_TX                                  | o_div_clk ^  | ClkDiv_width8_test_1 |       |       |   0.451 |    0.342 | 
     | DIV_TX_MUX/U1                                  | A ^ -> Y ^   | MX2X6M               | 0.041 | 0.080 |   0.532 |    0.422 | 
     | O_CLK3__L1_I0                                  | A ^ -> Y ^   | BUFX16M              | 0.047 | 0.054 |   0.586 |    0.476 | 
     | O_CLK3__L2_I0                                  | A ^ -> Y v   | CLKINVX40M           | 0.037 | 0.036 |   0.622 |    0.513 | 
     | O_CLK3__L3_I2                                  | A v -> Y ^   | CLKINVX24M           | 0.027 | 0.032 |   0.654 |    0.545 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg | CK ^ -> QN v | SDFFRX1M             | 0.038 | 0.109 |   0.763 |    0.653 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/U45          | A v -> Y ^   | INVXLM               | 0.037 | 0.033 |   0.796 |    0.686 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/U32          | A1N ^ -> Y ^ | OAI2BB1X2M           | 0.032 | 0.052 |   0.847 |    0.738 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg | D ^          | SDFFRX1M             | 0.032 | 0.000 |   0.847 |    0.738 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                |             |                      |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.110 | 
     | UART_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.122 | 
     | UART_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.134 | 
     | UART_CLK_MUX/U1                                | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.225 | 
     | O_CLK2__L1_I0                                  | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.273 | 
     | O_CLK2__L2_I0                                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.318 | 
     | O_CLK2__L3_I0                                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.363 | 
     | O_CLK2__L4_I0                                  | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.406 | 
     | O_CLK2__L5_I0                                  | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.477 | 
     | O_CLK2__L6_I0                                  | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.499 | 
     | O_CLK2__L7_I0                                  | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.513 | 
     | U6_CLK_DIV_TX/U22                              | A ^ -> Y ^  | MX2XLM               | 0.070 | 0.086 |   0.490 |    0.600 | 
     | U6_CLK_DIV_TX                                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.490 |    0.600 | 
     | DIV_TX_MUX/U1                                  | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.571 |    0.680 | 
     | O_CLK3__L1_I0                                  | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.624 |    0.734 | 
     | O_CLK3__L2_I0                                  | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.661 |    0.771 | 
     | O_CLK3__L3_I2                                  | A v -> Y ^  | CLKINVX24M           | 0.027 | 0.032 |   0.693 |    0.803 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg | CK ^        | SDFFRX1M             | 0.027 | 0.001 |   0.693 |    0.803 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U4_PLSE_GEN1/pulse_flop_reg/CK 
Endpoint:   U4_PLSE_GEN1/pulse_flop_reg/SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U4_PLSE_GEN1/prev_flop_reg/Q   (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  0.889
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.096 | 
     | scan_clk__L2_I0             | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.068 | 
     | scan_clk__L3_I0             | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.044 | 
     | scan_clk__L4_I1             | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.006 | 
     | scan_clk__L5_I1             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.058 | 
     | scan_clk__L6_I1             | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.109 | 
     | scan_clk__L7_I1             | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.158 | 
     | scan_clk__L8_I1             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.209 | 
     | scan_clk__L9_I1             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.261 | 
     | scan_clk__L10_I1            | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.314 | 
     | scan_clk__L11_I1            | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.376 | 
     | scan_clk__L12_I1            | A v -> Y ^  | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.402 | 
     | scan_clk__L13_I0            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.425 | 
     | scan_clk__L14_I0            | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.439 | 
     | DIV_TX_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.509 | 
     | O_CLK3__L1_I0               | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.563 | 
     | O_CLK3__L2_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.599 | 
     | O_CLK3__L3_I0               | A v -> Y ^  | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.628 | 
     | U4_PLSE_GEN1/prev_flop_reg  | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.151 |   0.889 |    0.779 | 
     | U4_PLSE_GEN1/pulse_flop_reg | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.889 |    0.779 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.124 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.152 | 
     | scan_clk__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.066 |    0.177 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.226 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.278 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.329 | 
     | scan_clk__L7_I1             | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.378 | 
     | scan_clk__L8_I1             | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.429 | 
     | scan_clk__L9_I1             | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.481 | 
     | scan_clk__L10_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.534 | 
     | scan_clk__L11_I1            | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.596 | 
     | scan_clk__L12_I1            | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.622 | 
     | scan_clk__L13_I0            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.645 | 
     | scan_clk__L14_I0            | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.659 | 
     | DIV_TX_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.729 | 
     | O_CLK3__L1_I0               | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.783 | 
     | O_CLK3__L2_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.820 | 
     | O_CLK3__L3_I0               | A v -> Y ^ | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.849 | 
     | U4_PLSE_GEN1/pulse_flop_reg | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.739 |    0.849 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\bit_count_reg[2] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D  
(^) checked with  leading edge of 'RX_CLK'
Beginpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /QN 
(v) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.687
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.728
  Arrival Time                  0.838
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.111 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.098 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.086 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^   | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.005 | 
     | U8_CLK_DIV_RX/output_clk_reg                       | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.244 |   0.359 |    0.249 | 
     | U8_CLK_DIV_RX/U34                                  | B ^ -> Y ^   | MX2XLM               | 0.071 | 0.096 |   0.455 |    0.345 | 
     | U8_CLK_DIV_RX                                      | o_div_clk ^  | ClkDiv_width4_test_1 |       |       |   0.455 |    0.345 | 
     | DIV_RX_MUX/U1                                      | A ^ -> Y ^   | MX2X6M               | 0.050 | 0.086 |   0.541 |    0.431 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^   | BUFX20M              | 0.042 | 0.051 |   0.592 |    0.482 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v   | CLKINVX40M           | 0.027 | 0.034 |   0.627 |    0.516 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^   | CLKINVX32M           | 0.024 | 0.025 |   0.651 |    0.541 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^ -> QN v | SDFFRX1M             | 0.054 | 0.122 |   0.773 |    0.663 | 
     | unt_reg[2]                                         |              |                      |       |       |         |          | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U38     | B1 v -> Y ^  | OAI32X1M             | 0.079 | 0.065 |   0.838 |    0.728 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | D ^          | SDFFRX1M             | 0.079 | 0.000 |   0.838 |    0.728 | 
     | unt_reg[2]                                         |              |                      |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.111 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.123 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.135 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.226 | 
     | O_CLK2__L1_I0                                      | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.274 | 
     | O_CLK2__L2_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.319 | 
     | O_CLK2__L3_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.364 | 
     | O_CLK2__L4_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.407 | 
     | O_CLK2__L5_I0                                      | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.478 | 
     | O_CLK2__L6_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.500 | 
     | O_CLK2__L7_I0                                      | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.514 | 
     | U8_CLK_DIV_RX/U34                                  | A ^ -> Y ^  | MX2XLM               | 0.071 | 0.087 |   0.490 |    0.601 | 
     | U8_CLK_DIV_RX                                      | o_div_clk ^ | ClkDiv_width4_test_1 |       |       |   0.490 |    0.601 | 
     | DIV_RX_MUX/U1                                      | A ^ -> Y ^  | MX2X6M               | 0.050 | 0.086 |   0.576 |    0.687 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^  | BUFX20M              | 0.042 | 0.051 |   0.628 |    0.738 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.027 | 0.034 |   0.662 |    0.772 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^  | CLKINVX32M           | 0.024 | 0.025 |   0.687 |    0.797 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^        | SDFFRX1M             | 0.024 | 0.001 |   0.687 |    0.798 | 
     | unt_reg[2]                                         |             |                      |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[0] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[0] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U4_PLSE_GEN1/pulse_flop_reg/Q         (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  0.894
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.099 | 
     | scan_clk__L2_I0                   | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.071 | 
     | scan_clk__L3_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.046 | 
     | scan_clk__L4_I1                   | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.003 | 
     | scan_clk__L5_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.055 | 
     | scan_clk__L6_I1                   | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.106 | 
     | scan_clk__L7_I1                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.155 | 
     | scan_clk__L8_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.206 | 
     | scan_clk__L9_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.258 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.311 | 
     | scan_clk__L11_I1                  | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.373 | 
     | scan_clk__L12_I1                  | A v -> Y ^  | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.399 | 
     | scan_clk__L13_I0                  | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.422 | 
     | scan_clk__L14_I0                  | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.436 | 
     | DIV_TX_MUX/U1                     | B ^ -> Y ^  | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.506 | 
     | O_CLK3__L1_I0                     | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.560 | 
     | O_CLK3__L2_I0                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.597 | 
     | O_CLK3__L3_I0                     | A v -> Y ^  | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.626 | 
     | U4_PLSE_GEN1/pulse_flop_reg       | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.156 |   0.894 |    0.781 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[0] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.894 |    0.782 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.127 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.155 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.079 | 0.096 |   0.138 |    0.251 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.019 | 0.048 |   0.186 |    0.299 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.231 |    0.344 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.275 |    0.388 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.043 |   0.319 |    0.432 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.062 | 0.071 |   0.390 |    0.502 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.444 |    0.557 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.492 |    0.605 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.541 |    0.654 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.048 |   0.589 |    0.702 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.633 |    0.746 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.039 | 0.057 |   0.690 |    0.803 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.715 |    0.828 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.024 | 0.024 |   0.739 |    0.852 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.003 |   0.742 |    0.855 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[7][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[7][4] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U3_FIFO/U0/\FIFO_Memory_reg[7][3] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.732
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.884
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.099 | 
     | scan_clk__L2_I0                   | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.071 | 
     | scan_clk__L3_I0                   | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.047 | 
     | scan_clk__L4_I0                   | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.030 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.013 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.058 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.105 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.150 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.197 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.244 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.292 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.327 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.414 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.478 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.510 | 
     | O_CLK1__L3_I1                     | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.544 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.573 | 
     | O_CLK1__L5_I5                     | A v -> Y ^  | CLKINVX40M | 0.033 | 0.032 |   0.719 |    0.605 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.061 | 0.165 |   0.884 |    0.771 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][4] | SI ^        | SDFFRQX2M  | 0.061 | 0.000 |   0.884 |    0.771 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.155 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.180 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.196 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.239 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.285 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.331 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.377 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.423 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.470 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.519 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.553 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.640 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.704 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.737 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.771 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.030 | 0.032 |   0.689 |    0.803 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.033 |   0.722 |    0.835 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][4] | CK ^       | SDFFRQX2M  | 0.035 | 0.009 |   0.732 |    0.845 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[2][0] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[2][0] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[1][1] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  0.880
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.099 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.072 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.047 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.083 |   -0.030 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.013 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.058 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.105 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.150 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.197 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.244 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.292 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.327 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.414 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.478 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.510 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.544 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.573 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.610 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.157 |   0.880 |    0.767 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.880 |    0.767 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.155 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.180 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.083 |    0.197 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.126 |    0.239 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.171 |    0.285 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.218 |    0.331 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.263 |    0.377 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.310 |    0.423 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.357 |    0.470 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.406 |    0.519 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.016 | 0.034 |   0.440 |    0.553 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.071 | 0.087 |   0.527 |    0.641 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.064 |   0.591 |    0.704 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.623 |    0.737 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.657 |    0.771 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.686 |    0.800 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.032 | 0.037 |   0.723 |    0.836 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.727 |    0.840 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_
reg[1] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /SI (^) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /QN (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.888
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.099 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.072 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.047 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.003 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.054 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.105 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.154 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.206 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.258 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.311 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.372 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.399 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.421 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.436 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.506 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.559 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.596 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M | 0.027 | 0.032 |   0.742 |    0.628 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0 | CK ^ -> QN ^ | SDFFRX1M   | 0.086 | 0.146 |   0.888 |    0.774 | 
     | ]                                                  |              |            |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | SI ^         | SDFFRX1M   | 0.086 | 0.000 |   0.888 |    0.775 | 
     | ]                                                  |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.128 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.155 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.180 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.230 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.282 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.332 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.382 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.433 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.485 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.538 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.600 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.626 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.648 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.663 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.733 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.787 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.823 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^ | CLKINVX24M | 0.027 | 0.032 |   0.742 |    0.855 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | CK ^       | SDFFRX1M   | 0.027 | 0.001 |   0.742 |    0.856 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U12_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.259
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.114 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.113 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.088 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |   -0.034 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.104 |   -0.009 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.155 |   0.259 |    0.145 | 
     | U12_ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.259 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.114 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.114 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.140 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |    0.193 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.104 |    0.218 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.106 |    0.220 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U12_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.145
  Arrival Time                  0.259
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.114 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.113 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.088 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |   -0.034 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.104 |   -0.009 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.155 |   0.259 |    0.145 | 
     | U12_ALU/\ALU_OUT_reg[3]     | SI ^        | SDFFRQX2M  | 0.050 | 0.000 |   0.259 |    0.145 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.114 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.114 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.140 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |    0.194 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.104 |    0.218 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.106 |    0.219 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[2][0] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[2][0] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[1][1] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  0.893
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.100 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.073 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.048 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.002 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.054 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.104 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.154 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.205 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.257 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.310 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.372 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.398 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.420 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.435 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.505 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.559 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.595 | 
     | O_CLK3__L3_I3                  | A v -> Y ^  | CLKINVX24M | 0.023 | 0.028 |   0.738 |    0.623 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.155 |   0.893 |    0.779 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.893 |    0.779 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.129 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.156 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.181 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.231 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.282 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.333 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.382 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.434 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.486 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.539 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.600 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.627 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.649 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.664 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.734 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.787 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.824 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.853 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.739 |    0.853 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U12_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.260
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.115 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.114 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.089 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |   -0.035 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.104 |   -0.010 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.156 |   0.260 |    0.145 | 
     | U12_ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.260 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.115 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.115 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.141 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |    0.194 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.104 |    0.219 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.106 |    0.220 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_
reg[0] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /D  (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /QN (v) 
triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.694
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.734
  Arrival Time                  0.849
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.115 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M           | 0.006 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX8M            | 0.013 | 0.012 |   0.024 |   -0.090 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^   | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.001 | 
     | U6_CLK_DIV_TX/output_clk_reg                       | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.241 |   0.356 |    0.242 | 
     | U6_CLK_DIV_TX/U22                                  | B ^ -> Y ^   | MX2XLM               | 0.070 | 0.095 |   0.451 |    0.337 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^  | ClkDiv_width8_test_1 |       |       |   0.451 |    0.337 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^   | MX2X6M               | 0.041 | 0.080 |   0.532 |    0.417 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M              | 0.047 | 0.054 |   0.586 |    0.471 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M           | 0.037 | 0.036 |   0.622 |    0.508 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M           | 0.027 | 0.032 |   0.654 |    0.540 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0 | CK ^ -> QN v | SDFFRX1M             | 0.062 | 0.129 |   0.783 |    0.669 | 
     | ]                                                  |              |                      |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/U14              | B0 v -> Y ^  | OAI32X1M             | 0.084 | 0.065 |   0.849 |    0.734 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0 | D ^          | SDFFRX1M             | 0.084 | 0.000 |   0.849 |    0.734 | 
     | ]                                                  |              |                      |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.115 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M           | 0.006 | 0.012 |   0.012 |    0.127 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX8M            | 0.013 | 0.012 |   0.024 |    0.139 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^  | MX2X6M               | 0.079 | 0.091 |   0.116 |    0.230 | 
     | O_CLK2__L1_I0                                      | A ^ -> Y ^  | BUFX32M              | 0.019 | 0.048 |   0.164 |    0.278 | 
     | O_CLK2__L2_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.209 |    0.323 | 
     | O_CLK2__L3_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.253 |    0.368 | 
     | O_CLK2__L4_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.043 |   0.296 |    0.411 | 
     | O_CLK2__L5_I0                                      | A ^ -> Y ^  | CLKBUFX12M           | 0.062 | 0.071 |   0.367 |    0.482 | 
     | O_CLK2__L6_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.389 |    0.504 | 
     | O_CLK2__L7_I0                                      | A v -> Y ^  | CLKINVX16M           | 0.012 | 0.015 |   0.404 |    0.518 | 
     | U6_CLK_DIV_TX/U22                                  | A ^ -> Y ^  | MX2XLM               | 0.070 | 0.086 |   0.490 |    0.605 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.490 |    0.605 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^  | MX2X6M               | 0.041 | 0.080 |   0.571 |    0.685 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M              | 0.047 | 0.054 |   0.624 |    0.739 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.037 | 0.036 |   0.661 |    0.775 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^  | CLKINVX24M           | 0.027 | 0.032 |   0.693 |    0.808 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0 | CK ^        | SDFFRX1M             | 0.027 | 0.001 |   0.694 |    0.809 | 
     | ]                                                  |             |                      |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[1][0] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[1][0] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[0][1] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.779
  Arrival Time                  0.893
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.101 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.073 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.048 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.001 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.053 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.104 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.153 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.204 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.256 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.309 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.371 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.397 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.420 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.434 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.504 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.558 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.595 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.624 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.155 |   0.893 |    0.778 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.893 |    0.779 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.129 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.157 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.181 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.231 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.283 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.334 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.383 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.434 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.486 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.539 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.601 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.627 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.650 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.664 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.734 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.788 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.824 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.023 | 0.029 |   0.738 |    0.853 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.739 |    0.854 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_
draft_reg[3] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /SI (^) 
checked with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /Q  (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.898
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.101 | 
     | scan_clk__L2_I0                                    | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.074 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.049 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.001 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.052 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.103 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.152 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.204 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.256 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.309 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.370 | 
     | scan_clk__L12_I1                                   | A v -> Y ^  | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.397 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.419 | 
     | scan_clk__L14_I0                                   | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.433 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^  | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.503 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.557 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.594 | 
     | O_CLK3__L3_I1                                      | A v -> Y ^  | CLKINVX24M | 0.027 | 0.033 |   0.742 |    0.626 | 
     | U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.156 |   0.898 |    0.783 | 
     | _reg[2]                                            |             |            |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.898 |    0.783 | 
     | _reg[3]                                            |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.130 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.157 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.182 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.232 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.284 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.334 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.384 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.435 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.487 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.540 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.602 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.628 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.650 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.665 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.735 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.789 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.825 | 
     | O_CLK3__L3_I1                                      | A v -> Y ^ | CLKINVX24M | 0.027 | 0.033 |   0.742 |    0.858 | 
     | U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft | CK ^       | SDFFRQX2M  | 0.027 | 0.001 |   0.743 |    0.859 | 
     | _reg[3]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U12_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U12_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.145
  Arrival Time                  0.261
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.116 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.115 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.090 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |   -0.036 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.104 |   -0.011 | 
     | U12_ALU/\ALU_OUT_reg[6]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.157 |   0.261 |    0.145 | 
     | U12_ALU/\ALU_OUT_reg[7]     | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.261 |    0.145 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.116 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.116 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.142 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |    0.195 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.104 |    0.220 | 
     | U12_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.106 |    0.221 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_
draft_reg[7] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /SI (^) 
checked with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /Q  (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.899
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.011 | 0.014 |   0.014 |   -0.102 | 
     | scan_clk__L2_I0                                    | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.042 |   -0.074 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.067 |   -0.049 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.000 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.052 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.103 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.152 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.203 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.255 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.308 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.370 | 
     | scan_clk__L12_I1                                   | A v -> Y ^  | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.396 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.419 | 
     | scan_clk__L14_I0                                   | A v -> Y ^  | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.433 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^  | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.503 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.557 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.594 | 
     | O_CLK3__L3_I1                                      | A v -> Y ^  | CLKINVX24M | 0.027 | 0.033 |   0.742 |    0.626 | 
     | U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.156 |   0.898 |    0.783 | 
     | _reg[6]                                            |             |            |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.899 |    0.783 | 
     | _reg[7]                                            |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.011 | 0.014 |   0.014 |    0.130 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.042 |    0.158 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.067 |    0.182 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.116 |    0.232 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.168 |    0.284 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.219 |    0.335 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.268 |    0.384 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.319 |    0.435 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.371 |    0.487 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.424 |    0.540 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.486 |    0.602 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.026 |   0.512 |    0.628 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.535 |    0.651 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.011 | 0.015 |   0.549 |    0.665 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.041 | 0.070 |   0.619 |    0.735 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.054 |   0.673 |    0.789 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.037 | 0.036 |   0.709 |    0.825 | 
     | O_CLK3__L3_I1                                      | A v -> Y ^ | CLKINVX24M | 0.027 | 0.033 |   0.742 |    0.858 | 
     | U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft | CK ^       | SDFFRQX2M  | 0.027 | 0.001 |   0.743 |    0.859 | 
     | _reg[7]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

