<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7a100t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/inst[31]"/>
        <net name="cpu/inst[30]"/>
        <net name="cpu/inst[29]"/>
        <net name="cpu/inst[28]"/>
        <net name="cpu/inst[27]"/>
        <net name="cpu/inst[26]"/>
        <net name="cpu/inst[25]"/>
        <net name="cpu/inst[24]"/>
        <net name="cpu/inst[23]"/>
        <net name="cpu/inst[22]"/>
        <net name="cpu/inst[21]"/>
        <net name="cpu/inst[20]"/>
        <net name="cpu/inst[19]"/>
        <net name="cpu/inst[18]"/>
        <net name="cpu/inst[17]"/>
        <net name="cpu/inst[16]"/>
        <net name="cpu/inst[15]"/>
        <net name="cpu/inst[14]"/>
        <net name="cpu/inst[13]"/>
        <net name="cpu/inst[12]"/>
        <net name="cpu/inst[11]"/>
        <net name="cpu/inst[10]"/>
        <net name="cpu/inst[9]"/>
        <net name="cpu/inst[8]"/>
        <net name="cpu/inst[7]"/>
        <net name="cpu/inst[6]"/>
        <net name="cpu/inst[5]"/>
        <net name="cpu/inst[4]"/>
        <net name="cpu/inst[3]"/>
        <net name="cpu/inst[2]"/>
        <net name="cpu/inst[1]"/>
        <net name="cpu/inst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/pc[31]"/>
        <net name="cpu/pc[30]"/>
        <net name="cpu/pc[29]"/>
        <net name="cpu/pc[28]"/>
        <net name="cpu/pc[27]"/>
        <net name="cpu/pc[26]"/>
        <net name="cpu/pc[25]"/>
        <net name="cpu/pc[24]"/>
        <net name="cpu/pc[23]"/>
        <net name="cpu/pc[22]"/>
        <net name="cpu/pc[21]"/>
        <net name="cpu/pc[20]"/>
        <net name="cpu/pc[19]"/>
        <net name="cpu/pc[18]"/>
        <net name="cpu/pc[17]"/>
        <net name="cpu/pc[16]"/>
        <net name="cpu/pc[15]"/>
        <net name="cpu/pc[14]"/>
        <net name="cpu/pc[13]"/>
        <net name="cpu/pc[12]"/>
        <net name="cpu/pc[11]"/>
        <net name="cpu/pc[10]"/>
        <net name="cpu/pc[9]"/>
        <net name="cpu/pc[8]"/>
        <net name="cpu/pc[7]"/>
        <net name="cpu/pc[6]"/>
        <net name="cpu/pc[5]"/>
        <net name="cpu/pc[4]"/>
        <net name="cpu/pc[3]"/>
        <net name="cpu/pc[2]"/>
        <net name="cpu/pc[1]"/>
        <net name="cpu/pc[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/SI_Reset_N"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/lock"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="27"/>
      </probeOptions>
      <nets>
        <net name="cpu/counter[26]"/>
        <net name="cpu/counter[25]"/>
        <net name="cpu/counter[24]"/>
        <net name="cpu/counter[23]"/>
        <net name="cpu/counter[22]"/>
        <net name="cpu/counter[21]"/>
        <net name="cpu/counter[20]"/>
        <net name="cpu/counter[19]"/>
        <net name="cpu/counter[18]"/>
        <net name="cpu/counter[17]"/>
        <net name="cpu/counter[16]"/>
        <net name="cpu/counter[15]"/>
        <net name="cpu/counter[14]"/>
        <net name="cpu/counter[13]"/>
        <net name="cpu/counter[12]"/>
        <net name="cpu/counter[11]"/>
        <net name="cpu/counter[10]"/>
        <net name="cpu/counter[9]"/>
        <net name="cpu/counter[8]"/>
        <net name="cpu/counter[7]"/>
        <net name="cpu/counter[6]"/>
        <net name="cpu/counter[5]"/>
        <net name="cpu/counter[4]"/>
        <net name="cpu/counter[3]"/>
        <net name="cpu/counter[2]"/>
        <net name="cpu/counter[1]"/>
        <net name="cpu/counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="cpu/IO_Switch[15]"/>
        <net name="cpu/IO_Switch[14]"/>
        <net name="cpu/IO_Switch[13]"/>
        <net name="cpu/IO_Switch[12]"/>
        <net name="cpu/IO_Switch[11]"/>
        <net name="cpu/IO_Switch[10]"/>
        <net name="cpu/IO_Switch[9]"/>
        <net name="cpu/IO_Switch[8]"/>
        <net name="cpu/IO_Switch[7]"/>
        <net name="cpu/IO_Switch[6]"/>
        <net name="cpu/IO_Switch[5]"/>
        <net name="cpu/IO_Switch[4]"/>
        <net name="cpu/IO_Switch[3]"/>
        <net name="cpu/IO_Switch[2]"/>
        <net name="cpu/IO_Switch[1]"/>
        <net name="cpu/IO_Switch[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="cpu/IO_LED[15]"/>
        <net name="cpu/IO_LED[14]"/>
        <net name="cpu/IO_LED[13]"/>
        <net name="cpu/IO_LED[12]"/>
        <net name="cpu/IO_LED[11]"/>
        <net name="cpu/IO_LED[10]"/>
        <net name="cpu/IO_LED[9]"/>
        <net name="cpu/IO_LED[8]"/>
        <net name="cpu/IO_LED[7]"/>
        <net name="cpu/IO_LED[6]"/>
        <net name="cpu/IO_LED[5]"/>
        <net name="cpu/IO_LED[4]"/>
        <net name="cpu/IO_LED[3]"/>
        <net name="cpu/IO_LED[2]"/>
        <net name="cpu/IO_LED[1]"/>
        <net name="cpu/IO_LED[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/dbg_resetn_cpu"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/dbg_imem_we"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/dbg_imem_addr[31]"/>
        <net name="cpu/dbg_imem_addr[30]"/>
        <net name="cpu/dbg_imem_addr[29]"/>
        <net name="cpu/dbg_imem_addr[28]"/>
        <net name="cpu/dbg_imem_addr[27]"/>
        <net name="cpu/dbg_imem_addr[26]"/>
        <net name="cpu/dbg_imem_addr[25]"/>
        <net name="cpu/dbg_imem_addr[24]"/>
        <net name="cpu/dbg_imem_addr[23]"/>
        <net name="cpu/dbg_imem_addr[22]"/>
        <net name="cpu/dbg_imem_addr[21]"/>
        <net name="cpu/dbg_imem_addr[20]"/>
        <net name="cpu/dbg_imem_addr[19]"/>
        <net name="cpu/dbg_imem_addr[18]"/>
        <net name="cpu/dbg_imem_addr[17]"/>
        <net name="cpu/dbg_imem_addr[16]"/>
        <net name="cpu/dbg_imem_addr[15]"/>
        <net name="cpu/dbg_imem_addr[14]"/>
        <net name="cpu/dbg_imem_addr[13]"/>
        <net name="cpu/dbg_imem_addr[12]"/>
        <net name="cpu/dbg_imem_addr[11]"/>
        <net name="cpu/dbg_imem_addr[10]"/>
        <net name="cpu/dbg_imem_addr[9]"/>
        <net name="cpu/dbg_imem_addr[8]"/>
        <net name="cpu/dbg_imem_addr[7]"/>
        <net name="cpu/dbg_imem_addr[6]"/>
        <net name="cpu/dbg_imem_addr[5]"/>
        <net name="cpu/dbg_imem_addr[4]"/>
        <net name="cpu/dbg_imem_addr[3]"/>
        <net name="cpu/dbg_imem_addr[2]"/>
        <net name="cpu/dbg_imem_addr[1]"/>
        <net name="cpu/dbg_imem_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/dbg_imem_din[31]"/>
        <net name="cpu/dbg_imem_din[30]"/>
        <net name="cpu/dbg_imem_din[29]"/>
        <net name="cpu/dbg_imem_din[28]"/>
        <net name="cpu/dbg_imem_din[27]"/>
        <net name="cpu/dbg_imem_din[26]"/>
        <net name="cpu/dbg_imem_din[25]"/>
        <net name="cpu/dbg_imem_din[24]"/>
        <net name="cpu/dbg_imem_din[23]"/>
        <net name="cpu/dbg_imem_din[22]"/>
        <net name="cpu/dbg_imem_din[21]"/>
        <net name="cpu/dbg_imem_din[20]"/>
        <net name="cpu/dbg_imem_din[19]"/>
        <net name="cpu/dbg_imem_din[18]"/>
        <net name="cpu/dbg_imem_din[17]"/>
        <net name="cpu/dbg_imem_din[16]"/>
        <net name="cpu/dbg_imem_din[15]"/>
        <net name="cpu/dbg_imem_din[14]"/>
        <net name="cpu/dbg_imem_din[13]"/>
        <net name="cpu/dbg_imem_din[12]"/>
        <net name="cpu/dbg_imem_din[11]"/>
        <net name="cpu/dbg_imem_din[10]"/>
        <net name="cpu/dbg_imem_din[9]"/>
        <net name="cpu/dbg_imem_din[8]"/>
        <net name="cpu/dbg_imem_din[7]"/>
        <net name="cpu/dbg_imem_din[6]"/>
        <net name="cpu/dbg_imem_din[5]"/>
        <net name="cpu/dbg_imem_din[4]"/>
        <net name="cpu/dbg_imem_din[3]"/>
        <net name="cpu/dbg_imem_din[2]"/>
        <net name="cpu/dbg_imem_din[1]"/>
        <net name="cpu/dbg_imem_din[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/dbg_dmem_ce"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/wpcir"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/dbg_dmem_addr[31]"/>
        <net name="cpu/dbg_dmem_addr[30]"/>
        <net name="cpu/dbg_dmem_addr[29]"/>
        <net name="cpu/dbg_dmem_addr[28]"/>
        <net name="cpu/dbg_dmem_addr[27]"/>
        <net name="cpu/dbg_dmem_addr[26]"/>
        <net name="cpu/dbg_dmem_addr[25]"/>
        <net name="cpu/dbg_dmem_addr[24]"/>
        <net name="cpu/dbg_dmem_addr[23]"/>
        <net name="cpu/dbg_dmem_addr[22]"/>
        <net name="cpu/dbg_dmem_addr[21]"/>
        <net name="cpu/dbg_dmem_addr[20]"/>
        <net name="cpu/dbg_dmem_addr[19]"/>
        <net name="cpu/dbg_dmem_addr[18]"/>
        <net name="cpu/dbg_dmem_addr[17]"/>
        <net name="cpu/dbg_dmem_addr[16]"/>
        <net name="cpu/dbg_dmem_addr[15]"/>
        <net name="cpu/dbg_dmem_addr[14]"/>
        <net name="cpu/dbg_dmem_addr[13]"/>
        <net name="cpu/dbg_dmem_addr[12]"/>
        <net name="cpu/dbg_dmem_addr[11]"/>
        <net name="cpu/dbg_dmem_addr[10]"/>
        <net name="cpu/dbg_dmem_addr[9]"/>
        <net name="cpu/dbg_dmem_addr[8]"/>
        <net name="cpu/dbg_dmem_addr[7]"/>
        <net name="cpu/dbg_dmem_addr[6]"/>
        <net name="cpu/dbg_dmem_addr[5]"/>
        <net name="cpu/dbg_dmem_addr[4]"/>
        <net name="cpu/dbg_dmem_addr[3]"/>
        <net name="cpu/dbg_dmem_addr[2]"/>
        <net name="cpu/dbg_dmem_addr[1]"/>
        <net name="cpu/dbg_dmem_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/dbg_dmem_din[31]"/>
        <net name="cpu/dbg_dmem_din[30]"/>
        <net name="cpu/dbg_dmem_din[29]"/>
        <net name="cpu/dbg_dmem_din[28]"/>
        <net name="cpu/dbg_dmem_din[27]"/>
        <net name="cpu/dbg_dmem_din[26]"/>
        <net name="cpu/dbg_dmem_din[25]"/>
        <net name="cpu/dbg_dmem_din[24]"/>
        <net name="cpu/dbg_dmem_din[23]"/>
        <net name="cpu/dbg_dmem_din[22]"/>
        <net name="cpu/dbg_dmem_din[21]"/>
        <net name="cpu/dbg_dmem_din[20]"/>
        <net name="cpu/dbg_dmem_din[19]"/>
        <net name="cpu/dbg_dmem_din[18]"/>
        <net name="cpu/dbg_dmem_din[17]"/>
        <net name="cpu/dbg_dmem_din[16]"/>
        <net name="cpu/dbg_dmem_din[15]"/>
        <net name="cpu/dbg_dmem_din[14]"/>
        <net name="cpu/dbg_dmem_din[13]"/>
        <net name="cpu/dbg_dmem_din[12]"/>
        <net name="cpu/dbg_dmem_din[11]"/>
        <net name="cpu/dbg_dmem_din[10]"/>
        <net name="cpu/dbg_dmem_din[9]"/>
        <net name="cpu/dbg_dmem_din[8]"/>
        <net name="cpu/dbg_dmem_din[7]"/>
        <net name="cpu/dbg_dmem_din[6]"/>
        <net name="cpu/dbg_dmem_din[5]"/>
        <net name="cpu/dbg_dmem_din[4]"/>
        <net name="cpu/dbg_dmem_din[3]"/>
        <net name="cpu/dbg_dmem_din[2]"/>
        <net name="cpu/dbg_dmem_din[1]"/>
        <net name="cpu/dbg_dmem_din[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/dbg_halt_cpu"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="cpu/IO_7SEGEN_N[7]"/>
        <net name="cpu/IO_7SEGEN_N[6]"/>
        <net name="cpu/IO_7SEGEN_N[5]"/>
        <net name="cpu/IO_7SEGEN_N[4]"/>
        <net name="cpu/IO_7SEGEN_N[3]"/>
        <net name="cpu/IO_7SEGEN_N[2]"/>
        <net name="cpu/IO_7SEGEN_N[1]"/>
        <net name="cpu/IO_7SEGEN_N[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="cpu/IO_7SEG_N[6]"/>
        <net name="cpu/IO_7SEG_N[5]"/>
        <net name="cpu/IO_7SEG_N[4]"/>
        <net name="cpu/IO_7SEG_N[3]"/>
        <net name="cpu/IO_7SEG_N[2]"/>
        <net name="cpu/IO_7SEG_N[1]"/>
        <net name="cpu/IO_7SEG_N[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A926F676EC035836816D5C501C06AF63"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/npc[31]"/>
        <net name="cpu/npc[30]"/>
        <net name="cpu/npc[29]"/>
        <net name="cpu/npc[28]"/>
        <net name="cpu/npc[27]"/>
        <net name="cpu/npc[26]"/>
        <net name="cpu/npc[25]"/>
        <net name="cpu/npc[24]"/>
        <net name="cpu/npc[23]"/>
        <net name="cpu/npc[22]"/>
        <net name="cpu/npc[21]"/>
        <net name="cpu/npc[20]"/>
        <net name="cpu/npc[19]"/>
        <net name="cpu/npc[18]"/>
        <net name="cpu/npc[17]"/>
        <net name="cpu/npc[16]"/>
        <net name="cpu/npc[15]"/>
        <net name="cpu/npc[14]"/>
        <net name="cpu/npc[13]"/>
        <net name="cpu/npc[12]"/>
        <net name="cpu/npc[11]"/>
        <net name="cpu/npc[10]"/>
        <net name="cpu/npc[9]"/>
        <net name="cpu/npc[8]"/>
        <net name="cpu/npc[7]"/>
        <net name="cpu/npc[6]"/>
        <net name="cpu/npc[5]"/>
        <net name="cpu/npc[4]"/>
        <net name="cpu/npc[3]"/>
        <net name="cpu/npc[2]"/>
        <net name="cpu/npc[1]"/>
        <net name="cpu/npc[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
