// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _solve_ap_fixed_s_HH_
#define _solve_ap_fixed_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "SIFT2_Core_fdiv_3g8j.h"
#include "SIFT2_Core_uitofpXh4.h"
#include "SIFT2_Core_fpext_hbi.h"
#include "SIFT2_Core_mux_320iy.h"
#include "SIFT2_Core_mux_941iI.h"

namespace ap_rtl {

struct solve_ap_fixed_s : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > A_0_0_V_read;
    sc_in< sc_lv<32> > A_0_1_V_read;
    sc_in< sc_lv<32> > A_0_2_V_read;
    sc_in< sc_lv<32> > A_1_1_V_read;
    sc_in< sc_lv<32> > A_1_2_V_read;
    sc_in< sc_lv<32> > A_2_2_V_read;
    sc_in< sc_lv<32> > b_0_V_read;
    sc_in< sc_lv<32> > b_1_V_read;
    sc_in< sc_lv<32> > b_2_V_read;
    sc_in< sc_lv<32> > x_0_V_read;
    sc_in< sc_lv<32> > x_1_V_read;
    sc_in< sc_lv<32> > x_2_V_read;
    sc_out< sc_lv<1> > ap_return_0;
    sc_out< sc_lv<32> > ap_return_1;
    sc_out< sc_lv<32> > ap_return_2;
    sc_out< sc_lv<32> > ap_return_3;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    solve_ap_fixed_s(sc_module_name name);
    SC_HAS_PROCESS(solve_ap_fixed_s);

    ~solve_ap_fixed_s();

    sc_trace_file* mVcdFile;

    SIFT2_Core_fdiv_3g8j<1,7,32,32,32>* SIFT2_Core_fdiv_3g8j_U830;
    SIFT2_Core_uitofpXh4<1,2,32,32>* SIFT2_Core_uitofpXh4_U831;
    SIFT2_Core_fpext_hbi<1,1,32,64>* SIFT2_Core_fpext_hbi_U832;
    SIFT2_Core_mux_320iy<1,1,32,32,32,2,32>* SIFT2_Core_mux_320iy_U833;
    SIFT2_Core_mux_941iI<1,1,32,32,32,32,32,32,32,32,32,4,32>* SIFT2_Core_mux_941iI_U834;
    SIFT2_Core_mux_941iI<1,1,32,32,32,32,32,32,32,32,32,4,32>* SIFT2_Core_mux_941iI_U835;
    SIFT2_Core_mux_941iI<1,1,32,32,32,32,32,32,32,32,32,4,32>* SIFT2_Core_mux_941iI_U836;
    SIFT2_Core_mux_320iy<1,1,32,32,32,2,32>* SIFT2_Core_mux_320iy_U837;
    SIFT2_Core_mux_320iy<1,1,32,32,32,2,32>* SIFT2_Core_mux_320iy_U838;
    SIFT2_Core_mux_320iy<1,1,32,32,32,2,32>* SIFT2_Core_mux_320iy_U839;
    SIFT2_Core_mux_320iy<1,1,32,32,32,2,32>* SIFT2_Core_mux_320iy_U840;
    SIFT2_Core_mux_320iy<1,1,32,32,32,2,32>* SIFT2_Core_mux_320iy_U841;
    SIFT2_Core_mux_320iy<1,1,32,32,32,2,32>* SIFT2_Core_mux_320iy_U842;
    SIFT2_Core_mux_320iy<1,1,32,32,32,2,32>* SIFT2_Core_mux_320iy_U843;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > p_b_2_V_13_reg_2298;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > x_V5_load_reg_2304;
    sc_signal< sc_lv<32> > x_V6_load_reg_2311;
    sc_signal< sc_lv<2> > i_fu_980_p2;
    sc_signal< sc_lv<2> > i_reg_2321;
    sc_signal< sc_lv<4> > tmp_fu_986_p1;
    sc_signal< sc_lv<4> > tmp_reg_2326;
    sc_signal< sc_lv<1> > tmp_s_fu_974_p2;
    sc_signal< sc_lv<4> > tmp_59_fu_998_p2;
    sc_signal< sc_lv<4> > tmp_59_reg_2331;
    sc_signal< sc_lv<1> > is_neg_fu_1034_p3;
    sc_signal< sc_lv<1> > is_neg_reg_2339;
    sc_signal< sc_lv<1> > tmp_60_fu_1028_p2;
    sc_signal< sc_lv<32> > tmp32_V_1_fu_1074_p2;
    sc_signal< sc_lv<32> > tmp32_V_1_reg_2344;
    sc_signal< sc_lv<8> > tmp_101_fu_1080_p1;
    sc_signal< sc_lv<8> > tmp_101_reg_2349;
    sc_signal< sc_lv<32> > tmp32_V_fu_1084_p1;
    sc_signal< sc_lv<32> > tmp32_V_reg_2354;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<8> > p_Result_s_190_reg_2359;
    sc_signal< sc_lv<32> > p_Result_1_fu_1125_p5;
    sc_signal< sc_lv<32> > p_Result_1_reg_2364;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > grp_fu_903_p2;
    sc_signal< sc_lv<32> > v_assign_reg_2374;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > isneg_fu_1148_p3;
    sc_signal< sc_lv<1> > isneg_reg_2379;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<54> > man_V_2_fu_1192_p3;
    sc_signal< sc_lv<54> > man_V_2_reg_2384;
    sc_signal< sc_lv<1> > tmp_68_fu_1200_p2;
    sc_signal< sc_lv<1> > tmp_68_reg_2389;
    sc_signal< sc_lv<12> > sh_amt_fu_1230_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_2394;
    sc_signal< sc_lv<1> > tmp_72_fu_1238_p2;
    sc_signal< sc_lv<1> > tmp_72_reg_2400;
    sc_signal< sc_lv<32> > tmp_105_fu_1244_p1;
    sc_signal< sc_lv<32> > tmp_105_reg_2405;
    sc_signal< sc_lv<1> > sel_tmp63_fu_1276_p2;
    sc_signal< sc_lv<1> > sel_tmp63_reg_2411;
    sc_signal< sc_lv<1> > sel_tmp68_fu_1294_p2;
    sc_signal< sc_lv<1> > sel_tmp68_reg_2417;
    sc_signal< sc_lv<48> > OP2_V_cast_fu_1410_p1;
    sc_signal< sc_lv<48> > OP2_V_cast_reg_2423;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<32> > p_b_2_V_1_fu_1450_p3;
    sc_signal< sc_lv<32> > p_b_2_V_1_reg_2428;
    sc_signal< sc_lv<32> > p_b_2_V_6_fu_1466_p3;
    sc_signal< sc_lv<32> > p_b_2_V_6_reg_2433;
    sc_signal< sc_lv<32> > p_b_2_V_8_fu_1474_p3;
    sc_signal< sc_lv<32> > p_b_2_V_8_reg_2438;
    sc_signal< sc_lv<32> > p_b_2_V_10_fu_1489_p3;
    sc_signal< sc_lv<32> > p_b_2_V_10_reg_2443;
    sc_signal< sc_lv<32> > p_b_2_V_12_fu_1503_p3;
    sc_signal< sc_lv<32> > p_b_2_V_12_reg_2448;
    sc_signal< sc_lv<32> > p_b_2_V_14_fu_1510_p3;
    sc_signal< sc_lv<32> > p_b_2_V_14_reg_2453;
    sc_signal< sc_lv<2> > j_fu_1523_p2;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<2> > k_1_fu_1620_p2;
    sc_signal< sc_lv<2> > k_1_reg_2469;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<32> > p_b_2_V_2_load_1_reg_2474;
    sc_signal< sc_lv<1> > exitcond5_fu_1614_p2;
    sc_signal< sc_lv<32> > p_b_1_V_load_1_reg_2481;
    sc_signal< sc_lv<32> > p_b_2_V_load_1_reg_2488;
    sc_signal< sc_lv<48> > tmp_1_fu_1673_p1;
    sc_signal< sc_lv<48> > tmp_1_reg_2495;
    sc_signal< sc_lv<48> > tmp_225_cast_fu_1681_p2;
    sc_signal< sc_lv<48> > tmp_225_cast_reg_2501;
    sc_signal< sc_lv<48> > tmp_4309_cast_fu_1703_p2;
    sc_signal< sc_lv<48> > tmp_4309_cast_reg_2506;
    sc_signal< sc_lv<32> > p_A_2_2_V_7_fu_1996_p3;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<32> > p_A_2_1_V_7_fu_2012_p3;
    sc_signal< sc_lv<32> > p_A_2_0_V_8_fu_2028_p3;
    sc_signal< sc_lv<32> > p_A_2_2_V_8_fu_2044_p3;
    sc_signal< sc_lv<32> > p_A_2_1_V_8_fu_2060_p3;
    sc_signal< sc_lv<32> > p_A_2_0_V_9_fu_2076_p3;
    sc_signal< sc_lv<32> > p_A_2_2_V_9_fu_2084_p3;
    sc_signal< sc_lv<32> > p_A_2_1_V_9_fu_2092_p3;
    sc_signal< sc_lv<32> > p_A_2_0_V_10_fu_2100_p3;
    sc_signal< sc_lv<32> > p_A_2_2_V_reg_234;
    sc_signal< sc_lv<32> > p_A_2_2_V_3_reg_743;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<32> > p_A_2_1_V_reg_244;
    sc_signal< sc_lv<32> > p_A_2_1_V_3_reg_755;
    sc_signal< sc_lv<32> > p_A_2_0_V_reg_254;
    sc_signal< sc_lv<32> > p_A_2_0_V_3_reg_767;
    sc_signal< sc_lv<32> > p_A_1_2_V_reg_264;
    sc_signal< sc_lv<32> > p_A_1_2_V_3_reg_779;
    sc_signal< sc_lv<32> > p_A_1_1_V_reg_274;
    sc_signal< sc_lv<32> > p_A_1_1_V_3_reg_791;
    sc_signal< sc_lv<32> > p_A_1_0_V_reg_284;
    sc_signal< sc_lv<32> > p_A_1_0_V_3_reg_803;
    sc_signal< sc_lv<32> > p_A_0_2_V_reg_294;
    sc_signal< sc_lv<32> > p_A_2_2_V_5_reg_815;
    sc_signal< sc_lv<32> > p_A_0_1_V_reg_304;
    sc_signal< sc_lv<32> > p_A_2_1_V_5_reg_827;
    sc_signal< sc_lv<32> > p_A_0_0_V_reg_314;
    sc_signal< sc_lv<32> > p_A_2_0_V_6_reg_839;
    sc_signal< sc_lv<2> > i5_reg_324;
    sc_signal< sc_lv<32> > p_A_2_2_V_1_reg_336;
    sc_signal< sc_lv<32> > ap_phi_mux_p_A_2_2_V_2_phi_fu_450_p18;
    sc_signal< sc_lv<1> > exitcond4_fu_1517_p2;
    sc_signal< sc_lv<32> > p_A_2_1_V_1_reg_347;
    sc_signal< sc_lv<32> > ap_phi_mux_p_A_2_1_V_2_phi_fu_483_p18;
    sc_signal< sc_lv<32> > p_A_2_0_V_1_reg_358;
    sc_signal< sc_lv<32> > ap_phi_mux_p_A_2_0_V_2_phi_fu_516_p18;
    sc_signal< sc_lv<32> > p_A_1_2_V_1_reg_369;
    sc_signal< sc_lv<32> > ap_phi_mux_p_A_1_2_V_2_phi_fu_549_p18;
    sc_signal< sc_lv<32> > p_A_1_1_V_1_reg_380;
    sc_signal< sc_lv<32> > ap_phi_mux_p_A_1_1_V_2_phi_fu_582_p18;
    sc_signal< sc_lv<32> > p_A_1_0_V_1_reg_391;
    sc_signal< sc_lv<32> > ap_phi_mux_p_A_1_0_V_2_phi_fu_615_p18;
    sc_signal< sc_lv<32> > p_A_0_2_V_1_reg_402;
    sc_signal< sc_lv<32> > ap_phi_mux_p_A_0_2_V_2_phi_fu_648_p18;
    sc_signal< sc_lv<32> > p_A_0_1_V_1_reg_413;
    sc_signal< sc_lv<32> > ap_phi_mux_p_A_0_1_V_2_phi_fu_681_p18;
    sc_signal< sc_lv<32> > p_A_0_0_V_1_reg_424;
    sc_signal< sc_lv<32> > ap_phi_mux_p_A_0_0_V_2_phi_fu_714_p18;
    sc_signal< sc_lv<2> > ap_phi_mux_j6_phi_fu_439_p4;
    sc_signal< sc_lv<2> > j6_reg_435;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<2> > k_reg_851;
    sc_signal< sc_lv<32> > x_1_V_write_assign_reg_863;
    sc_signal< sc_lv<32> > x_2_V_write_assign_reg_872;
    sc_signal< sc_lv<32> > x_0_V_write_assign_reg_881;
    sc_signal< sc_lv<1> > p_s_reg_890;
    sc_signal< sc_lv<32> > p_b_2_V_2_fu_138;
    sc_signal< sc_lv<32> > p_b_2_V_20_fu_1981_p3;
    sc_signal< sc_lv<32> > p_b_1_V_fu_142;
    sc_signal< sc_lv<32> > p_b_2_V_19_fu_1974_p3;
    sc_signal< sc_lv<32> > p_b_2_V_fu_146;
    sc_signal< sc_lv<32> > p_b_2_V_18_fu_1960_p3;
    sc_signal< sc_lv<32> > p_b_2_V_3_fu_150;
    sc_signal< sc_lv<32> > p_b_2_V_23_fu_2140_p3;
    sc_signal< sc_lv<32> > x_V5_fu_154;
    sc_signal< sc_lv<32> > p_b_2_V_22_fu_2132_p3;
    sc_signal< sc_lv<32> > x_V6_fu_158;
    sc_signal< sc_lv<32> > p_b_2_V_21_fu_2116_p3;
    sc_signal< sc_lv<32> > grp_fu_903_p1;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > p_shl_fu_990_p3;
    sc_signal< sc_lv<32> > p_Val2_s_fu_1004_p11;
    sc_signal< sc_lv<32> > tmp_61_fu_1042_p2;
    sc_signal< sc_lv<32> > p_Val2_12_fu_1048_p3;
    sc_signal< sc_lv<32> > p_Result_s_fu_1056_p4;
    sc_signal< sc_lv<32> > num_zeros_fu_1066_p3;
    sc_signal< sc_lv<32> > grp_fu_908_p1;
    sc_signal< sc_lv<1> > tmp_62_fu_1098_p2;
    sc_signal< sc_lv<8> > tmp_63_fu_1103_p2;
    sc_signal< sc_lv<8> > tmp_64_fu_1108_p1;
    sc_signal< sc_lv<8> > p_Repl2_32_trunc_fu_1112_p2;
    sc_signal< sc_lv<9> > tmp_65_fu_1118_p3;
    sc_signal< sc_lv<64> > d_assign_fu_911_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_1140_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_1156_p4;
    sc_signal< sc_lv<52> > tmp_104_fu_1170_p1;
    sc_signal< sc_lv<53> > tmp_67_fu_1174_p3;
    sc_signal< sc_lv<54> > p_Result_2_fu_1182_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_1186_p2;
    sc_signal< sc_lv<63> > tmp_102_fu_1144_p1;
    sc_signal< sc_lv<12> > tmp_66_fu_1166_p1;
    sc_signal< sc_lv<12> > F2_fu_1206_p2;
    sc_signal< sc_lv<1> > tmp_69_fu_1212_p2;
    sc_signal< sc_lv<12> > tmp_70_fu_1218_p2;
    sc_signal< sc_lv<12> > tmp_71_fu_1224_p2;
    sc_signal< sc_lv<7> > tmp_106_fu_1248_p4;
    sc_signal< sc_lv<1> > sel_tmp87_demorgan_fu_1264_p2;
    sc_signal< sc_lv<1> > sel_tmp62_fu_1270_p2;
    sc_signal< sc_lv<1> > sel_tmp102_demorgan_fu_1282_p2;
    sc_signal< sc_lv<1> > icmp_fu_1258_p2;
    sc_signal< sc_lv<1> > sel_tmp67_fu_1288_p2;
    sc_signal< sc_lv<32> > sh_amt_cast_fu_1300_p1;
    sc_signal< sc_lv<54> > tmp_74_fu_1308_p1;
    sc_signal< sc_lv<54> > tmp_75_fu_1312_p2;
    sc_signal< sc_lv<1> > sel_tmp60_fu_1333_p2;
    sc_signal< sc_lv<1> > tmp_73_fu_1303_p2;
    sc_signal< sc_lv<1> > sel_tmp64_fu_1343_p2;
    sc_signal< sc_lv<32> > tmp_76_fu_1328_p2;
    sc_signal< sc_lv<32> > tmp_107_fu_1317_p1;
    sc_signal< sc_lv<1> > sel_tmp66_fu_1354_p2;
    sc_signal< sc_lv<1> > sel_tmp65_fu_1349_p2;
    sc_signal< sc_lv<32> > storemerge_fu_1321_p3;
    sc_signal< sc_lv<1> > sel_tmp61_fu_1338_p2;
    sc_signal< sc_lv<1> > or_cond_fu_1366_p2;
    sc_signal< sc_lv<32> > newSel_fu_1359_p3;
    sc_signal< sc_lv<32> > newSel1_fu_1371_p3;
    sc_signal< sc_lv<1> > or_cond1_fu_1378_p2;
    sc_signal< sc_lv<1> > or_cond2_fu_1392_p2;
    sc_signal< sc_lv<32> > newSel2_fu_1384_p3;
    sc_signal< sc_lv<32> > grp_fu_932_p5;
    sc_signal< sc_lv<32> > denom_V_fu_1398_p3;
    sc_signal< sc_lv<32> > p_Val2_3_fu_1414_p0;
    sc_signal< sc_lv<32> > p_Val2_3_fu_1414_p1;
    sc_signal< sc_lv<48> > p_Val2_3_fu_1414_p2;
    sc_signal< sc_lv<1> > sel_tmp69_fu_1430_p2;
    sc_signal< sc_lv<32> > p_b_2_V_24_fu_1420_p4;
    sc_signal< sc_lv<1> > sel_tmp70_fu_1444_p2;
    sc_signal< sc_lv<32> > p_b_2_V_4_fu_1436_p3;
    sc_signal< sc_lv<32> > p_b_2_V_5_fu_1458_p3;
    sc_signal< sc_lv<32> > p_b_2_V_9_fu_1482_p3;
    sc_signal< sc_lv<32> > p_b_2_V_11_fu_1496_p3;
    sc_signal< sc_lv<4> > tmp_79_fu_1529_p1;
    sc_signal< sc_lv<4> > tmp_81_fu_1538_p10;
    sc_signal< sc_lv<32> > tmp_81_fu_1538_p11;
    sc_signal< sc_lv<32> > p_Val2_4_fu_1566_p0;
    sc_signal< sc_lv<32> > p_Val2_4_fu_1566_p1;
    sc_signal< sc_lv<48> > p_Val2_4_fu_1566_p2;
    sc_signal< sc_lv<4> > p_shl1_fu_1630_p3;
    sc_signal< sc_lv<4> > tmp_84_fu_1626_p1;
    sc_signal< sc_lv<4> > tmp_85_fu_1638_p2;
    sc_signal< sc_lv<4> > factor_V_fu_1649_p10;
    sc_signal< sc_lv<32> > factor_V_fu_1649_p11;
    sc_signal< sc_lv<32> > tmp_225_cast_fu_1681_p0;
    sc_signal< sc_lv<32> > tmp_225_cast_fu_1681_p1;
    sc_signal< sc_lv<32> > tmp_89_fu_1687_p5;
    sc_signal< sc_lv<32> > tmp_4309_cast_fu_1703_p0;
    sc_signal< sc_lv<32> > tmp_4309_cast_fu_1703_p1;
    sc_signal< sc_lv<32> > p_Val2_5_fu_1715_p5;
    sc_signal< sc_lv<48> > tmp_88_fu_1724_p3;
    sc_signal< sc_lv<48> > p_Val2_6_fu_1732_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_1753_p2;
    sc_signal< sc_lv<32> > p_b_2_V_25_fu_1737_p4;
    sc_signal< sc_lv<32> > tmp_90_fu_1774_p5;
    sc_signal< sc_lv<48> > tmp_91_fu_1786_p3;
    sc_signal< sc_lv<48> > p_Val2_s_191_fu_1794_p2;
    sc_signal< sc_lv<32> > p_A_2_0_V_12_fu_1799_p4;
    sc_signal< sc_lv<32> > tmp_92_fu_1817_p5;
    sc_signal< sc_lv<32> > tmp_93_fu_1833_p5;
    sc_signal< sc_lv<32> > tmp_4309_1_cast_fu_1853_p0;
    sc_signal< sc_lv<32> > tmp_4309_1_cast_fu_1853_p1;
    sc_signal< sc_lv<48> > tmp_429_1_fu_1845_p3;
    sc_signal< sc_lv<48> > tmp_4309_1_cast_fu_1853_p2;
    sc_signal< sc_lv<48> > p_Val2_230_1_fu_1858_p2;
    sc_signal< sc_lv<32> > p_A_2_1_V_11_fu_1864_p4;
    sc_signal< sc_lv<32> > tmp_94_fu_1882_p5;
    sc_signal< sc_lv<32> > tmp_95_fu_1898_p5;
    sc_signal< sc_lv<32> > tmp_4309_2_cast_fu_1918_p0;
    sc_signal< sc_lv<32> > tmp_4309_2_cast_fu_1918_p1;
    sc_signal< sc_lv<48> > tmp_429_2_fu_1910_p3;
    sc_signal< sc_lv<48> > tmp_4309_2_cast_fu_1918_p2;
    sc_signal< sc_lv<48> > p_Val2_230_2_fu_1923_p2;
    sc_signal< sc_lv<32> > p_A_2_2_V_11_fu_1929_p4;
    sc_signal< sc_lv<1> > tmp_83_fu_1709_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_1747_p2;
    sc_signal< sc_lv<1> > or_cond3_fu_1947_p2;
    sc_signal< sc_lv<32> > newSel4_fu_1953_p3;
    sc_signal< sc_lv<32> > newSel6_fu_1967_p3;
    sc_signal< sc_lv<32> > p_b_2_V_16_fu_1759_p3;
    sc_signal< sc_lv<32> > newSel8_fu_1988_p3;
    sc_signal< sc_lv<32> > newSel3_fu_2004_p3;
    sc_signal< sc_lv<32> > newSel5_fu_2020_p3;
    sc_signal< sc_lv<32> > newSel7_fu_2036_p3;
    sc_signal< sc_lv<32> > newSel9_fu_2052_p3;
    sc_signal< sc_lv<32> > newSel10_fu_2068_p3;
    sc_signal< sc_lv<32> > p_A_2_2_V_6_fu_1939_p3;
    sc_signal< sc_lv<32> > p_A_2_1_V_6_fu_1874_p3;
    sc_signal< sc_lv<32> > p_A_2_0_V_7_fu_1809_p3;
    sc_signal< sc_lv<32> > newSel11_fu_2108_p3;
    sc_signal< sc_lv<32> > newSel12_fu_2124_p3;
    sc_signal< sc_lv<32> > p_b_2_V_17_fu_1766_p3;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > ap_return_0_preg;
    sc_signal< sc_lv<32> > ap_return_1_preg;
    sc_signal< sc_lv<32> > ap_return_2_preg;
    sc_signal< sc_lv<32> > ap_return_3_preg;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_state2;
    static const sc_lv<20> ap_ST_fsm_state3;
    static const sc_lv<20> ap_ST_fsm_state4;
    static const sc_lv<20> ap_ST_fsm_state5;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_state7;
    static const sc_lv<20> ap_ST_fsm_state8;
    static const sc_lv<20> ap_ST_fsm_state9;
    static const sc_lv<20> ap_ST_fsm_state10;
    static const sc_lv<20> ap_ST_fsm_state11;
    static const sc_lv<20> ap_ST_fsm_state12;
    static const sc_lv<20> ap_ST_fsm_state13;
    static const sc_lv<20> ap_ST_fsm_state14;
    static const sc_lv<20> ap_ST_fsm_state15;
    static const sc_lv<20> ap_ST_fsm_state16;
    static const sc_lv<20> ap_ST_fsm_state17;
    static const sc_lv<20> ap_ST_fsm_state18;
    static const sc_lv<20> ap_ST_fsm_state19;
    static const sc_lv<20> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_9E;
    static const sc_lv<8> ap_const_lv8_8E;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_1206_p2();
    void thread_OP2_V_cast_fu_1410_p1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_j6_phi_fu_439_p4();
    void thread_ap_phi_mux_p_A_0_0_V_2_phi_fu_714_p18();
    void thread_ap_phi_mux_p_A_0_1_V_2_phi_fu_681_p18();
    void thread_ap_phi_mux_p_A_0_2_V_2_phi_fu_648_p18();
    void thread_ap_phi_mux_p_A_1_0_V_2_phi_fu_615_p18();
    void thread_ap_phi_mux_p_A_1_1_V_2_phi_fu_582_p18();
    void thread_ap_phi_mux_p_A_1_2_V_2_phi_fu_549_p18();
    void thread_ap_phi_mux_p_A_2_0_V_2_phi_fu_516_p18();
    void thread_ap_phi_mux_p_A_2_1_V_2_phi_fu_483_p18();
    void thread_ap_phi_mux_p_A_2_2_V_2_phi_fu_450_p18();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_denom_V_fu_1398_p3();
    void thread_exitcond4_fu_1517_p2();
    void thread_exitcond5_fu_1614_p2();
    void thread_exp_tmp_V_fu_1156_p4();
    void thread_factor_V_fu_1649_p10();
    void thread_grp_fu_903_p1();
    void thread_i_fu_980_p2();
    void thread_icmp_fu_1258_p2();
    void thread_ireg_V_fu_1140_p1();
    void thread_is_neg_fu_1034_p3();
    void thread_isneg_fu_1148_p3();
    void thread_j_fu_1523_p2();
    void thread_k_1_fu_1620_p2();
    void thread_man_V_1_fu_1186_p2();
    void thread_man_V_2_fu_1192_p3();
    void thread_newSel10_fu_2068_p3();
    void thread_newSel11_fu_2108_p3();
    void thread_newSel12_fu_2124_p3();
    void thread_newSel1_fu_1371_p3();
    void thread_newSel2_fu_1384_p3();
    void thread_newSel3_fu_2004_p3();
    void thread_newSel4_fu_1953_p3();
    void thread_newSel5_fu_2020_p3();
    void thread_newSel6_fu_1967_p3();
    void thread_newSel7_fu_2036_p3();
    void thread_newSel8_fu_1988_p3();
    void thread_newSel9_fu_2052_p3();
    void thread_newSel_fu_1359_p3();
    void thread_num_zeros_fu_1066_p3();
    void thread_or_cond1_fu_1378_p2();
    void thread_or_cond2_fu_1392_p2();
    void thread_or_cond3_fu_1947_p2();
    void thread_or_cond_fu_1366_p2();
    void thread_p_A_2_0_V_10_fu_2100_p3();
    void thread_p_A_2_0_V_12_fu_1799_p4();
    void thread_p_A_2_0_V_7_fu_1809_p3();
    void thread_p_A_2_0_V_8_fu_2028_p3();
    void thread_p_A_2_0_V_9_fu_2076_p3();
    void thread_p_A_2_1_V_11_fu_1864_p4();
    void thread_p_A_2_1_V_6_fu_1874_p3();
    void thread_p_A_2_1_V_7_fu_2012_p3();
    void thread_p_A_2_1_V_8_fu_2060_p3();
    void thread_p_A_2_1_V_9_fu_2092_p3();
    void thread_p_A_2_2_V_11_fu_1929_p4();
    void thread_p_A_2_2_V_6_fu_1939_p3();
    void thread_p_A_2_2_V_7_fu_1996_p3();
    void thread_p_A_2_2_V_8_fu_2044_p3();
    void thread_p_A_2_2_V_9_fu_2084_p3();
    void thread_p_Repl2_32_trunc_fu_1112_p2();
    void thread_p_Result_1_fu_1125_p5();
    void thread_p_Result_2_fu_1182_p1();
    void thread_p_Result_s_fu_1056_p4();
    void thread_p_Val2_12_fu_1048_p3();
    void thread_p_Val2_230_1_fu_1858_p2();
    void thread_p_Val2_230_2_fu_1923_p2();
    void thread_p_Val2_3_fu_1414_p0();
    void thread_p_Val2_3_fu_1414_p1();
    void thread_p_Val2_3_fu_1414_p2();
    void thread_p_Val2_4_fu_1566_p0();
    void thread_p_Val2_4_fu_1566_p1();
    void thread_p_Val2_4_fu_1566_p2();
    void thread_p_Val2_6_fu_1732_p2();
    void thread_p_Val2_s_191_fu_1794_p2();
    void thread_p_b_2_V_10_fu_1489_p3();
    void thread_p_b_2_V_11_fu_1496_p3();
    void thread_p_b_2_V_12_fu_1503_p3();
    void thread_p_b_2_V_14_fu_1510_p3();
    void thread_p_b_2_V_16_fu_1759_p3();
    void thread_p_b_2_V_17_fu_1766_p3();
    void thread_p_b_2_V_18_fu_1960_p3();
    void thread_p_b_2_V_19_fu_1974_p3();
    void thread_p_b_2_V_1_fu_1450_p3();
    void thread_p_b_2_V_20_fu_1981_p3();
    void thread_p_b_2_V_21_fu_2116_p3();
    void thread_p_b_2_V_22_fu_2132_p3();
    void thread_p_b_2_V_23_fu_2140_p3();
    void thread_p_b_2_V_24_fu_1420_p4();
    void thread_p_b_2_V_25_fu_1737_p4();
    void thread_p_b_2_V_4_fu_1436_p3();
    void thread_p_b_2_V_5_fu_1458_p3();
    void thread_p_b_2_V_6_fu_1466_p3();
    void thread_p_b_2_V_8_fu_1474_p3();
    void thread_p_b_2_V_9_fu_1482_p3();
    void thread_p_shl1_fu_1630_p3();
    void thread_p_shl_fu_990_p3();
    void thread_sel_tmp102_demorgan_fu_1282_p2();
    void thread_sel_tmp60_fu_1333_p2();
    void thread_sel_tmp61_fu_1338_p2();
    void thread_sel_tmp62_fu_1270_p2();
    void thread_sel_tmp63_fu_1276_p2();
    void thread_sel_tmp64_fu_1343_p2();
    void thread_sel_tmp65_fu_1349_p2();
    void thread_sel_tmp66_fu_1354_p2();
    void thread_sel_tmp67_fu_1288_p2();
    void thread_sel_tmp68_fu_1294_p2();
    void thread_sel_tmp69_fu_1430_p2();
    void thread_sel_tmp70_fu_1444_p2();
    void thread_sel_tmp87_demorgan_fu_1264_p2();
    void thread_sel_tmp8_fu_1753_p2();
    void thread_sel_tmp_fu_1747_p2();
    void thread_sh_amt_cast_fu_1300_p1();
    void thread_sh_amt_fu_1230_p3();
    void thread_storemerge_fu_1321_p3();
    void thread_tmp32_V_1_fu_1074_p2();
    void thread_tmp32_V_fu_1084_p1();
    void thread_tmp_101_fu_1080_p1();
    void thread_tmp_102_fu_1144_p1();
    void thread_tmp_104_fu_1170_p1();
    void thread_tmp_105_fu_1244_p1();
    void thread_tmp_106_fu_1248_p4();
    void thread_tmp_107_fu_1317_p1();
    void thread_tmp_1_fu_1673_p1();
    void thread_tmp_225_cast_fu_1681_p0();
    void thread_tmp_225_cast_fu_1681_p1();
    void thread_tmp_225_cast_fu_1681_p2();
    void thread_tmp_429_1_fu_1845_p3();
    void thread_tmp_429_2_fu_1910_p3();
    void thread_tmp_4309_1_cast_fu_1853_p0();
    void thread_tmp_4309_1_cast_fu_1853_p1();
    void thread_tmp_4309_1_cast_fu_1853_p2();
    void thread_tmp_4309_2_cast_fu_1918_p0();
    void thread_tmp_4309_2_cast_fu_1918_p1();
    void thread_tmp_4309_2_cast_fu_1918_p2();
    void thread_tmp_4309_cast_fu_1703_p0();
    void thread_tmp_4309_cast_fu_1703_p1();
    void thread_tmp_4309_cast_fu_1703_p2();
    void thread_tmp_59_fu_998_p2();
    void thread_tmp_60_fu_1028_p2();
    void thread_tmp_61_fu_1042_p2();
    void thread_tmp_62_fu_1098_p2();
    void thread_tmp_63_fu_1103_p2();
    void thread_tmp_64_fu_1108_p1();
    void thread_tmp_65_fu_1118_p3();
    void thread_tmp_66_fu_1166_p1();
    void thread_tmp_67_fu_1174_p3();
    void thread_tmp_68_fu_1200_p2();
    void thread_tmp_69_fu_1212_p2();
    void thread_tmp_70_fu_1218_p2();
    void thread_tmp_71_fu_1224_p2();
    void thread_tmp_72_fu_1238_p2();
    void thread_tmp_73_fu_1303_p2();
    void thread_tmp_74_fu_1308_p1();
    void thread_tmp_75_fu_1312_p2();
    void thread_tmp_76_fu_1328_p2();
    void thread_tmp_79_fu_1529_p1();
    void thread_tmp_81_fu_1538_p10();
    void thread_tmp_83_fu_1709_p2();
    void thread_tmp_84_fu_1626_p1();
    void thread_tmp_85_fu_1638_p2();
    void thread_tmp_88_fu_1724_p3();
    void thread_tmp_91_fu_1786_p3();
    void thread_tmp_fu_986_p1();
    void thread_tmp_s_fu_974_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
