<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><link rel="stylesheet" type="text/css" href="style.css"/><a class="dashingAutolink" name="autolink-402"></a><a class="dashAnchor" name="//apple_ref/cpp/Instruction/RDSEED"></a><title>RDSEED</title></head><body><header><nav><ul><li><a href="index.html">Index</a></li><li>November 2018</li></ul></nav></header><h1>RDSEED
		&mdash; Read Random SEED</h1>

<table>
<tbody><tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>NFx 0F C7 /7 RDSEED r16</td>
<td>M</td>
<td>V/V</td>
<td>RDSEED</td>
<td>Read a 16-bit NIST SP800-90B &amp; C compliant random value and store in the destination register.</td></tr>
<tr>
<td>NFx 0F C7 /7 RDSEED r32</td>
<td>M</td>
<td>V/V</td>
<td>RDSEED</td>
<td>Read a 32-bit NIST SP800-90B &amp; C compliant random value and store in the destination register.</td></tr>
<tr>
<td>NFx REX.W + 0F C7 /7 RDSEED r64</td>
<td>M</td>
<td>V/I</td>
<td>RDSEED</td>
<td>Read a 64-bit NIST SP800-90B &amp; C compliant random value and store in the destination register.</td></tr></tbody></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="RDSEED.html#instruction-operand-encoding">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>M</td>
<td>ModRM:r/m (w)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td></tr></tbody></table>
<h2 id="description">Description<a class="anchor" href="RDSEED.html#description">
			&para;
		</a></h2>
<p>Loads a hardware generated random value and store it in the destination register. The random value is generated from an Enhanced NRBG (Non Deterministic Random Bit Generator) that is compliant to NIST SP800-90B and NIST SP800-90C in the XOR construction mode. The size of the random value is determined by the destination register size and operating mode. The Carry Flag indicates whether a random value is available at the time the instruction is executed. CF=1 indicates that the data in the destination is valid. Otherwise CF=0 and the data in the destination operand will be returned as zeros for the specified width. All other flags are forced to 0 in either situation. Software must check the state of CF=1 for determining if a valid random seed value has been returned, otherwise it is expected to loop and retry execution of RDSEED (see Section 1.2).</p>
<p>The RDSEED instruction is available at all privilege levels. The RDSEED instruction executes normally either inside or outside a transaction region.</p>
<p>In 64-bit mode, the instruction&#39;s default operation size is 32 bits. Using a REX prefix in the form of REX.B permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.</p>
<h2 id="operation">Operation<a class="anchor" href="RDSEED.html#operation">
			&para;
		</a></h2>
<pre>IF HW_NRND_GEN.ready = 1
    THEN
        CASE of
            osize is 64: DEST[63:0] &larr; HW_NRND_GEN.data;
            osize is 32: DEST[31:0] &larr; HW_NRND_GEN.data;
            osize is 16: DEST[15:0] &larr; HW_NRND_GEN.data;
        ESAC;
        CF &larr; 1;
    ELSE
        CASE of
            osize is 64: DEST[63:0] &larr; 0;
            osize is 32: DEST[31:0] &larr; 0;
            osize is 16: DEST[15:0] &larr; 0;
        ESAC;
        CF &larr; 0;
FI;
OF, SF, ZF, AF, PF &larr; 0;
</pre>
<h2 id="flags-affected">Flags Affected<a class="anchor" href="RDSEED.html#flags-affected">
			&para;
		</a></h2>
<p>The CF flag is set according to the result (see the &#34;Operation&#34; section above). The OF, SF, ZF, AF, and PF flags are set to 0.</p>
<h2 id="c-c++-compiler-intrinsic-equivalent">C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="RDSEED.html#c-c++-compiler-intrinsic-equivalent">
			&para;
		</a></h2>
<pre>RDSEED int _rdseed16_step( unsigned short * );
</pre>
<pre>RDSEED int _rdseed32_step( unsigned int * );
</pre>
<pre>RDSEED int _rdseed64_step( unsigned __int64 *);
</pre>
<h2 class="exceptions" id="protected-mode-exceptions">Protected Mode Exceptions<a class="anchor" href="RDSEED.html#protected-mode-exceptions">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td rowspan="2">#UD</td>
<td>If the LOCK prefix is used.</td></tr>
<tr>
<td>If CPUID.(EAX=07H, ECX=0H):EBX.RDSEED[bit 18] = 0.</td></tr></tbody></table>
<h2 class="exceptions" id="real-address-mode-exceptions">Real-Address Mode Exceptions<a class="anchor" href="RDSEED.html#real-address-mode-exceptions">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td rowspan="2">#UD</td>
<td>If the LOCK prefix is used.</td></tr>
<tr>
<td>If CPUID.(EAX=07H, ECX=0H):EBX.RDSEED[bit 18] = 0.</td></tr></tbody></table>
<h2 class="exceptions" id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions<a class="anchor" href="RDSEED.html#virtual-8086-mode-exceptions">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td rowspan="2">#UD</td>
<td>If the LOCK prefix is used.</td></tr>
<tr>
<td>If CPUID.(EAX=07H, ECX=0H):EBX.RDSEED[bit 18] = 0.</td></tr></tbody></table>
<h2 class="exceptions" id="compatibility-mode-exceptions">Compatibility Mode Exceptions<a class="anchor" href="RDSEED.html#compatibility-mode-exceptions">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td rowspan="2">#UD</td>
<td>If the LOCK prefix is used.</td></tr>
<tr>
<td>If CPUID.(EAX=07H, ECX=0H):EBX.RDSEED[bit 18] = 0.</td></tr></tbody></table>
<h2 class="exceptions" id="64-bit-mode-exceptions">64-Bit Mode Exceptions<a class="anchor" href="RDSEED.html#64-bit-mode-exceptions">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td rowspan="2">#UD</td>
<td>If the LOCK prefix is used.</td></tr>
<tr>
<td>If CPUID.(EAX=07H, ECX=0H):EBX.RDSEED[bit 18] = 0.</td></tr></tbody></table><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual</a> for anything serious.
	</p></footer>
</body></html>