Analysis & Synthesis report for processador
Fri Apr 09 15:56:42 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "mux21:mux_jumper"
 10. Port Connectivity Checks: "extensor:jump"
 11. Port Connectivity Checks: "mux21:mux_jump"
 12. Port Connectivity Checks: "mux21:mux_mem"
 13. Port Connectivity Checks: "memoria_dados:memoData"
 14. Port Connectivity Checks: "ula:ulita"
 15. Port Connectivity Checks: "ulaControl:ULAcontrol"
 16. Port Connectivity Checks: "mux21:mux_regi"
 17. Port Connectivity Checks: "extensor:extend"
 18. Port Connectivity Checks: "registradores:registr"
 19. Port Connectivity Checks: "controleUnit:control"
 20. Port Connectivity Checks: "adder:somador1"
 21. Port Connectivity Checks: "programCounter:pc"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 09 15:56:42 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; processador                                     ;
; Top-level Entity Name              ; processador                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C7       ;                    ;
; Top-level entity name                                                      ; processador        ; processador        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; portaAND.v                       ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/portaAND.v           ;         ;
; controleUnit.v                   ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v       ;         ;
; adder.v                          ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/adder.v              ;         ;
; ulaControl.v                     ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ulaControl.v         ;         ;
; ula.v                            ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ula.v                ;         ;
; registradores.v                  ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/registradores.v      ;         ;
; pc.v                             ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/pc.v                 ;         ;
; mux21.v                          ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/mux21.v              ;         ;
; memoria_dados.v                  ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria_dados.v      ;         ;
; memoria.v                        ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v            ;         ;
; extensor.v                       ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/extensor.v           ;         ;
; processador.v                    ; yes             ; User Verilog HDL File        ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v        ;         ;
; banco_de_memoria.dat             ; yes             ; Auto-Found Unspecified File  ; C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/banco_de_memoria.dat ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |processador               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |processador        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux21:mux_jumper"                                                                                                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sinal ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "extensor:jump"                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux21:mux_jump"                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sinal     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sinal[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux21:mux_mem"                                                                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; sinal ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memoria_dados:memoData"                                                                                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LerMemo  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; EscrMemo ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ula:ulita"                                                                                                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALUctl ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A      ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (2 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B      ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (2 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ALUOut ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "ALUOut[8..8]" have no fanouts                                                        ;
; Zero   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ulaControl:ULAcontrol"                                                                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALUOp  ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ALUCtl ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux21:mux_regi"                                                                                                                                                                       ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; sinal     ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "extensor:extend"                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registradores:registr"                                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Reg2    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "Reg2[2..1]" will be connected to GND.                                     ;
; Escrita ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controleUnit:control"                                                                                                                                                        ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; escrita     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; escritaPC   ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; ulaFonte    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; ulaOP       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; pula        ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; regFonte    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; comparador  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; lerMemo     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; escreveMemo ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "adder:somador1"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; in2[7..1] ; Input ; Info     ; Stuck at GND ;
; in2[0]    ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "programCounter:pc"                                                                                                                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pc_in ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 09 15:56:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file portaand.v
    Info (12023): Found entity 1: portaAND
Info (12021): Found 1 design units, including 1 entities, in source file controleunit.v
    Info (12023): Found entity 1: controleUnit
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file ulacontrol.v
    Info (12023): Found entity 1: ulaControl
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ula
Info (12021): Found 1 design units, including 1 entities, in source file registradores.v
    Info (12023): Found entity 1: registradores
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: programCounter
Info (12021): Found 1 design units, including 1 entities, in source file mux21.v
    Info (12023): Found entity 1: mux21
Info (12021): Found 1 design units, including 1 entities, in source file memoria_dados.v
    Info (12023): Found entity 1: memoria_dados
Info (12021): Found 1 design units, including 1 entities, in source file memoria.v
    Info (12023): Found entity 1: memoria
Info (12021): Found 1 design units, including 1 entities, in source file extensor.v
    Info (12023): Found entity 1: extensor
Info (12021): Found 1 design units, including 1 entities, in source file dados.v
    Info (12023): Found entity 1: dados
Info (12021): Found 1 design units, including 1 entities, in source file processador.v
    Info (12023): Found entity 1: processador
Info (12021): Found 1 design units, including 1 entities, in source file test_processador.v
    Info (12023): Found entity 1: test_processador
Warning (10236): Verilog HDL Implicit Net warning at processador.v(20): created implicit net for "regi2"
Warning (10236): Verilog HDL Implicit Net warning at processador.v(20): created implicit net for "clock"
Info (12127): Elaborating entity "processador" for the top level hierarchy
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:pc"
Info (10648): Verilog HDL Display System Task info at pc.v(7): Program Counter
Warning (10175): Verilog HDL warning at pc.v(8): ignoring unsupported system task
Info (12128): Elaborating entity "adder" for hierarchy "adder:somador1"
Info (10648): Verilog HDL Display System Task info at adder.v(6): Testando ADDER...
Warning (10175): Verilog HDL warning at adder.v(7): ignoring unsupported system task
Info (12128): Elaborating entity "memoria" for hierarchy "memoria:memo"
Info (10648): Verilog HDL Display System Task info at memoria.v(11): Testando MEMORIA ...
Warning (10175): Verilog HDL warning at memoria.v(12): ignoring unsupported system task
Info (10648): Verilog HDL Display System Task info at memoria.v(19): Lendo o banco de memoria...
Warning (10850): Verilog HDL warning at memoria.v(22): number of words (22) in memory file does not match the number of elements in the address range [0:29]
Warning (10030): Net "Memo.data_a" at memoria.v(5) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "Memo.waddr_a" at memoria.v(5) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "Memo.we_a" at memoria.v(5) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "controleUnit" for hierarchy "controleUnit:control"
Info (10648): Verilog HDL Display System Task info at controleUnit.v(8): Testando CONTROLE ...
Warning (10175): Verilog HDL warning at controleUnit.v(9): ignoring unsupported system task
Warning (10235): Verilog HDL Always Construct warning at controleUnit.v(47): variable "escritaPC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at controleUnit.v(51): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable "escrita", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable "ulaFonte", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable "ulaOP", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable "pula", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable "regFonte", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable "comparador", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable "lerMemo", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable "escreveMemo", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable "escritaPC", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "escritaPC" at controleUnit.v(45)
Info (10041): Inferred latch for "escreveMemo" at controleUnit.v(45)
Info (10041): Inferred latch for "lerMemo" at controleUnit.v(45)
Info (10041): Inferred latch for "comparador" at controleUnit.v(45)
Info (10041): Inferred latch for "regFonte" at controleUnit.v(45)
Info (10041): Inferred latch for "pula" at controleUnit.v(45)
Info (10041): Inferred latch for "ulaOP" at controleUnit.v(45)
Info (10041): Inferred latch for "ulaFonte" at controleUnit.v(45)
Info (10041): Inferred latch for "escrita" at controleUnit.v(45)
Info (12128): Elaborating entity "registradores" for hierarchy "registradores:registr"
Warning (10036): Verilog HDL or VHDL warning at registradores.v(6): object "ra" assigned a value but never read
Info (10648): Verilog HDL Display System Task info at registradores.v(12): Lendo o banco de registradores...
Warning (10230): Verilog HDL assignment warning at registradores.v(13): truncated value with size 32 to match size of target (8)
Warning (10175): Verilog HDL warning at registradores.v(14): ignoring unsupported system task
Warning (10175): Verilog HDL warning at registradores.v(35): ignoring unsupported system task
Info (12128): Elaborating entity "extensor" for hierarchy "extensor:extend"
Info (10648): Verilog HDL Display System Task info at extensor.v(6): Testando extensor de sinal...
Warning (10175): Verilog HDL warning at extensor.v(7): ignoring unsupported system task
Info (12128): Elaborating entity "mux21" for hierarchy "mux21:mux_regi"
Info (10648): Verilog HDL Display System Task info at mux21.v(8): Testando MUX...
Warning (10175): Verilog HDL warning at mux21.v(9): ignoring unsupported system task
Info (12128): Elaborating entity "ulaControl" for hierarchy "ulaControl:ULAcontrol"
Info (10648): Verilog HDL Display System Task info at ulaControl.v(9): Testando CONTROLE ULA...
Warning (10175): Verilog HDL warning at ulaControl.v(10): ignoring unsupported system task
Warning (10240): Verilog HDL Always Construct warning at ulaControl.v(17): inferring latch(es) for variable "ALUCtl", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALUCtl[0]" at ulaControl.v(17)
Info (10041): Inferred latch for "ALUCtl[1]" at ulaControl.v(17)
Info (10041): Inferred latch for "ALUCtl[2]" at ulaControl.v(17)
Info (10041): Inferred latch for "ALUCtl[3]" at ulaControl.v(17)
Info (12128): Elaborating entity "ula" for hierarchy "ula:ulita"
Info (10648): Verilog HDL Display System Task info at ula.v(10): Testando ULA...
Warning (10175): Verilog HDL warning at ula.v(11): ignoring unsupported system task
Warning (10230): Verilog HDL assignment warning at ula.v(20): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ula.v(22): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "memoria_dados" for hierarchy "memoria_dados:memoData"
Info (10648): Verilog HDL Display System Task info at memoria_dados.v(9): Testando MEMORIA ...
Warning (10175): Verilog HDL warning at memoria_dados.v(10): ignoring unsupported system task
Warning (10850): Verilog HDL warning at memoria_dados.v(20): number of words (22) in memory file does not match the number of elements in the address range [0:23]
Warning (10855): Verilog HDL warning at memoria_dados.v(17): initial value for variable Memo should be constant
Warning (10175): Verilog HDL warning at memoria_dados.v(27): ignoring unsupported system task
Info (12128): Elaborating entity "portaAND" for hierarchy "portaAND:door_and"
Info (10648): Verilog HDL Display System Task info at portaAND.v(6): Testando porta ...
Warning (10175): Verilog HDL warning at portaAND.v(7): ignoring unsupported system task
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "controle[3]" is missing source, defaulting to GND
    Warning (12110): Net "controle[2]" is missing source, defaulting to GND
    Warning (12110): Net "controle[1]" is missing source, defaulting to GND
    Warning (12110): Net "controle[0]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "controle[3]" is missing source, defaulting to GND
    Warning (12110): Net "controle[2]" is missing source, defaulting to GND
    Warning (12110): Net "controle[1]" is missing source, defaulting to GND
    Warning (12110): Net "controle[0]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "controle[3]" is missing source, defaulting to GND
    Warning (12110): Net "controle[2]" is missing source, defaulting to GND
    Warning (12110): Net "controle[1]" is missing source, defaulting to GND
    Warning (12110): Net "controle[0]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "controle[3]" is missing source, defaulting to GND
    Warning (12110): Net "controle[2]" is missing source, defaulting to GND
    Warning (12110): Net "controle[1]" is missing source, defaulting to GND
    Warning (12110): Net "controle[0]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "controle[3]" is missing source, defaulting to GND
    Warning (12110): Net "controle[2]" is missing source, defaulting to GND
    Warning (12110): Net "controle[1]" is missing source, defaulting to GND
    Warning (12110): Net "controle[0]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "controle[3]" is missing source, defaulting to GND
    Warning (12110): Net "controle[2]" is missing source, defaulting to GND
    Warning (12110): Net "controle[1]" is missing source, defaulting to GND
    Warning (12110): Net "controle[0]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[7]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[6]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[5]" is missing source, defaulting to GND
    Warning (12110): Net "out_controle[4]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "escrita_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "escritaPC_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "escritaPC_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "escritaPC_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "escritaPC_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "escritaPC_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "escritaPC_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "escritaPC_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "ulaFonte_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "ulaOP_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "pula_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "regFonte_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "comparador_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "lerMemo_sinal[1]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[7]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[6]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[5]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[4]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[3]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[2]" is missing source, defaulting to GND
    Warning (12110): Net "escreveMemo_sinal[1]" is missing source, defaulting to GND
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/output_files/processador.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "reset"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 361 warnings
    Info: Peak virtual memory: 4593 megabytes
    Info: Processing ended: Fri Apr 09 15:56:42 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/output_files/processador.map.smsg.


