// Seed: 1243500074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_12(
      .id_0((id_11)), .id_1(1), .id_2(id_10 - id_6), .id_3(1), .id_4(~id_4), .id_5(1)
  );
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output logic id_2,
    output uwire id_3,
    output uwire id_4,
    input logic id_5,
    input uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri id_9
    , id_13, id_14,
    input wire id_10,
    output logic id_11
);
  initial begin
    id_2 <= id_5;
    id_11 = #id_15 1'b0 == 1'b0;
  end
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_14, id_14, id_14, id_13, id_13, id_13
  );
endmodule
