INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/new/Control_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/new/Game_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Game_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/new/Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/CSE100/Lab3/sfcCSE100Lab3/sfcCSE100Lab3.srcs/sources_1/new/MUX8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/CSE100/Lab4/sfcCSE100Lab4/sfcCSE100Lab4.srcs/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/CSE100/Lab3/sfcCSE100Lab3/sfcCSE100Lab3.srcs/sources_1/new/Segment_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Segment_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/CSE100/Lab4/sfcCSE100Lab4/sfcCSE100Lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v:248]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v:270]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/Lab5/lab5_clks.v:279]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Simulation
INFO: [VRFC 10-2458] undeclared symbol sw0, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw1, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw2, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw3, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw4, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw5, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw6, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw7, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw8, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw9, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw10, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw11, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw12, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw13, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw14, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2458] undeclared symbol sw15, assumed default net type wire [C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/new/Top_Level_Simulation.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/OneDrive/Desktop/CSE100/Lab5/sfcCSE100Lab5/sfcCSE100Lab5.srcs/sim_1/imports/sfcCSE100Lab4/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testTC
INFO: [VRFC 10-311] analyzing module show_7segDisplay
