INFO:sim:172 - Generating IP...
Resolving generics for 'cover'...
Applying external generics to 'cover'...
Delivering associated files for 'cover'...
Delivering EJava files for 'cover'...
Generating implementation netlist for 'cover'...
INFO:sim - Pre-processing HDL files for 'cover'...
Running synthesis for 'cover'
Running ngcbuild...
Writing VEO instantiation template for 'cover'...
Writing Verilog behavioral simulation model for 'cover'...
WARNING:sim - Overwriting existing file
   D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover/doc/blk_mem_gen_v7_3_vinfo.htm
   l with file from view xilinx_documentation
Delivered 1 file into directory D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'cover'...
Generating metadata file...
Generating ISE project file for 'cover'...
Generating ISE project...
XCO file found: cover.xco
XMDF file found: cover_xmdf.tcl
Adding D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover.asy -view all -origin_type
imported
Adding D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover.ngc -view all -origin_type
created
Checking file "D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover.ngc" for project
device match ...
File "D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover.ngc" device information
matches project device.
Adding D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover.sym -view all -origin_type
imported
Adding D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/logic2020/LifeGame/ipcore_dir/tmp/_cg/cover.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/cover"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'cover'.
