GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\DVP_Capture\DVP_Capture.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\camera_init\camera_init.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\camera_init\i2c_control\i2c_bit_shift.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\camera_init\i2c_control\i2c_control.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\camera_init\ov5640_init_table_jpeg.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\camera_init\ov5640_init_table_rgb.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\camera_pll\camera_pll.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\ddr3_ctrl_2port\ddr3_ctrl_2port.v'
Undeclared symbol 'app_rd_data_end', assumed default net type 'wire'("D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\ddr3_ctrl_2port\ddr3_ctrl_2port.v":145)
Undeclared symbol 'app_sr_active', assumed default net type 'wire'("D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\ddr3_ctrl_2port\ddr3_ctrl_2port.v":148)
Undeclared symbol 'app_ref_ack', assumed default net type 'wire'("D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\ddr3_ctrl_2port\ddr3_ctrl_2port.v":149)
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\ddr3_ctrl_2port\fifo_ddr3_adapter.v'
WARN  (EX3628) : Redeclaration of ANSI port 'app_addr' is not allowed("D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\ddr3_ctrl_2port\fifo_ddr3_adapter.v":53)
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\ddr3_memory_interface\ddr3_memory_interface.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\ddr_pll\ddr_pll.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\gowin_ddr\gowin_ddr.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\rd_data_fifo\rd_data_fifo.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\vga\disp_driver.v'
Analyzing included file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\vga\disp_parameter_cfg.v'("D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\vga\disp_driver.v":16)
Back to file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\vga\disp_driver.v'("D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\vga\disp_driver.v":16)
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\vga\disp_parameter_cfg.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\vga\dvi_encoder.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\wr_data_fifo\wr_data_fifo.v'
Analyzing Verilog file 'D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\test1.v'
Compiling module 'test1'("D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\src\test1.v":1)
NOTE  (EX0101) : Current top module is "test1"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\impl\gwsynthesis\test1.vg" completed
[100%] Generate report file "D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\test1\impl\gwsynthesis\test1_syn.rpt.html" completed
GowinSynthesis finish
