<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="112"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][111]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][110]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][109]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][108]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][107]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][106]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][105]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][104]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][103]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][102]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][101]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][100]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][99]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][98]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][97]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][96]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][95]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][94]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][93]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][92]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][91]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][90]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][89]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][88]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][87]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][86]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][85]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][84]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][83]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][82]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][81]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][80]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][79]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][78]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][77]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][76]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][75]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][74]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][73]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][72]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][71]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][70]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][69]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][68]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][67]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][66]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][65]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][64]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][63]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][62]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][61]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][60]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][59]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][58]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][57]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][56]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][55]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][54]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][53]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][52]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][51]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][50]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][49]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][48]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][47]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][46]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][45]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][44]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][43]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][42]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][41]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][40]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][39]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][38]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][37]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][36]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][35]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][34]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][33]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][32]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][31]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][30]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][29]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][28]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][27]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][26]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][25]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][24]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][23]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][22]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][21]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][20]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][19]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][18]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][17]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][16]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][15]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][14]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][13]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][12]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][11]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][10]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][9]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][8]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][7]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][6]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][5]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][4]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][3]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[0][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="112"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][111]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][110]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][109]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][108]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][107]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][106]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][105]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][104]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][103]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][102]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][101]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][100]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][99]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][98]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][97]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][96]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][95]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][94]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][93]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][92]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][91]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][90]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][89]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][88]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][87]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][86]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][85]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][84]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][83]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][82]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][81]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][80]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][79]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][78]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][77]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][76]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][75]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][74]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][73]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][72]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][71]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][70]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][69]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][68]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][67]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][66]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][65]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][64]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][63]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][62]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][61]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][60]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][59]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][58]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][57]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][56]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][55]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][54]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][53]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][52]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][51]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][50]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][49]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][48]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][47]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][46]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][45]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][44]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][43]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][42]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][41]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][40]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][39]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][38]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][37]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][36]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][35]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][34]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][33]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][32]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][31]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][30]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][29]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][28]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][27]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][26]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][25]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][24]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][23]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][22]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][21]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][20]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][19]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][18]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][17]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][16]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][15]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][14]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][13]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][12]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][11]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][10]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][9]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][8]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][7]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][6]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][5]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][4]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][3]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[1][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="112"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][111]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][110]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][109]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][108]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][107]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][106]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][105]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][104]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][103]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][102]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][101]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][100]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][99]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][98]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][97]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][96]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][95]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][94]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][93]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][92]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][91]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][90]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][89]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][88]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][87]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][86]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][85]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][84]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][83]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][82]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][81]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][80]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][79]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][78]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][77]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][76]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][75]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][74]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][73]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][72]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][71]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][70]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][69]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][68]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][67]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][66]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][65]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][64]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][63]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][62]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][61]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][60]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][59]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][58]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][57]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][56]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][55]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][54]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][53]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][52]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][51]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][50]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][49]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][48]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][47]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][46]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][45]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][44]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][43]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][42]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][41]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][40]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][39]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][38]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][37]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][36]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][35]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][34]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][33]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][32]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][31]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][30]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][29]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][28]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][27]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][26]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][25]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][24]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][23]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][22]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][21]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][20]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][19]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][18]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][17]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][16]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][15]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][14]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][13]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][12]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][11]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][10]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][9]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][8]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][7]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][6]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][5]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][4]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][3]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDet[2][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/dataValid[2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/dataValid[1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/dataValid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[15]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[14]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[13]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[12]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[11]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[10]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[9]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[8]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[7]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[6]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[5]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[4]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[3]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/timer[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[0][2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[0][1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[0][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[0]__0[2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[0]__0[1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[0]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="6"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[1][2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[1][1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[1][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="9"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[1]__0[2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[1]__0[1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[1]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="12"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[2][2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[2][1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[2][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="15"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[2]__0[2]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[2]__0[1]"/>
        <net name="U_Core/U_Asic/U_ChargeInj/hitDetIndex[2]__0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[13]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[12]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[11]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[10]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[9]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[8]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[7]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[6]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[5]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[4]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[3]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[2]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[1]"/>
        <net name="U_Core/U_Asic/U_Chess[0].U_Rx/chessDin[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[13]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[12]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[11]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[10]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[9]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[8]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[7]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[6]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[5]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[4]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[3]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[2]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[1]"/>
        <net name="U_Core/U_Asic/U_Chess[1].U_Rx/chessDin[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[13]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[12]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[11]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[10]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[9]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[8]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[7]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[6]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[5]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[4]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[3]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[2]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[1]"/>
        <net name="U_Core/U_Asic/U_Chess[2].U_Rx/chessDin[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_Core/U_Asic/U_ChargeInj/calPulse"/>
      </nets>
    </probe>
  </probeset>
</probeData>
