\doxysection{reg\+\_\+file Entity Reference}
\hypertarget{classreg__file}{}\label{classreg__file}\index{reg\_file@{reg\_file}}
Inheritance diagram for reg\+\_\+file\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=6.000000cm]{d8/d6f/classreg__file}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classreg__file_1_1structural}{reg\+\_\+file.\+structural}} architecture
\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classreg__file_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classreg__file_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classreg__file_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\item 
\mbox{\hyperlink{classreg__file_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classreg__file_ab7bf2871224935c0416631ce6ea79f7b}{DATA\+\_\+\+WIDTH}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }}}
\begin{DoxyCompactList}\small\item\em Width of the data bus. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classreg__file_aa743b3ca5c40506bdf726a9631d3717a}{ADDR\+\_\+\+WIDTH}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}}
\begin{DoxyCompactList}\small\item\em Width of the address bus. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classreg__file_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Clock input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classreg__file_a108f6801ba4104063b9d5f9286194302}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Reset input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classreg__file_a07d9a840995098cb1ed2ed0140e196da}{wr\+\_\+en}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Write enable input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classreg__file_a9b5d95b4491397b8c57d4fa28c3c6261}{w\+\_\+addr}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classreg__file_aa743b3ca5c40506bdf726a9631d3717a}{ADDR\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Write address input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classreg__file_a9289afd2abf791c1c4b3cbc8d9590636}{r\+\_\+addr}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classreg__file_aa743b3ca5c40506bdf726a9631d3717a}{ADDR\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Read address input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classreg__file_a80014221018ffd51234fb72048cc7fc6}{w\+\_\+data}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classreg__file_ab7bf2871224935c0416631ce6ea79f7b}{DATA\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Data input for writing. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classreg__file_a36d8aa71ffe3ac859b8553aaf2542c20}{r\+\_\+data}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classreg__file_ab7bf2871224935c0416631ce6ea79f7b}{DATA\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Data output for reading. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Register File Entity

The register file entity provides a set of registers that can be read and written. 

\doxysubsection{Member Data Documentation}
\Hypertarget{classreg__file_aa743b3ca5c40506bdf726a9631d3717a}\label{classreg__file_aa743b3ca5c40506bdf726a9631d3717a} 
\index{reg\_file@{reg\_file}!ADDR\_WIDTH@{ADDR\_WIDTH}}
\index{ADDR\_WIDTH@{ADDR\_WIDTH}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{ADDR\_WIDTH}{ADDR\_WIDTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_aa743b3ca5c40506bdf726a9631d3717a}{ADDR\+\_\+\+WIDTH}} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}



Width of the address bus. 

\Hypertarget{classreg__file_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classreg__file_ac7d2714e799fc3b1af36d5ebbc3c3564} 
\index{reg\_file@{reg\_file}!clock@{clock}}
\index{clock@{clock}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Clock input. 

\Hypertarget{classreg__file_ab7bf2871224935c0416631ce6ea79f7b}\label{classreg__file_ab7bf2871224935c0416631ce6ea79f7b} 
\index{reg\_file@{reg\_file}!DATA\_WIDTH@{DATA\_WIDTH}}
\index{DATA\_WIDTH@{DATA\_WIDTH}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{DATA\_WIDTH}{DATA\_WIDTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_ab7bf2871224935c0416631ce6ea79f7b}{DATA\+\_\+\+WIDTH}} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}



Width of the data bus. 

\Hypertarget{classreg__file_a0a6af6eef40212dbaf130d57ce711256}\label{classreg__file_a0a6af6eef40212dbaf130d57ce711256} 
\index{reg\_file@{reg\_file}!ieee@{ieee}}
\index{ieee@{ieee}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classreg__file_acb415f2e3abd505b8338da5b5bf9e2fb}\label{classreg__file_acb415f2e3abd505b8338da5b5bf9e2fb} 
\index{reg\_file@{reg\_file}!math\_real@{math\_real}}
\index{math\_real@{math\_real}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{math\_real}{math\_real}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classreg__file_a2edc34402b573437d5f25fa90ba4013e}\label{classreg__file_a2edc34402b573437d5f25fa90ba4013e} 
\index{reg\_file@{reg\_file}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classreg__file_a9289afd2abf791c1c4b3cbc8d9590636}\label{classreg__file_a9289afd2abf791c1c4b3cbc8d9590636} 
\index{reg\_file@{reg\_file}!r\_addr@{r\_addr}}
\index{r\_addr@{r\_addr}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{r\_addr}{r\_addr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_a9289afd2abf791c1c4b3cbc8d9590636}{r\+\_\+addr}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classreg__file_aa743b3ca5c40506bdf726a9631d3717a}{ADDR\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Read address input. 

\Hypertarget{classreg__file_a36d8aa71ffe3ac859b8553aaf2542c20}\label{classreg__file_a36d8aa71ffe3ac859b8553aaf2542c20} 
\index{reg\_file@{reg\_file}!r\_data@{r\_data}}
\index{r\_data@{r\_data}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{r\_data}{r\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_a36d8aa71ffe3ac859b8553aaf2542c20}{r\+\_\+data}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classreg__file_ab7bf2871224935c0416631ce6ea79f7b}{DATA\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Data output for reading. 

\Hypertarget{classreg__file_a108f6801ba4104063b9d5f9286194302}\label{classreg__file_a108f6801ba4104063b9d5f9286194302} 
\index{reg\_file@{reg\_file}!reset@{reset}}
\index{reset@{reset}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_a108f6801ba4104063b9d5f9286194302}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Reset input. 

\Hypertarget{classreg__file_acd03516902501cd1c7296a98e22c6fcb}\label{classreg__file_acd03516902501cd1c7296a98e22c6fcb} 
\index{reg\_file@{reg\_file}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classreg__file_a9b5d95b4491397b8c57d4fa28c3c6261}\label{classreg__file_a9b5d95b4491397b8c57d4fa28c3c6261} 
\index{reg\_file@{reg\_file}!w\_addr@{w\_addr}}
\index{w\_addr@{w\_addr}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{w\_addr}{w\_addr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_a9b5d95b4491397b8c57d4fa28c3c6261}{w\+\_\+addr}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classreg__file_aa743b3ca5c40506bdf726a9631d3717a}{ADDR\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Write address input. 

\Hypertarget{classreg__file_a80014221018ffd51234fb72048cc7fc6}\label{classreg__file_a80014221018ffd51234fb72048cc7fc6} 
\index{reg\_file@{reg\_file}!w\_data@{w\_data}}
\index{w\_data@{w\_data}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{w\_data}{w\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_a80014221018ffd51234fb72048cc7fc6}{w\+\_\+data}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classreg__file_ab7bf2871224935c0416631ce6ea79f7b}{DATA\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Data input for writing. 

\Hypertarget{classreg__file_a07d9a840995098cb1ed2ed0140e196da}\label{classreg__file_a07d9a840995098cb1ed2ed0140e196da} 
\index{reg\_file@{reg\_file}!wr\_en@{wr\_en}}
\index{wr\_en@{wr\_en}!reg\_file@{reg\_file}}
\doxysubsubsection{\texorpdfstring{wr\_en}{wr\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classreg__file_a07d9a840995098cb1ed2ed0140e196da}{wr\+\_\+en}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Write enable input. 



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/fifo/\mbox{\hyperlink{reg__file_8vhdl}{reg\+\_\+file.\+vhdl}}\end{DoxyCompactItemize}
