Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  7 11:54:17 2021
| Host         : 4328-COMP-11 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.266        0.000                      0                  266        0.179        0.000                      0                  266        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.266        0.000                      0                  266        0.179        0.000                      0                  266        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.076ns (19.753%)  route 4.371ns (80.247%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          0.820     9.033    cnt2[7]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     9.157 r  cnt2[7]_i_4/O
                         net (fo=6, routed)           0.831     9.988    cnt2[7]_i_4_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124    10.112 r  cnt2[7]_i_1/O
                         net (fo=8, routed)           0.654    10.766    cnt2[7]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.032    cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.076ns (19.753%)  route 4.371ns (80.247%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          0.820     9.033    cnt2[7]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     9.157 r  cnt2[7]_i_4/O
                         net (fo=6, routed)           0.831     9.988    cnt2[7]_i_4_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124    10.112 r  cnt2[7]_i_1/O
                         net (fo=8, routed)           0.654    10.766    cnt2[7]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[1]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.032    cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.076ns (19.753%)  route 4.371ns (80.247%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          0.820     9.033    cnt2[7]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     9.157 r  cnt2[7]_i_4/O
                         net (fo=6, routed)           0.831     9.988    cnt2[7]_i_4_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124    10.112 r  cnt2[7]_i_1/O
                         net (fo=8, routed)           0.654    10.766    cnt2[7]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.032    cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.076ns (19.753%)  route 4.371ns (80.247%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          0.820     9.033    cnt2[7]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     9.157 r  cnt2[7]_i_4/O
                         net (fo=6, routed)           0.831     9.988    cnt2[7]_i_4_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124    10.112 r  cnt2[7]_i_1/O
                         net (fo=8, routed)           0.654    10.766    cnt2[7]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[3]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.032    cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.076ns (19.753%)  route 4.371ns (80.247%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          0.820     9.033    cnt2[7]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     9.157 r  cnt2[7]_i_4/O
                         net (fo=6, routed)           0.831     9.988    cnt2[7]_i_4_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124    10.112 r  cnt2[7]_i_1/O
                         net (fo=8, routed)           0.654    10.766    cnt2[7]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[4]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.032    cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.105ns (21.550%)  route 4.023ns (78.450%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          0.657     8.870    cnt2[7]_i_3_n_0
    SLICE_X1Y70          LUT4 (Prop_lut4_I3_O)        0.124     8.994 r  cnt1[7]_i_3/O
                         net (fo=6, routed)           0.902     9.896    cnt1[7]_i_3_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.153    10.049 r  cnt1[7]_i_1/O
                         net (fo=8, routed)           0.398    10.446    cnt1[7]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.590    15.013    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.408    14.828    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.105ns (21.550%)  route 4.023ns (78.450%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          0.657     8.870    cnt2[7]_i_3_n_0
    SLICE_X1Y70          LUT4 (Prop_lut4_I3_O)        0.124     8.994 r  cnt1[7]_i_3/O
                         net (fo=6, routed)           0.902     9.896    cnt1[7]_i_3_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.153    10.049 r  cnt1[7]_i_1/O
                         net (fo=8, routed)           0.398    10.446    cnt1[7]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  cnt1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.590    15.013    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  cnt1_reg[2]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.408    14.828    cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.105ns (21.550%)  route 4.023ns (78.450%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          0.657     8.870    cnt2[7]_i_3_n_0
    SLICE_X1Y70          LUT4 (Prop_lut4_I3_O)        0.124     8.994 r  cnt1[7]_i_3/O
                         net (fo=6, routed)           0.902     9.896    cnt1[7]_i_3_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.153    10.049 r  cnt1[7]_i_1/O
                         net (fo=8, routed)           0.398    10.446    cnt1[7]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  cnt1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.590    15.013    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  cnt1_reg[3]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.408    14.828    cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flag_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.952ns (18.803%)  route 4.111ns (81.197%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          1.340     9.553    cnt2[7]_i_3_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.124     9.677 r  flag_counter[0]_i_1/O
                         net (fo=16, routed)          0.705    10.382    flag_counter[0]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  flag_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  flag_counter_reg[12]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y70          FDRE (Setup_fdre_C_R)       -0.429    14.809    flag_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 prescale_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flag_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.952ns (18.803%)  route 4.111ns (81.197%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  prescale_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  prescale_reg[3]/Q
                         net (fo=2, routed)           0.832     6.607    prescale_reg[3]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.124     6.731 f  cnt2[7]_i_13/O
                         net (fo=1, routed)           0.663     7.394    cnt2[7]_i_13_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.518 r  cnt2[7]_i_7/O
                         net (fo=1, routed)           0.571     8.089    cnt2[7]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     8.213 f  cnt2[7]_i_3/O
                         net (fo=40, routed)          1.340     9.553    cnt2[7]_i_3_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.124     9.677 r  flag_counter[0]_i_1/O
                         net (fo=16, routed)          0.705    10.382    flag_counter[0]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  flag_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  flag_counter_reg[13]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y70          FDRE (Setup_fdre_C_R)       -0.429    14.809    flag_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tic_an_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tic_an_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.746%)  route 0.074ns (26.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  tic_an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.645 r  tic_an_reg[5]/Q
                         net (fo=6, routed)           0.074     1.720    tic_an_reg_n_0_[5]
    SLICE_X9Y75          LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  tic_an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    tic_an[0]_i_1_n_0
    SLICE_X9Y75          FDCE                                         r  tic_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  tic_an_reg[0]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X9Y75          FDCE (Hold_fdce_C_D)         0.091     1.585    tic_an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tempAN_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempAN_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.088%)  route 0.151ns (47.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X2Y75          FDPE                                         r  tempAN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDPE (Prop_fdpe_C_Q)         0.164     1.674 r  tempAN_reg[4]/Q
                         net (fo=8, routed)           0.151     1.825    AN_OBUF[4]
    SLICE_X4Y75          FDPE                                         r  tempAN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.858     2.023    clk_IBUF_BUFG
    SLICE_X4Y75          FDPE                                         r  tempAN_reg[5]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y75          FDPE (Hold_fdpe_C_D)         0.066     1.609    tempAN_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tempLED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempLED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  tempLED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  tempLED_reg[8]/Q
                         net (fo=4, routed)           0.091     1.737    LED_OBUF[8]
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.099     1.836 r  tempLED[7]_i_1/O
                         net (fo=1, routed)           0.000     1.836    p_1_in__0[7]
    SLICE_X0Y66          FDRE                                         r  tempLED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  tempLED_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.092     1.610    tempLED_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempAN_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.032%)  route 0.174ns (47.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  FSM_onehot_state_reg[0]/Q
                         net (fo=28, routed)          0.174     1.826    FSM_onehot_state_reg_n_0_[0]
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.048     1.874 r  tempAN[6]_i_1/O
                         net (fo=1, routed)           0.000     1.874    tempAN[6]_i_1_n_0
    SLICE_X4Y75          FDPE                                         r  tempAN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.858     2.023    clk_IBUF_BUFG
    SLICE_X4Y75          FDPE                                         r  tempAN_reg[6]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X4Y75          FDPE (Hold_fdpe_C_D)         0.107     1.629    tempAN_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 flag_right_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flag_right_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  flag_right_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  flag_right_reg[0]/Q
                         net (fo=2, routed)           0.154     1.811    flag_right_reg_n_0_[0]
    SLICE_X1Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  flag_right[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    flag_right[0]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  flag_right_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  flag_right_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.092     1.608    flag_right_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 switch_delay_btn2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_delay_btn2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.436%)  route 0.182ns (46.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  switch_delay_btn2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  switch_delay_btn2_reg[1]/Q
                         net (fo=3, routed)           0.182     1.858    p_1_in11_in
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  switch_delay_btn2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    switch_delay_btn2[0]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  switch_delay_btn2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  switch_delay_btn2_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.120     1.646    switch_delay_btn2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempAN_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.633%)  route 0.174ns (48.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  FSM_onehot_state_reg[0]/Q
                         net (fo=28, routed)          0.174     1.826    FSM_onehot_state_reg_n_0_[0]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  tempAN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    tempAN[2]_i_1_n_0
    SLICE_X4Y75          FDPE                                         r  tempAN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.858     2.023    clk_IBUF_BUFG
    SLICE_X4Y75          FDPE                                         r  tempAN_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X4Y75          FDPE (Hold_fdpe_C_D)         0.091     1.613    tempAN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt2_reg[0]/Q
                         net (fo=7, routed)           0.181     1.836    cnt2_reg_n_0_[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I2_O)        0.043     1.879 r  cnt2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    cnt2__0[2]
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  cnt2_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.107     1.620    cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tempAN_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempAN_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.392%)  route 0.183ns (49.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X4Y75          FDPE                                         r  tempAN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDPE (Prop_fdpe_C_Q)         0.141     1.650 r  tempAN_reg[2]/Q
                         net (fo=5, routed)           0.183     1.833    AN_OBUF[2]
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.045     1.878 r  tempAN[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    tempAN[3]_i_1_n_0
    SLICE_X4Y77          FDPE                                         r  tempAN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X4Y77          FDPE                                         r  tempAN_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y77          FDPE (Hold_fdpe_C_D)         0.092     1.617    tempAN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 flag_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flag_left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  flag_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  flag_left_reg[0]/Q
                         net (fo=2, routed)           0.167     1.823    flag_left_reg_n_0_[0]
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  flag_left[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    flag_left[0]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  flag_left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  flag_left_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.091     1.605    flag_left_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     cnt1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     cnt1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     cnt1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     cnt1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     cnt1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     cnt1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     cnt1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     cnt1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     cnt2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     switch_delay_btn1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     switch_delay_btn1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     cnt1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     cnt1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     cnt1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     cnt1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     cnt1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     tempLED_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     tempLED_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     tempLED_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     cnt1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     cnt1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     cnt1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     cnt1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     cnt1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     cnt1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     cnt1_reg[6]/C



