Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ControllerTest_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ControllerTest_TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ControllerTest_TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : ControllerTest_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <logic> of entity <debounce>.
Parsing VHDL file "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\ps2_keyboard.vhd" into library work
Parsing entity <ps2_keyboard>.
Parsing architecture <logic> of entity <ps2_keyboard>.
Parsing VHDL file "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\ps2_keyboard_to_ascii.vhd" into library work
Parsing entity <ps2_keyboard_to_ascii>.
Parsing architecture <behavior> of entity <ps2_keyboard_to_ascii>.
Parsing VHDL file "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\lcd_controller.vhd" into library work
Parsing entity <lcd_controller>.
Parsing architecture <controller> of entity <lcd_controller>.
Parsing VHDL file "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\ControllerTest_TOP.vhd" into library work
Parsing entity <ControllerTest_TOP>.
Parsing architecture <Behavioral> of entity <controllertest_top>.
WARNING:HDLCompiler:946 - "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\ControllerTest_TOP.vhd" Line 78: Actual for formal port reset_n is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ControllerTest_TOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <lcd_controller> (architecture <controller>) from library <work>.

Elaborating entity <ps2_keyboard_to_ascii> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ps2_keyboard> (architecture <logic>) with generics from library <work>.

Elaborating entity <debounce> (architecture <logic>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ControllerTest_TOP>.
    Related source file is "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\ControllerTest_TOP.vhd".
    Found 8-bit register for signal <ram<0>>.
    Found 8-bit register for signal <ram<1>>.
    Found 8-bit register for signal <ram<2>>.
    Found 8-bit register for signal <ram<3>>.
    Found 8-bit register for signal <ram<4>>.
    Found 8-bit register for signal <ram<5>>.
    Found 8-bit register for signal <ram<6>>.
    Found 8-bit register for signal <ram<7>>.
    Found 8-bit register for signal <ram<8>>.
    Found 8-bit register for signal <ram<9>>.
    Found 8-bit register for signal <ram<10>>.
    Found 8-bit register for signal <ram<11>>.
    Found 8-bit register for signal <ram<12>>.
    Found 8-bit register for signal <ram<13>>.
    Found 8-bit register for signal <ram<14>>.
    Found 8-bit register for signal <ram<15>>.
    Found 8-bit register for signal <ram<16>>.
    Found 8-bit register for signal <ram<17>>.
    Found 8-bit register for signal <ram<18>>.
    Found 8-bit register for signal <ram<19>>.
    Found 8-bit register for signal <ram<20>>.
    Found 8-bit register for signal <ram<21>>.
    Found 8-bit register for signal <ram<22>>.
    Found 8-bit register for signal <ram<23>>.
    Found 8-bit register for signal <ram<24>>.
    Found 8-bit register for signal <ram<25>>.
    Found 8-bit register for signal <ram<26>>.
    Found 8-bit register for signal <ram<27>>.
    Found 8-bit register for signal <ram<28>>.
    Found 8-bit register for signal <ram<29>>.
    Found 8-bit register for signal <ram<30>>.
    Found 8-bit register for signal <ram<31>>.
    Found 1-bit register for signal <channel>.
    Found 32-bit register for signal <pointer>.
    Found 32-bit adder for signal <pointer[31]_GND_3_o_add_105_OUT> created at line 109.
    Found 32-bit subtractor for signal <pointer[31]_GND_3_o_sub_3_OUT<31:0>> created at line 101.
    Found 32-bit comparator greater for signal <pointer[31]_GND_3_o_LessThan_2_o> created at line 100
    Found 8-bit comparator greater for signal <GND_3_o_charCode[7]_LessThan_70_o> created at line 107
    Found 8-bit comparator greater for signal <charCode[7]_GND_3_o_LessThan_71_o> created at line 107
    Found 32-bit comparator greater for signal <GND_3_o_pointer[31]_LessThan_72_o> created at line 107
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 289 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <ControllerTest_TOP> synthesized.

Synthesizing Unit <lcd_controller>.
    Related source file is "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\lcd_controller.vhd".
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <rs>.
    Found 1-bit register for signal <rw>.
    Found 8-bit register for signal <lcd_data>.
    Found 1-bit register for signal <e>.
    Found 5-bit register for signal <ptr>.
    Found 1-bit register for signal <line>.
    Found 32-bit register for signal <clk_count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n_INV_10_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | power_up                                       |
    | Power Up State     | power_up                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clk_count[31]_GND_4_o_add_5_OUT> created at line 85.
    Found 8-bit adder for signal <ptr[4]_GND_4_o_add_64_OUT> created at line 163.
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_100_OUT<4:0>> created at line 196.
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_1_o> created at line 72
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_7_o> created at line 86
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_8_o> created at line 93
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_9_o> created at line 97
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_10_o> created at line 108
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_11_o> created at line 112
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_12_o> created at line 116
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_13_o> created at line 120
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_14_o> created at line 127
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_90_o> created at line 171
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_91_o> created at line 172
    Found 32-bit comparator greater for signal <GND_4_o_clk_count[31]_LessThan_92_o> created at line 174
    Found 32-bit comparator lessequal for signal <GND_4_o_clk_count[31]_LessThan_93_o> created at line 176
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  37 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_controller> synthesized.

Synthesizing Unit <ps2_keyboard_to_ascii>.
    Related source file is "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\ps2_keyboard_to_ascii.vhd".
        clk_freq = 20000000
        ps2_debounce_counter_size = 7
    Found 1-bit register for signal <ascii_new>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <e0_code>.
    Found 8-bit register for signal <ascii>.
    Found 1-bit register for signal <caps_lock>.
    Found 1-bit register for signal <control_r>.
    Found 1-bit register for signal <control_l>.
    Found 1-bit register for signal <shift_l>.
    Found 1-bit register for signal <shift_r>.
    Found 8-bit register for signal <ascii_Buffer>.
    Found 1-bit register for signal <prev_ps2_code_new>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ps2_keyboard_to_ascii> synthesized.

Synthesizing Unit <ps2_keyboard>.
    Related source file is "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\ps2_keyboard.vhd".
        clk_freq = 20000000
        debounce_counter_size = 7
    Found 11-bit register for signal <ps2_word>.
    Found 11-bit register for signal <count_idle>.
    Found 1-bit register for signal <ps2_code_new>.
    Found 8-bit register for signal <ps2_code>.
    Found 2-bit register for signal <sync_ffs>.
    Found 11-bit adder for signal <count_idle[10]_GND_6_o_add_3_OUT> created at line 95.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <ps2_keyboard> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "H:\Gm's repository\DIGITAL_SYSTEM_FUNDAMENTALS_PROJECT_ASSIGNMENT\debounce.vhd".
        counter_size = 7
    Found 8-bit register for signal <counter_out>.
    Found 1-bit register for signal <result>.
    Found 2-bit register for signal <flipflops>.
    Found 8-bit adder for signal <counter_out[7]_GND_9_o_add_0_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 11-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 3
# Registers                                            : 62
 1-bit register                                        : 16
 11-bit register                                       : 2
 2-bit register                                        : 3
 32-bit register                                       : 2
 5-bit register                                        : 1
 8-bit register                                        : 38
# Comparators                                          : 17
 32-bit comparator greater                             : 14
 32-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 96
 1-bit 2-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 16
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 67
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ControllerTest_TOP>.
The following registers are absorbed into counter <pointer>: 1 register on signal <pointer>.
Unit <ControllerTest_TOP> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <counter_out>: 1 register on signal <counter_out>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_controller>.
The following registers are absorbed into counter <ptr>: 1 register on signal <ptr>.
Unit <lcd_controller> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_keyboard>.
The following registers are absorbed into counter <count_idle>: 1 register on signal <count_idle>.
Unit <ps2_keyboard> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 5
 11-bit up counter                                     : 1
 32-bit updown counter                                 : 1
 5-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 353
 Flip-Flops                                            : 353
# Comparators                                          : 17
 32-bit comparator greater                             : 14
 32-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 312
 1-bit 2-to-1 multiplexer                              : 260
 32-bit 2-to-1 multiplexer                             : 16
 8-bit 2-to-1 multiplexer                              : 36
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LCD/FSM_0> on signal <state[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 power_up   | 000
 initialize | 001
 resetline  | 011
 line1      | 111
 line2      | 110
 send       | 010
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ps2_keyboard_to_ascii/FSM_1> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 ready     | 00
 new_code  | 01
 translate | 10
 output    | 11
-----------------------

Optimizing unit <ControllerTest_TOP> ...

Optimizing unit <lcd_controller> ...

Optimizing unit <ps2_keyboard_to_ascii> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <debounce> ...
WARNING:Xst:1293 - FF/Latch <LCD/clk_count_31> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_30> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_29> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_28> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_27> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_26> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_25> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_24> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_23> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_22> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_21> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LCD/clk_count_20> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ps2_keyboard_to_ascii/ascii_Buffer_7> (without init value) has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ram_0_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_31_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_30_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_29_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_27_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_26_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_28_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_25_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_24_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_23_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_22_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_21_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_20_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_18_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_17_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_19_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_16_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_15_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_14_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_13_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_12_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_11_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_9_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_8_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_10_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_7_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_6_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_5_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_4_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_3_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_2_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ram_1_7> has a constant value of 0 in block <ControllerTest_TOP>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ControllerTest_TOP, actual ratio is 19.
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_0 has been replicated 3 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_1 has been replicated 3 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_2 has been replicated 2 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_3 has been replicated 3 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_4 has been replicated 3 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_5 has been replicated 3 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_6 has been replicated 3 time(s)
FlipFlop ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_code_7 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 399
 Flip-Flops                                            : 399

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ControllerTest_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1121
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 43
#      LUT2                        : 58
#      LUT3                        : 279
#      LUT4                        : 39
#      LUT5                        : 193
#      LUT6                        : 228
#      MUXCY                       : 168
#      MUXF7                       : 16
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 399
#      FD                          : 38
#      FD_1                        : 11
#      FDE                         : 96
#      FDR                         : 3
#      FDRE                        : 27
#      FDRE_1                      : 192
#      FDSE_1                      : 32
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 19
#      IBUF                        : 5
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             399  out of  11440     3%  
 Number of Slice LUTs:                  855  out of   5720    14%  
    Number used as Logic:               855  out of   5720    14%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    905
   Number with an unused Flip Flop:     506  out of    905    55%  
   Number with an unused LUT:            50  out of    905     5%  
   Number of fully used LUT-FF pairs:   349  out of    905    38%  
   Number of unique control sets:        58

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    102    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                                 | Load  |
------------------------------------------------------------+-------------------------------------------------------+-------+
mode                                                        | BUFGP                                                 | 1     |
ps2_keyboard_to_ascii/ascii_new                             | BUFG                                                  | 256   |
clk                                                         | BUFGP                                                 | 131   |
ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result| NONE(ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_10)| 11    |
------------------------------------------------------------+-------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.262ns (Maximum Frequency: 137.704MHz)
   Minimum input arrival time before clock: 3.087ns
   Maximum output required time after clock: 4.649ns
   Maximum combinational path delay: 5.194ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mode'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            channel (FF)
  Destination:       channel (FF)
  Source Clock:      mode rising
  Destination Clock: mode rising

  Data Path: channel to channel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  channel (channel)
     INV:I->O              1   0.206   0.579  channel_INV_76_o1_INV_0 (channel_INV_76_o)
     FD:D                      0.102          channel
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ps2_keyboard_to_ascii/ascii_new'
  Clock period: 6.006ns (frequency: 166.513MHz)
  Total number of paths / destination ports: 24950 / 729
-------------------------------------------------------------------------
Delay:               6.006ns (Levels of Logic = 9)
  Source:            pointer_1 (FF)
  Destination:       pointer_0 (FF)
  Source Clock:      ps2_keyboard_to_ascii/ascii_new falling
  Destination Clock: ps2_keyboard_to_ascii/ascii_new falling

  Data Path: pointer_1 to pointer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             65   0.447   1.751  pointer_1 (pointer_1)
     LUT5:I3->O            1   0.203   0.000  Mcompar_pointer[31]_GND_3_o_LessThan_2_o_lut<0> (Mcompar_pointer[31]_GND_3_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<0> (Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<1> (Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<2> (Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<3> (Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<4> (Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<5> (Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<5>)
     MUXCY:CI->O          33   0.213   1.306  Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<6> (Mcompar_pointer[31]_GND_3_o_LessThan_2_o_cy<6>)
     LUT6:I5->O           32   0.205   1.291  _n0629_inv1 (_n0629_inv)
     FDE:CE                    0.322          pointer_0
    ----------------------------------------
    Total                      6.006ns (1.657ns logic, 4.349ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.262ns (frequency: 137.704MHz)
  Total number of paths / destination ports: 140821 / 218
-------------------------------------------------------------------------
Delay:               7.262ns (Levels of Logic = 18)
  Source:            LCD/clk_count_7 (FF)
  Destination:       LCD/lcd_data_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: LCD/clk_count_7 to LCD/lcd_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.883  LCD/clk_count_7 (LCD/clk_count_7)
     LUT1:I0->O            1   0.205   0.000  LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<7>_rt (LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<7>_rt)
     MUXCY:S->O            1   0.172   0.000  LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<7> (LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<8> (LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<9> (LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<10> (LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<11> (LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<12> (LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<13> (LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_cy<13>)
     XORCY:CI->O          17   0.180   1.372  LCD/Madd_clk_count[31]_GND_4_o_add_5_OUT_xor<14> (LCD/clk_count[31]_GND_4_o_add_5_OUT<14>)
     LUT5:I0->O            1   0.203   0.000  LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_lut<2> (LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_cy<2> (LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_cy<3> (LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_cy<4> (LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_cy<4>)
     MUXCY:CI->O           6   0.213   0.992  LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_cy<5> (LCD/Mcompar_GND_4_o_clk_count[31]_LessThan_12_o_cy<5>)
     LUT4:I0->O            2   0.203   0.845  LCD/GND_4_o_clk_count[31]_LessThan_10_o1 (LCD/GND_4_o_clk_count[31]_LessThan_10_o_mmx_out)
     LUT5:I2->O            1   0.205   0.000  LCD/Mmux_state[2]_X_4_o_wide_mux_111_OUT416_F (N88)
     MUXF7:I0->O           1   0.131   0.580  LCD/Mmux_state[2]_X_4_o_wide_mux_111_OUT416 (LCD/state[2]_X_4_o_wide_mux_111_OUT<1>)
     LUT3:I2->O            1   0.205   0.000  LCD/lcd_data_1_rstpot (LCD/lcd_data_1_rstpot)
     FD:D                      0.102          LCD/lcd_data_1
    ----------------------------------------
    Total                      7.262ns (2.590ns logic, 4.672ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result'
  Clock period: 1.293ns (frequency: 773.545MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.293ns (Levels of Logic = 0)
  Source:            ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_7 (FF)
  Destination:       ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_6 (FF)
  Source Clock:      ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result falling
  Destination Clock: ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result falling

  Data Path: ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_7 to ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             6   0.447   0.744  ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_7 (ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_7)
     FD_1:D                    0.102          ps2_keyboard_to_ascii/ps2_keyboard_0/ps2_word_6
    ----------------------------------------
    Total                      1.293ns (0.549ns logic, 0.744ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              3.087ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       LCD/state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: rst to LCD/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  rst_IBUF (rst_IBUF)
     LUT6:I5->O            1   0.205   0.579  LCD/GND_4_o_ptr[4]_equal_99_o1 (LCD/GND_4_o_ptr[4]_equal_99_o_0)
     FDR:R                     0.430          LCD/state_FSM_FFd1
    ----------------------------------------
    Total                      3.087ns (1.857ns logic, 1.230ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            LCD/lcd_data_7 (FF)
  Destination:       lcd_db<7> (PAD)
  Source Clock:      clk rising

  Data Path: LCD/lcd_data_7 to lcd_db<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  LCD/lcd_data_7 (LCD/lcd_data_7)
     OBUF:I->O                 2.571          lcd_db_7_OBUF (lcd_db<7>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mode'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.649ns (Levels of Logic = 2)
  Source:            channel (FF)
  Destination:       ps2_clk_out (PAD)
  Source Clock:      mode rising

  Data Path: channel to ps2_clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.849  channel (channel)
     LUT2:I0->O            1   0.203   0.579  ps2_clk_out1 (ps2_clk_out_OBUF)
     OBUF:I->O                 2.571          ps2_clk_out_OBUF (ps2_clk_out)
    ----------------------------------------
    Total                      4.649ns (3.221ns logic, 1.428ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.194ns (Levels of Logic = 3)
  Source:            ps2_clk (PAD)
  Destination:       ps2_clk_out (PAD)

  Data Path: ps2_clk to ps2_clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  ps2_clk_IBUF (ps2_clk_IBUF)
     LUT2:I1->O            1   0.205   0.579  ps2_clk_out1 (ps2_clk_out_OBUF)
     OBUF:I->O                 2.571          ps2_clk_out_OBUF (ps2_clk_out)
    ----------------------------------------
    Total                      5.194ns (3.998ns logic, 1.196ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
clk                                                         |    7.262|         |         |         |
mode                                                        |    1.727|         |         |         |
ps2_keyboard_to_ascii/ascii_new                             |         |    5.591|         |         |
ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result|         |    5.240|         |         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mode           |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2_keyboard_to_ascii/ascii_new
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |         |         |    7.184|         |
ps2_keyboard_to_ascii/ascii_new|         |         |    6.006|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
clk                                                         |         |         |    1.128|         |
ps2_keyboard_to_ascii/ps2_keyboard_0/debounce_ps2_clk/result|         |         |    1.293|         |
------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.37 secs
 
--> 

Total memory usage is 4502496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    1 (   0 filtered)

