<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW5AST-138B" package="PBGA676A" speed="1" partNumber="GW5AST-LV138PG676AES"/>
    <FileList>
        <File path="D:/Program Files/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/DDR/data/ddr_138k.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="include_path" value="D:/Program Files/Gowin/Gowin_V1.9.9_x64/IDE/ipcore/DDR/data"/>
        <Option type="include_path" value="D:/ren'ren/Documents/fpga/fpgaProject/test1/src/gowin_ddr/temp/DDR"/>
        <Option type="output_file" value="gowin_ddr.vg"/>
        <Option type="output_template" value="gowin_ddr_tmp.v"/>
        <Option type="ram_balance" value="1"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="verilog_language" value="sysv-2017"/>
    </OptionList>
</Project>
