// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _batch_align2D_HH_
#define _batch_align2D_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1.h"
#include "batch_align2D_sitofp_32ns_32_3_1.h"
#include "batch_align2D_mux_366_32_1_1.h"
#include "batch_align2D_pyr_data.h"
#include "batch_align2D_ctrl_s_axi.h"
#include "batch_align2D_param_s_axi.h"
#include "batch_align2D_pyr_m_axi.h"
#include "batch_align2D_pos_r_m_axi.h"
#include "batch_align2D_debug_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_PYR_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_PYR_ID_WIDTH = 1,
         unsigned int C_M_AXI_PYR_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_DATA_WIDTH = 32,
         unsigned int C_M_AXI_PYR_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_PYR_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_PATCHES_ID_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_DATA_WIDTH = 32,
         unsigned int C_M_AXI_PATCHES_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_PATCHES_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_POS_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_POS_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_POS_R_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_DEBUG_ID_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DEBUG_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DEBUG_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_S_AXI_PARAM_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_PARAM_DATA_WIDTH = 32>
struct batch_align2D : public sc_module {
    // Port declarations 217
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_pyr_AWVALID;
    sc_in< sc_logic > m_axi_pyr_AWREADY;
    sc_out< sc_uint<C_M_AXI_PYR_ADDR_WIDTH> > m_axi_pyr_AWADDR;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_AWID;
    sc_out< sc_lv<8> > m_axi_pyr_AWLEN;
    sc_out< sc_lv<3> > m_axi_pyr_AWSIZE;
    sc_out< sc_lv<2> > m_axi_pyr_AWBURST;
    sc_out< sc_lv<2> > m_axi_pyr_AWLOCK;
    sc_out< sc_lv<4> > m_axi_pyr_AWCACHE;
    sc_out< sc_lv<3> > m_axi_pyr_AWPROT;
    sc_out< sc_lv<4> > m_axi_pyr_AWQOS;
    sc_out< sc_lv<4> > m_axi_pyr_AWREGION;
    sc_out< sc_uint<C_M_AXI_PYR_AWUSER_WIDTH> > m_axi_pyr_AWUSER;
    sc_out< sc_logic > m_axi_pyr_WVALID;
    sc_in< sc_logic > m_axi_pyr_WREADY;
    sc_out< sc_uint<C_M_AXI_PYR_DATA_WIDTH> > m_axi_pyr_WDATA;
    sc_out< sc_uint<C_M_AXI_PYR_DATA_WIDTH/8> > m_axi_pyr_WSTRB;
    sc_out< sc_logic > m_axi_pyr_WLAST;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_WID;
    sc_out< sc_uint<C_M_AXI_PYR_WUSER_WIDTH> > m_axi_pyr_WUSER;
    sc_out< sc_logic > m_axi_pyr_ARVALID;
    sc_in< sc_logic > m_axi_pyr_ARREADY;
    sc_out< sc_uint<C_M_AXI_PYR_ADDR_WIDTH> > m_axi_pyr_ARADDR;
    sc_out< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_ARID;
    sc_out< sc_lv<8> > m_axi_pyr_ARLEN;
    sc_out< sc_lv<3> > m_axi_pyr_ARSIZE;
    sc_out< sc_lv<2> > m_axi_pyr_ARBURST;
    sc_out< sc_lv<2> > m_axi_pyr_ARLOCK;
    sc_out< sc_lv<4> > m_axi_pyr_ARCACHE;
    sc_out< sc_lv<3> > m_axi_pyr_ARPROT;
    sc_out< sc_lv<4> > m_axi_pyr_ARQOS;
    sc_out< sc_lv<4> > m_axi_pyr_ARREGION;
    sc_out< sc_uint<C_M_AXI_PYR_ARUSER_WIDTH> > m_axi_pyr_ARUSER;
    sc_in< sc_logic > m_axi_pyr_RVALID;
    sc_out< sc_logic > m_axi_pyr_RREADY;
    sc_in< sc_uint<C_M_AXI_PYR_DATA_WIDTH> > m_axi_pyr_RDATA;
    sc_in< sc_logic > m_axi_pyr_RLAST;
    sc_in< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_RID;
    sc_in< sc_uint<C_M_AXI_PYR_RUSER_WIDTH> > m_axi_pyr_RUSER;
    sc_in< sc_lv<2> > m_axi_pyr_RRESP;
    sc_in< sc_logic > m_axi_pyr_BVALID;
    sc_out< sc_logic > m_axi_pyr_BREADY;
    sc_in< sc_lv<2> > m_axi_pyr_BRESP;
    sc_in< sc_uint<C_M_AXI_PYR_ID_WIDTH> > m_axi_pyr_BID;
    sc_in< sc_uint<C_M_AXI_PYR_BUSER_WIDTH> > m_axi_pyr_BUSER;
    sc_out< sc_logic > m_axi_patches_AWVALID;
    sc_in< sc_logic > m_axi_patches_AWREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_ADDR_WIDTH> > m_axi_patches_AWADDR;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_AWID;
    sc_out< sc_lv<8> > m_axi_patches_AWLEN;
    sc_out< sc_lv<3> > m_axi_patches_AWSIZE;
    sc_out< sc_lv<2> > m_axi_patches_AWBURST;
    sc_out< sc_lv<2> > m_axi_patches_AWLOCK;
    sc_out< sc_lv<4> > m_axi_patches_AWCACHE;
    sc_out< sc_lv<3> > m_axi_patches_AWPROT;
    sc_out< sc_lv<4> > m_axi_patches_AWQOS;
    sc_out< sc_lv<4> > m_axi_patches_AWREGION;
    sc_out< sc_uint<C_M_AXI_PATCHES_AWUSER_WIDTH> > m_axi_patches_AWUSER;
    sc_out< sc_logic > m_axi_patches_WVALID;
    sc_in< sc_logic > m_axi_patches_WREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH> > m_axi_patches_WDATA;
    sc_out< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH/8> > m_axi_patches_WSTRB;
    sc_out< sc_logic > m_axi_patches_WLAST;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_WID;
    sc_out< sc_uint<C_M_AXI_PATCHES_WUSER_WIDTH> > m_axi_patches_WUSER;
    sc_out< sc_logic > m_axi_patches_ARVALID;
    sc_in< sc_logic > m_axi_patches_ARREADY;
    sc_out< sc_uint<C_M_AXI_PATCHES_ADDR_WIDTH> > m_axi_patches_ARADDR;
    sc_out< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_ARID;
    sc_out< sc_lv<8> > m_axi_patches_ARLEN;
    sc_out< sc_lv<3> > m_axi_patches_ARSIZE;
    sc_out< sc_lv<2> > m_axi_patches_ARBURST;
    sc_out< sc_lv<2> > m_axi_patches_ARLOCK;
    sc_out< sc_lv<4> > m_axi_patches_ARCACHE;
    sc_out< sc_lv<3> > m_axi_patches_ARPROT;
    sc_out< sc_lv<4> > m_axi_patches_ARQOS;
    sc_out< sc_lv<4> > m_axi_patches_ARREGION;
    sc_out< sc_uint<C_M_AXI_PATCHES_ARUSER_WIDTH> > m_axi_patches_ARUSER;
    sc_in< sc_logic > m_axi_patches_RVALID;
    sc_out< sc_logic > m_axi_patches_RREADY;
    sc_in< sc_uint<C_M_AXI_PATCHES_DATA_WIDTH> > m_axi_patches_RDATA;
    sc_in< sc_logic > m_axi_patches_RLAST;
    sc_in< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_RID;
    sc_in< sc_uint<C_M_AXI_PATCHES_RUSER_WIDTH> > m_axi_patches_RUSER;
    sc_in< sc_lv<2> > m_axi_patches_RRESP;
    sc_in< sc_logic > m_axi_patches_BVALID;
    sc_out< sc_logic > m_axi_patches_BREADY;
    sc_in< sc_lv<2> > m_axi_patches_BRESP;
    sc_in< sc_uint<C_M_AXI_PATCHES_ID_WIDTH> > m_axi_patches_BID;
    sc_in< sc_uint<C_M_AXI_PATCHES_BUSER_WIDTH> > m_axi_patches_BUSER;
    sc_out< sc_logic > m_axi_pos_r_AWVALID;
    sc_in< sc_logic > m_axi_pos_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_ADDR_WIDTH> > m_axi_pos_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_AWID;
    sc_out< sc_lv<8> > m_axi_pos_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_pos_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_pos_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_pos_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_pos_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_pos_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_pos_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_pos_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_POS_R_AWUSER_WIDTH> > m_axi_pos_r_AWUSER;
    sc_out< sc_logic > m_axi_pos_r_WVALID;
    sc_in< sc_logic > m_axi_pos_r_WREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_DATA_WIDTH> > m_axi_pos_r_WDATA;
    sc_out< sc_uint<C_M_AXI_POS_R_DATA_WIDTH/8> > m_axi_pos_r_WSTRB;
    sc_out< sc_logic > m_axi_pos_r_WLAST;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_WID;
    sc_out< sc_uint<C_M_AXI_POS_R_WUSER_WIDTH> > m_axi_pos_r_WUSER;
    sc_out< sc_logic > m_axi_pos_r_ARVALID;
    sc_in< sc_logic > m_axi_pos_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_POS_R_ADDR_WIDTH> > m_axi_pos_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_ARID;
    sc_out< sc_lv<8> > m_axi_pos_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_pos_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_pos_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_pos_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_pos_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_pos_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_pos_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_pos_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_POS_R_ARUSER_WIDTH> > m_axi_pos_r_ARUSER;
    sc_in< sc_logic > m_axi_pos_r_RVALID;
    sc_out< sc_logic > m_axi_pos_r_RREADY;
    sc_in< sc_uint<C_M_AXI_POS_R_DATA_WIDTH> > m_axi_pos_r_RDATA;
    sc_in< sc_logic > m_axi_pos_r_RLAST;
    sc_in< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_RID;
    sc_in< sc_uint<C_M_AXI_POS_R_RUSER_WIDTH> > m_axi_pos_r_RUSER;
    sc_in< sc_lv<2> > m_axi_pos_r_RRESP;
    sc_in< sc_logic > m_axi_pos_r_BVALID;
    sc_out< sc_logic > m_axi_pos_r_BREADY;
    sc_in< sc_lv<2> > m_axi_pos_r_BRESP;
    sc_in< sc_uint<C_M_AXI_POS_R_ID_WIDTH> > m_axi_pos_r_BID;
    sc_in< sc_uint<C_M_AXI_POS_R_BUSER_WIDTH> > m_axi_pos_r_BUSER;
    sc_out< sc_logic > m_axi_debug_AWVALID;
    sc_in< sc_logic > m_axi_debug_AWREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_ADDR_WIDTH> > m_axi_debug_AWADDR;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_AWID;
    sc_out< sc_lv<8> > m_axi_debug_AWLEN;
    sc_out< sc_lv<3> > m_axi_debug_AWSIZE;
    sc_out< sc_lv<2> > m_axi_debug_AWBURST;
    sc_out< sc_lv<2> > m_axi_debug_AWLOCK;
    sc_out< sc_lv<4> > m_axi_debug_AWCACHE;
    sc_out< sc_lv<3> > m_axi_debug_AWPROT;
    sc_out< sc_lv<4> > m_axi_debug_AWQOS;
    sc_out< sc_lv<4> > m_axi_debug_AWREGION;
    sc_out< sc_uint<C_M_AXI_DEBUG_AWUSER_WIDTH> > m_axi_debug_AWUSER;
    sc_out< sc_logic > m_axi_debug_WVALID;
    sc_in< sc_logic > m_axi_debug_WREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH> > m_axi_debug_WDATA;
    sc_out< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH/8> > m_axi_debug_WSTRB;
    sc_out< sc_logic > m_axi_debug_WLAST;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_WID;
    sc_out< sc_uint<C_M_AXI_DEBUG_WUSER_WIDTH> > m_axi_debug_WUSER;
    sc_out< sc_logic > m_axi_debug_ARVALID;
    sc_in< sc_logic > m_axi_debug_ARREADY;
    sc_out< sc_uint<C_M_AXI_DEBUG_ADDR_WIDTH> > m_axi_debug_ARADDR;
    sc_out< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_ARID;
    sc_out< sc_lv<8> > m_axi_debug_ARLEN;
    sc_out< sc_lv<3> > m_axi_debug_ARSIZE;
    sc_out< sc_lv<2> > m_axi_debug_ARBURST;
    sc_out< sc_lv<2> > m_axi_debug_ARLOCK;
    sc_out< sc_lv<4> > m_axi_debug_ARCACHE;
    sc_out< sc_lv<3> > m_axi_debug_ARPROT;
    sc_out< sc_lv<4> > m_axi_debug_ARQOS;
    sc_out< sc_lv<4> > m_axi_debug_ARREGION;
    sc_out< sc_uint<C_M_AXI_DEBUG_ARUSER_WIDTH> > m_axi_debug_ARUSER;
    sc_in< sc_logic > m_axi_debug_RVALID;
    sc_out< sc_logic > m_axi_debug_RREADY;
    sc_in< sc_uint<C_M_AXI_DEBUG_DATA_WIDTH> > m_axi_debug_RDATA;
    sc_in< sc_logic > m_axi_debug_RLAST;
    sc_in< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_RID;
    sc_in< sc_uint<C_M_AXI_DEBUG_RUSER_WIDTH> > m_axi_debug_RUSER;
    sc_in< sc_lv<2> > m_axi_debug_RRESP;
    sc_in< sc_logic > m_axi_debug_BVALID;
    sc_out< sc_logic > m_axi_debug_BREADY;
    sc_in< sc_lv<2> > m_axi_debug_BRESP;
    sc_in< sc_uint<C_M_AXI_DEBUG_ID_WIDTH> > m_axi_debug_BID;
    sc_in< sc_uint<C_M_AXI_DEBUG_BUSER_WIDTH> > m_axi_debug_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_param_AWVALID;
    sc_out< sc_logic > s_axi_param_AWREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_AWADDR;
    sc_in< sc_logic > s_axi_param_WVALID;
    sc_out< sc_logic > s_axi_param_WREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_WDATA;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH/8> > s_axi_param_WSTRB;
    sc_in< sc_logic > s_axi_param_ARVALID;
    sc_out< sc_logic > s_axi_param_ARREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_ARADDR;
    sc_out< sc_logic > s_axi_param_RVALID;
    sc_in< sc_logic > s_axi_param_RREADY;
    sc_out< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_RDATA;
    sc_out< sc_lv<2> > s_axi_param_RRESP;
    sc_out< sc_logic > s_axi_param_BVALID;
    sc_in< sc_logic > s_axi_param_BREADY;
    sc_out< sc_lv<2> > s_axi_param_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<32> > ap_var_for_const10;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const12;
    sc_signal< sc_lv<4> > ap_var_for_const11;
    sc_signal< sc_lv<64> > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const9;


    // Module declarations
    batch_align2D(sc_module_name name);
    SC_HAS_PROCESS(batch_align2D);

    ~batch_align2D();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    batch_align2D_pyr_data* pyr_data_U;
    batch_align2D_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* batch_align2D_ctrl_s_axi_U;
    batch_align2D_param_s_axi<C_S_AXI_PARAM_ADDR_WIDTH,C_S_AXI_PARAM_DATA_WIDTH>* batch_align2D_param_s_axi_U;
    batch_align2D_pyr_m_axi<0,8,64,5,16,16,16,16,C_M_AXI_PYR_ID_WIDTH,C_M_AXI_PYR_ADDR_WIDTH,C_M_AXI_PYR_DATA_WIDTH,C_M_AXI_PYR_AWUSER_WIDTH,C_M_AXI_PYR_ARUSER_WIDTH,C_M_AXI_PYR_WUSER_WIDTH,C_M_AXI_PYR_RUSER_WIDTH,C_M_AXI_PYR_BUSER_WIDTH,C_M_AXI_PYR_USER_VALUE,C_M_AXI_PYR_PROT_VALUE,C_M_AXI_PYR_CACHE_VALUE>* batch_align2D_pyr_m_axi_U;
    batch_align2D_pos_r_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_POS_R_ID_WIDTH,C_M_AXI_POS_R_ADDR_WIDTH,C_M_AXI_POS_R_DATA_WIDTH,C_M_AXI_POS_R_AWUSER_WIDTH,C_M_AXI_POS_R_ARUSER_WIDTH,C_M_AXI_POS_R_WUSER_WIDTH,C_M_AXI_POS_R_RUSER_WIDTH,C_M_AXI_POS_R_BUSER_WIDTH,C_M_AXI_POS_R_USER_VALUE,C_M_AXI_POS_R_PROT_VALUE,C_M_AXI_POS_R_CACHE_VALUE>* batch_align2D_pos_r_m_axi_U;
    batch_align2D_debug_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_DEBUG_ID_WIDTH,C_M_AXI_DEBUG_ADDR_WIDTH,C_M_AXI_DEBUG_DATA_WIDTH,C_M_AXI_DEBUG_AWUSER_WIDTH,C_M_AXI_DEBUG_ARUSER_WIDTH,C_M_AXI_DEBUG_WUSER_WIDTH,C_M_AXI_DEBUG_RUSER_WIDTH,C_M_AXI_DEBUG_BUSER_WIDTH,C_M_AXI_DEBUG_USER_VALUE,C_M_AXI_DEBUG_PROT_VALUE,C_M_AXI_DEBUG_CACHE_VALUE>* batch_align2D_debug_m_axi_U;
    batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1<1,4,32,32,32>* batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U1;
    batch_align2D_sitofp_32ns_32_3_1<1,3,32,32>* batch_align2D_sitofp_32ns_32_3_1_U2;
    batch_align2D_mux_366_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* batch_align2D_mux_366_32_1_1_U3;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<47> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > pyr_data_ptr;
    sc_signal< sc_lv<16> > img_w;
    sc_signal< sc_lv<16> > img_h;
    sc_signal< sc_lv<64> > ref_patch_with_border_ptr;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr;
    sc_signal< sc_lv<128> > levels;
    sc_signal< sc_logic > converged_ap_vld;
    sc_signal< sc_lv<32> > n_iter;
    sc_signal< sc_lv<1> > transfer_pyr;
    sc_signal< sc_lv<64> > inv_out;
    sc_signal< sc_lv<19> > pyr_data_address0;
    sc_signal< sc_logic > pyr_data_ce0;
    sc_signal< sc_logic > pyr_data_we0;
    sc_signal< sc_lv<8> > pyr_data_q0;
    sc_signal< sc_lv<32> > cur_px_estimate_3_1;
    sc_signal< sc_lv<32> > cur_px_estimate_0_0;
    sc_signal< sc_lv<32> > cur_px_estimate_0_1;
    sc_signal< sc_lv<32> > cur_px_estimate_1_0;
    sc_signal< sc_lv<32> > cur_px_estimate_1_1;
    sc_signal< sc_lv<32> > cur_px_estimate_2_0;
    sc_signal< sc_lv<32> > cur_px_estimate_2_1;
    sc_signal< sc_lv<32> > cur_px_estimate_3_0;
    sc_signal< sc_logic > pyr_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > pyr_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond3_reg_916;
    sc_signal< sc_logic > pos_r_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > pos_r_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > pos_r_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > pos_r_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > pos_r_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > exitcond5_reg_1019;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > debug_blk_n_AW;
    sc_signal< sc_logic > debug_blk_n_B;
    sc_signal< sc_logic > debug_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > exitcond4_reg_1005;
    sc_signal< sc_logic > pyr_AWREADY;
    sc_signal< sc_logic > pyr_WREADY;
    sc_signal< sc_logic > pyr_ARVALID;
    sc_signal< sc_logic > pyr_ARREADY;
    sc_signal< sc_logic > pyr_RVALID;
    sc_signal< sc_logic > pyr_RREADY;
    sc_signal< sc_lv<8> > pyr_RDATA;
    sc_signal< sc_logic > pyr_RLAST;
    sc_signal< sc_lv<1> > pyr_RID;
    sc_signal< sc_lv<1> > pyr_RUSER;
    sc_signal< sc_lv<2> > pyr_RRESP;
    sc_signal< sc_logic > pyr_BVALID;
    sc_signal< sc_lv<2> > pyr_BRESP;
    sc_signal< sc_lv<1> > pyr_BID;
    sc_signal< sc_lv<1> > pyr_BUSER;
    sc_signal< sc_logic > pos_r_AWVALID;
    sc_signal< sc_logic > pos_r_AWREADY;
    sc_signal< sc_lv<64> > pos_r_AWADDR;
    sc_signal< sc_lv<32> > pos_r_AWLEN;
    sc_signal< sc_logic > pos_r_WVALID;
    sc_signal< sc_logic > pos_r_WREADY;
    sc_signal< sc_lv<32> > pos_r_WDATA;
    sc_signal< sc_logic > pos_r_ARVALID;
    sc_signal< sc_logic > pos_r_ARREADY;
    sc_signal< sc_logic > pos_r_RVALID;
    sc_signal< sc_logic > pos_r_RREADY;
    sc_signal< sc_lv<32> > pos_r_RDATA;
    sc_signal< sc_logic > pos_r_RLAST;
    sc_signal< sc_lv<1> > pos_r_RID;
    sc_signal< sc_lv<1> > pos_r_RUSER;
    sc_signal< sc_lv<2> > pos_r_RRESP;
    sc_signal< sc_logic > pos_r_BVALID;
    sc_signal< sc_logic > pos_r_BREADY;
    sc_signal< sc_lv<2> > pos_r_BRESP;
    sc_signal< sc_lv<1> > pos_r_BID;
    sc_signal< sc_lv<1> > pos_r_BUSER;
    sc_signal< sc_logic > debug_AWVALID;
    sc_signal< sc_logic > debug_AWREADY;
    sc_signal< sc_logic > debug_WVALID;
    sc_signal< sc_logic > debug_WREADY;
    sc_signal< sc_logic > debug_ARREADY;
    sc_signal< sc_logic > debug_RVALID;
    sc_signal< sc_lv<32> > debug_RDATA;
    sc_signal< sc_logic > debug_RLAST;
    sc_signal< sc_lv<1> > debug_RID;
    sc_signal< sc_lv<1> > debug_RUSER;
    sc_signal< sc_lv<2> > debug_RRESP;
    sc_signal< sc_logic > debug_BVALID;
    sc_signal< sc_logic > debug_BREADY;
    sc_signal< sc_lv<2> > debug_BRESP;
    sc_signal< sc_lv<1> > debug_BID;
    sc_signal< sc_lv<1> > debug_BUSER;
    sc_signal< sc_lv<19> > indvar_reg_378;
    sc_signal< sc_lv<19> > indvar_reg_378_pp0_iter1_reg;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > indvar3_reg_390;
    sc_signal< sc_lv<6> > indvar6_reg_401;
    sc_signal< sc_lv<4> > indvar8_reg_412;
    sc_signal< sc_lv<8> > reg_431;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<32> > reg_435;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_WREADY;
    sc_signal< bool > ap_block_state30_io;
    sc_signal< sc_lv<1> > transfer_pyr_read_read_fu_228_p2;
    sc_signal< sc_lv<64> > debug_addr_reg_889;
    sc_signal< sc_lv<63> > tmp_2_cast_fu_477_p1;
    sc_signal< sc_lv<63> > tmp_2_cast_reg_895;
    sc_signal< sc_lv<64> > pos_addr_reg_902;
    sc_signal< sc_lv<64> > pyr_addr_reg_910;
    sc_signal< sc_lv<1> > exitcond3_fu_493_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_916_pp0_iter1_reg;
    sc_signal< sc_lv<19> > indvar_next_fu_499_p2;
    sc_signal< sc_lv<19> > indvar_next_reg_920;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > pyr_addr_read_reg_925;
    sc_signal< sc_lv<1> > exitcond2_fu_510_p2;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > indvar_next2_fu_516_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<2> > p_t1_reg_939;
    sc_signal< sc_lv<1> > tmp_3_fu_532_p1;
    sc_signal< sc_lv<1> > tmp_3_reg_943;
    sc_signal< sc_lv<32> > tmp_8_fu_584_p1;
    sc_signal< sc_lv<32> > tmp_8_1_fu_589_p1;
    sc_signal< sc_lv<32> > grp_fu_428_p1;
    sc_signal< sc_lv<32> > tmp_9_reg_957;
    sc_signal< sc_lv<32> > tmp_8_2_fu_594_p1;
    sc_signal< sc_lv<32> > tmp_9_1_reg_967;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > tmp_8_3_fu_599_p1;
    sc_signal< sc_lv<64> > pos_addr_1_reg_977;
    sc_signal< sc_logic > ap_sig_ioackin_debug_AWREADY;
    sc_signal< bool > ap_block_state27_io;
    sc_signal< sc_lv<32> > tmp_9_2_reg_983;
    sc_signal< sc_lv<64> > pos_addr_2_reg_988;
    sc_signal< sc_lv<32> > tmp_9_3_reg_994;
    sc_signal< sc_lv<64> > pos_addr_3_reg_999;
    sc_signal< sc_lv<1> > exitcond4_fu_649_p2;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state40_pp2_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_debug_WREADY;
    sc_signal< bool > ap_block_state40_io;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<6> > indvar_next3_fu_655_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > tmp_1_13_fu_661_p38;
    sc_signal< sc_lv<32> > tmp_1_13_reg_1014;
    sc_signal< sc_lv<1> > exitcond5_fu_739_p2;
    sc_signal< bool > ap_block_state46_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state47_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state47_io;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<4> > indvar_next4_fu_745_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > UnifiedRetVal_i_fu_877_p3;
    sc_signal< sc_lv<32> > UnifiedRetVal_i_reg_1028;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state39;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state46;
    sc_signal< sc_lv<19> > ap_phi_mux_indvar_phi_fu_382_p4;
    sc_signal< sc_lv<64> > indvar4_fu_505_p1;
    sc_signal< sc_lv<64> > tmp_fu_453_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_473_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_fu_609_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_4_fu_624_p1;
    sc_signal< sc_lv<64> > cur_px_estimate_ptr6_5_fu_639_p1;
    sc_signal< sc_logic > ap_reg_ioackin_pyr_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pyr_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_pos_r_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_debug_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_pos_r_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_debug_WREADY;
    sc_signal< bool > ap_block_pp2_stage0_01001;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<32> > grp_fu_423_p0;
    sc_signal< sc_lv<32> > grp_fu_428_p0;
    sc_signal< sc_lv<62> > inv_out7_fu_443_p4;
    sc_signal< sc_lv<62> > cur_px_estimate_ptr5_fu_463_p4;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_1_fu_604_p2;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_2_fu_619_p2;
    sc_signal< sc_lv<63> > cur_px_estimate_ptr6_3_fu_634_p2;
    sc_signal< sc_lv<3> > tmp_4_fu_751_p1;
    sc_signal< sc_lv<1> > sel_tmp_i_fu_787_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i_fu_801_p2;
    sc_signal< sc_lv<32> > sel_tmp1_i_fu_793_p3;
    sc_signal< sc_lv<1> > sel_tmp4_i_fu_815_p2;
    sc_signal< sc_lv<32> > sel_tmp3_i_fu_807_p3;
    sc_signal< sc_lv<1> > sel_tmp6_i_fu_829_p2;
    sc_signal< sc_lv<32> > sel_tmp5_i_fu_821_p3;
    sc_signal< sc_lv<1> > sel_tmp8_i_fu_843_p2;
    sc_signal< sc_lv<32> > sel_tmp7_i_fu_835_p3;
    sc_signal< sc_lv<1> > sel_tmp10_i_fu_857_p2;
    sc_signal< sc_lv<32> > sel_tmp9_i_fu_849_p3;
    sc_signal< sc_lv<1> > sel_tmp12_i_fu_871_p2;
    sc_signal< sc_lv<32> > sel_tmp11_i_fu_863_p3;
    sc_signal< sc_logic > grp_fu_423_ce;
    sc_signal< sc_logic > grp_fu_428_ce;
    sc_signal< sc_lv<47> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< bool > ap_condition_1615;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<47> ap_ST_fsm_state1;
    static const sc_lv<47> ap_ST_fsm_state2;
    static const sc_lv<47> ap_ST_fsm_state3;
    static const sc_lv<47> ap_ST_fsm_state4;
    static const sc_lv<47> ap_ST_fsm_state5;
    static const sc_lv<47> ap_ST_fsm_state6;
    static const sc_lv<47> ap_ST_fsm_state7;
    static const sc_lv<47> ap_ST_fsm_state8;
    static const sc_lv<47> ap_ST_fsm_pp0_stage0;
    static const sc_lv<47> ap_ST_fsm_state12;
    static const sc_lv<47> ap_ST_fsm_state13;
    static const sc_lv<47> ap_ST_fsm_state14;
    static const sc_lv<47> ap_ST_fsm_state15;
    static const sc_lv<47> ap_ST_fsm_state16;
    static const sc_lv<47> ap_ST_fsm_state17;
    static const sc_lv<47> ap_ST_fsm_state18;
    static const sc_lv<47> ap_ST_fsm_pp1_stage0;
    static const sc_lv<47> ap_ST_fsm_state21;
    static const sc_lv<47> ap_ST_fsm_state22;
    static const sc_lv<47> ap_ST_fsm_state23;
    static const sc_lv<47> ap_ST_fsm_state24;
    static const sc_lv<47> ap_ST_fsm_state25;
    static const sc_lv<47> ap_ST_fsm_state26;
    static const sc_lv<47> ap_ST_fsm_state27;
    static const sc_lv<47> ap_ST_fsm_state28;
    static const sc_lv<47> ap_ST_fsm_state29;
    static const sc_lv<47> ap_ST_fsm_state30;
    static const sc_lv<47> ap_ST_fsm_state31;
    static const sc_lv<47> ap_ST_fsm_state32;
    static const sc_lv<47> ap_ST_fsm_state33;
    static const sc_lv<47> ap_ST_fsm_state34;
    static const sc_lv<47> ap_ST_fsm_state35;
    static const sc_lv<47> ap_ST_fsm_state36;
    static const sc_lv<47> ap_ST_fsm_state37;
    static const sc_lv<47> ap_ST_fsm_state38;
    static const sc_lv<47> ap_ST_fsm_pp2_stage0;
    static const sc_lv<47> ap_ST_fsm_state41;
    static const sc_lv<47> ap_ST_fsm_state42;
    static const sc_lv<47> ap_ST_fsm_state43;
    static const sc_lv<47> ap_ST_fsm_state44;
    static const sc_lv<47> ap_ST_fsm_state45;
    static const sc_lv<47> ap_ST_fsm_pp3_stage0;
    static const sc_lv<47> ap_ST_fsm_state48;
    static const sc_lv<47> ap_ST_fsm_state49;
    static const sc_lv<47> ap_ST_fsm_state50;
    static const sc_lv<47> ap_ST_fsm_state51;
    static const sc_lv<47> ap_ST_fsm_state52;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_PYR_USER_VALUE;
    static const int C_M_AXI_PYR_PROT_VALUE;
    static const int C_M_AXI_PYR_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_PATCHES_USER_VALUE;
    static const int C_M_AXI_PATCHES_PROT_VALUE;
    static const int C_M_AXI_PATCHES_CACHE_VALUE;
    static const int C_M_AXI_POS_R_USER_VALUE;
    static const int C_M_AXI_POS_R_PROT_VALUE;
    static const int C_M_AXI_POS_R_CACHE_VALUE;
    static const int C_M_AXI_DEBUG_USER_VALUE;
    static const int C_M_AXI_DEBUG_PROT_VALUE;
    static const int C_M_AXI_DEBUG_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_73AA0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<19> ap_const_lv19_2;
    static const sc_lv<19> ap_const_lv19_3;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<19> ap_const_lv19_73AA0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<63> ap_const_lv63_2;
    static const sc_lv<63> ap_const_lv63_4;
    static const sc_lv<63> ap_const_lv63_6;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const9();
    void thread_ap_clk_no_reset_();
    void thread_UnifiedRetVal_i_fu_877_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_01001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state27_io();
    void thread_ap_block_state30_io();
    void thread_ap_block_state39_pp2_stage0_iter0();
    void thread_ap_block_state40_io();
    void thread_ap_block_state40_pp2_stage0_iter1();
    void thread_ap_block_state46_pp3_stage0_iter0();
    void thread_ap_block_state47_io();
    void thread_ap_block_state47_pp3_stage0_iter1();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_1615();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state39();
    void thread_ap_condition_pp3_exit_iter0_state46();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_indvar_phi_fu_382_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_debug_AWREADY();
    void thread_ap_sig_ioackin_debug_WREADY();
    void thread_ap_sig_ioackin_pos_r_ARREADY();
    void thread_ap_sig_ioackin_pos_r_AWREADY();
    void thread_ap_sig_ioackin_pos_r_WREADY();
    void thread_ap_sig_ioackin_pyr_ARREADY();
    void thread_converged_ap_vld();
    void thread_cur_px_estimate_ptr5_fu_463_p4();
    void thread_cur_px_estimate_ptr6_1_fu_604_p2();
    void thread_cur_px_estimate_ptr6_2_fu_619_p2();
    void thread_cur_px_estimate_ptr6_3_fu_634_p2();
    void thread_cur_px_estimate_ptr6_4_fu_624_p1();
    void thread_cur_px_estimate_ptr6_5_fu_639_p1();
    void thread_cur_px_estimate_ptr6_fu_609_p1();
    void thread_debug_AWVALID();
    void thread_debug_BREADY();
    void thread_debug_WVALID();
    void thread_debug_blk_n_AW();
    void thread_debug_blk_n_B();
    void thread_debug_blk_n_W();
    void thread_exitcond2_fu_510_p2();
    void thread_exitcond3_fu_493_p2();
    void thread_exitcond4_fu_649_p2();
    void thread_exitcond5_fu_739_p2();
    void thread_grp_fu_423_ce();
    void thread_grp_fu_423_p0();
    void thread_grp_fu_428_ce();
    void thread_grp_fu_428_p0();
    void thread_indvar4_fu_505_p1();
    void thread_indvar_next2_fu_516_p2();
    void thread_indvar_next3_fu_655_p2();
    void thread_indvar_next4_fu_745_p2();
    void thread_indvar_next_fu_499_p2();
    void thread_inv_out7_fu_443_p4();
    void thread_m_axi_patches_ARADDR();
    void thread_m_axi_patches_ARBURST();
    void thread_m_axi_patches_ARCACHE();
    void thread_m_axi_patches_ARID();
    void thread_m_axi_patches_ARLEN();
    void thread_m_axi_patches_ARLOCK();
    void thread_m_axi_patches_ARPROT();
    void thread_m_axi_patches_ARQOS();
    void thread_m_axi_patches_ARREGION();
    void thread_m_axi_patches_ARSIZE();
    void thread_m_axi_patches_ARUSER();
    void thread_m_axi_patches_ARVALID();
    void thread_m_axi_patches_AWADDR();
    void thread_m_axi_patches_AWBURST();
    void thread_m_axi_patches_AWCACHE();
    void thread_m_axi_patches_AWID();
    void thread_m_axi_patches_AWLEN();
    void thread_m_axi_patches_AWLOCK();
    void thread_m_axi_patches_AWPROT();
    void thread_m_axi_patches_AWQOS();
    void thread_m_axi_patches_AWREGION();
    void thread_m_axi_patches_AWSIZE();
    void thread_m_axi_patches_AWUSER();
    void thread_m_axi_patches_AWVALID();
    void thread_m_axi_patches_BREADY();
    void thread_m_axi_patches_RREADY();
    void thread_m_axi_patches_WDATA();
    void thread_m_axi_patches_WID();
    void thread_m_axi_patches_WLAST();
    void thread_m_axi_patches_WSTRB();
    void thread_m_axi_patches_WUSER();
    void thread_m_axi_patches_WVALID();
    void thread_pos_r_ARVALID();
    void thread_pos_r_AWADDR();
    void thread_pos_r_AWLEN();
    void thread_pos_r_AWVALID();
    void thread_pos_r_BREADY();
    void thread_pos_r_RREADY();
    void thread_pos_r_WDATA();
    void thread_pos_r_WVALID();
    void thread_pos_r_blk_n_AR();
    void thread_pos_r_blk_n_AW();
    void thread_pos_r_blk_n_B();
    void thread_pos_r_blk_n_R();
    void thread_pos_r_blk_n_W();
    void thread_pyr_ARVALID();
    void thread_pyr_RREADY();
    void thread_pyr_blk_n_AR();
    void thread_pyr_blk_n_R();
    void thread_pyr_data_address0();
    void thread_pyr_data_ce0();
    void thread_pyr_data_we0();
    void thread_sel_tmp10_i_fu_857_p2();
    void thread_sel_tmp11_i_fu_863_p3();
    void thread_sel_tmp12_i_fu_871_p2();
    void thread_sel_tmp1_i_fu_793_p3();
    void thread_sel_tmp2_i_fu_801_p2();
    void thread_sel_tmp3_i_fu_807_p3();
    void thread_sel_tmp4_i_fu_815_p2();
    void thread_sel_tmp5_i_fu_821_p3();
    void thread_sel_tmp6_i_fu_829_p2();
    void thread_sel_tmp7_i_fu_835_p3();
    void thread_sel_tmp8_i_fu_843_p2();
    void thread_sel_tmp9_i_fu_849_p3();
    void thread_sel_tmp_i_fu_787_p2();
    void thread_tmp_2_cast_fu_477_p1();
    void thread_tmp_2_fu_473_p1();
    void thread_tmp_3_fu_532_p1();
    void thread_tmp_4_fu_751_p1();
    void thread_tmp_8_1_fu_589_p1();
    void thread_tmp_8_2_fu_594_p1();
    void thread_tmp_8_3_fu_599_p1();
    void thread_tmp_8_fu_584_p1();
    void thread_tmp_fu_453_p1();
    void thread_transfer_pyr_read_read_fu_228_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
