# SHA3-DSP48-Pipeline
SHA-3 in FPGA using DSP48E1 and pipeline architecture
- Using VHDL description language
- Using FPGA Nexys A7-100T (Xilinx Artix-7 XC7A100T-1CSG324C)
- Using Vivado version 2020.2
