Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 26 16:34:16 2024
| Host         : Kacena running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_RX_control_sets_placed.rpt
| Design       : UART_RX
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------+------------------+----------------+--------------+
|       Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------+------------------+------------------+----------------+--------------+
|  fsm/n149_o_reg_i_2_n_0 |               |                  |                1 |              1 |         1.00 |
|  fsm/n144_o_reg_i_2_n_0 |               |                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG          | fsm/E[3]      | RST_IBUF         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG          | fsm/E[6]      | RST_IBUF         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG          | fsm/E[7]      | RST_IBUF         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG          | fsm/E[0]      | RST_IBUF         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG          | fsm/E[1]      | RST_IBUF         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG          | fsm/E[2]      | RST_IBUF         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG          | fsm/E[4]      | RST_IBUF         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG          | fsm/E[5]      | RST_IBUF         |                1 |              1 |         1.00 |
| ~fsm/n98_q[1]           |               |                  |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG          |               | RST_IBUF         |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG          |               |                  |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG          |               | fsm/SR[0]        |                1 |              4 |         4.00 |
+-------------------------+---------------+------------------+------------------+----------------+--------------+


