# Generated by vmake version 2022.1

# Define path to each library
LIB_STD = /opt/sw/tools/mgfx/questasim/2022.1/questasim/linux_x86_64/../std
LIB_IEEE = /opt/sw/tools/mgfx/questasim/2022.1/questasim/linux_x86_64/../ieee
LIB_WORK = ./lib-an_control_rtl

# Define path to each design unit
IEEE__math_real = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__std_logic_textio = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_arith = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_unsigned = $(LIB_IEEE)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
WORK__tb_an_control_ana = $(LIB_WORK)/_lib.qdb
WORK__analog_simple_err__behavior = $(LIB_WORK)/_lib.qdb
WORK__analog_simple_err = $(LIB_WORK)/_lib.qdb
WORK__an_control = $(LIB_WORK)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : \
$(LIB_WORK)/_lib.qdb

$(LIB_WORK)/_lib.qdb : /opt/projects/prj-iscd/iscd/iscd23/iadc/design/semicustom/nanjesha/src/rtl/an_control_2024.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /opt/projects/prj-iscd/iscd/iscd23/iadc/design/semicustom/nanjesha/src/rtl/an_analog_simple_err.vhd \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /opt/projects/prj-iscd/iscd/iscd23/iadc/design/semicustom/nanjesha/src/tb/tb_an_control_ana_2024.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164) \
		$(IEEE__std_logic_textio) \
		$(STD__textio)
	$(VCOM) -2002 -work work /opt/projects/prj-iscd/iscd/iscd23/iadc/design/semicustom/nanjesha/src/rtl/an_control_2024.vhd
	$(VCOM) -2002 -work work /opt/projects/prj-iscd/iscd/iscd23/iadc/design/semicustom/nanjesha/src/rtl/an_analog_simple_err.vhd
	$(VCOM) -2002 -work work /opt/projects/prj-iscd/iscd/iscd23/iadc/design/semicustom/nanjesha/src/tb/tb_an_control_ana_2024.vhd

