

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sat Apr 10 13:28:50 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTC	set	3970
    48  0000                     _TRISC	set	3988
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  007FF0                     __pcinit:
    54                           	callstack 0
    55  007FF0                     start_initialization:
    56                           	callstack 0
    57  007FF0                     __initialization:
    58                           	callstack 0
    59  007FF0                     end_of_initialization:
    60                           	callstack 0
    61  007FF0                     __end_of__initialization:
    62                           	callstack 0
    63  007FF0  0100               	movlb	0
    64  007FF2  EFFB  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000000                     
    70                           ; 1 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 75 in file "newmain.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  1    wreg      void 
    83 ;; Registers used:
    84 ;;		wreg, status,2
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    90 ;;      Params:         0       0       0       0       0       0       0
    91 ;;      Locals:         0       0       0       0       0       0       0
    92 ;;      Temps:          0       0       0       0       0       0       0
    93 ;;      Totals:         0       0       0       0       0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103  007FF6                     __ptext0:
   104                           	callstack 0
   105  007FF6                     _main:
   106                           	callstack 31
   107  007FF6                     
   108                           ;newmain.c: 76:     TRISC = 0;
   109  007FF6  0E00               	movlw	0
   110  007FF8  6E94               	movwf	148,c	;volatile
   111  007FFA                     
   112                           ;newmain.c: 79:     PORTC = 0xFF;
   113  007FFA  6882               	setf	130,c	;volatile
   114  007FFC  EF00  F000         	goto	start
   115  008000                     __end_of_main:
   116                           	callstack 0
   117  0000                     
   118                           	psect	rparam
   119  0000                     
   120                           	psect	idloc
   121                           
   122                           ;Config register IDLOC0 @ 0x200000
   123                           ;	unspecified, using default values
   124  200000                     	org	2097152
   125  200000  FF                 	db	255
   126                           
   127                           ;Config register IDLOC1 @ 0x200001
   128                           ;	unspecified, using default values
   129  200001                     	org	2097153
   130  200001  FF                 	db	255
   131                           
   132                           ;Config register IDLOC2 @ 0x200002
   133                           ;	unspecified, using default values
   134  200002                     	org	2097154
   135  200002  FF                 	db	255
   136                           
   137                           ;Config register IDLOC3 @ 0x200003
   138                           ;	unspecified, using default values
   139  200003                     	org	2097155
   140  200003  FF                 	db	255
   141                           
   142                           ;Config register IDLOC4 @ 0x200004
   143                           ;	unspecified, using default values
   144  200004                     	org	2097156
   145  200004  FF                 	db	255
   146                           
   147                           ;Config register IDLOC5 @ 0x200005
   148                           ;	unspecified, using default values
   149  200005                     	org	2097157
   150  200005  FF                 	db	255
   151                           
   152                           ;Config register IDLOC6 @ 0x200006
   153                           ;	unspecified, using default values
   154  200006                     	org	2097158
   155  200006  FF                 	db	255
   156                           
   157                           ;Config register IDLOC7 @ 0x200007
   158                           ;	unspecified, using default values
   159  200007                     	org	2097159
   160  200007  FF                 	db	255
   161                           
   162                           	psect	config
   163                           
   164                           ; Padding undefined space
   165  300000                     	org	3145728
   166  300000  FF                 	db	255
   167                           
   168                           ;Config register CONFIG1H @ 0x300001
   169                           ;	Oscillator Selection bits
   170                           ;	OSC = HS, HS oscillator
   171                           ;	Fail-Safe Clock Monitor Enable bit
   172                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   173                           ;	Internal/External Oscillator Switchover bit
   174                           ;	IESO = OFF, Oscillator Switchover mode disabled
   175  300001                     	org	3145729
   176  300001  02                 	db	2
   177                           
   178                           ;Config register CONFIG2L @ 0x300002
   179                           ;	Power-up Timer Enable bit
   180                           ;	PWRT = OFF, PWRT disabled
   181                           ;	Brown-out Reset Enable bits
   182                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   183                           ;	Brown Out Reset Voltage bits
   184                           ;	BORV = 3, Minimum setting
   185  300002                     	org	3145730
   186  300002  19                 	db	25
   187                           
   188                           ;Config register CONFIG2H @ 0x300003
   189                           ;	Watchdog Timer Enable bit
   190                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   191                           ;	Watchdog Timer Postscale Select bits
   192                           ;	WDTPS = 32768, 1:32768
   193  300003                     	org	3145731
   194  300003  1E                 	db	30
   195                           
   196                           ; Padding undefined space
   197  300004                     	org	3145732
   198  300004  FF                 	db	255
   199                           
   200                           ;Config register CONFIG3H @ 0x300005
   201                           ;	CCP2 MUX bit
   202                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   203                           ;	PORTB A/D Enable bit
   204                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   205                           ;	Low-Power Timer1 Oscillator Enable bit
   206                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   207                           ;	MCLR Pin Enable bit
   208                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR disabled
   209  300005                     	org	3145733
   210  300005  03                 	db	3
   211                           
   212                           ;Config register CONFIG4L @ 0x300006
   213                           ;	Stack Full/Underflow Reset Enable bit
   214                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   215                           ;	Single-Supply ICSP Enable bit
   216                           ;	LVP = OFF, Single-Supply ICSP disabled
   217                           ;	Extended Instruction Set Enable bit
   218                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   219                           ;	Background Debugger Enable bit
   220                           ;	DEBUG = 0x1, unprogrammed default
   221  300006                     	org	3145734
   222  300006  80                 	db	128
   223                           
   224                           ; Padding undefined space
   225  300007                     	org	3145735
   226  300007  FF                 	db	255
   227                           
   228                           ;Config register CONFIG5L @ 0x300008
   229                           ;	Code Protection bit
   230                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   231                           ;	Code Protection bit
   232                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   233                           ;	Code Protection bit
   234                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   235                           ;	Code Protection bit
   236                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   237  300008                     	org	3145736
   238  300008  0F                 	db	15
   239                           
   240                           ;Config register CONFIG5H @ 0x300009
   241                           ;	Boot Block Code Protection bit
   242                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   243                           ;	Data EEPROM Code Protection bit
   244                           ;	CPD = OFF, Data EEPROM not code-protected
   245  300009                     	org	3145737
   246  300009  C0                 	db	192
   247                           
   248                           ;Config register CONFIG6L @ 0x30000A
   249                           ;	Write Protection bit
   250                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   251                           ;	Write Protection bit
   252                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   253                           ;	Write Protection bit
   254                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   255                           ;	Write Protection bit
   256                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   257  30000A                     	org	3145738
   258  30000A  0F                 	db	15
   259                           
   260                           ;Config register CONFIG6H @ 0x30000B
   261                           ;	Configuration Register Write Protection bit
   262                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   263                           ;	Boot Block Write Protection bit
   264                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   265                           ;	Data EEPROM Write Protection bit
   266                           ;	WRTD = OFF, Data EEPROM not write-protected
   267  30000B                     	org	3145739
   268  30000B  E0                 	db	224
   269                           
   270                           ;Config register CONFIG7L @ 0x30000C
   271                           ;	Table Read Protection bit
   272                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   273                           ;	Table Read Protection bit
   274                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   275                           ;	Table Read Protection bit
   276                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   277                           ;	Table Read Protection bit
   278                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   279  30000C                     	org	3145740
   280  30000C  0F                 	db	15
   281                           
   282                           ;Config register CONFIG7H @ 0x30000D
   283                           ;	Boot Block Table Read Protection bit
   284                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   285  30000D                     	org	3145741
   286  30000D  40                 	db	64
   287                           tosu	equ	0xFFF
   288                           tosh	equ	0xFFE
   289                           tosl	equ	0xFFD
   290                           stkptr	equ	0xFFC
   291                           pclatu	equ	0xFFB
   292                           pclath	equ	0xFFA
   293                           pcl	equ	0xFF9
   294                           tblptru	equ	0xFF8
   295                           tblptrh	equ	0xFF7
   296                           tblptrl	equ	0xFF6
   297                           tablat	equ	0xFF5
   298                           prodh	equ	0xFF4
   299                           prodl	equ	0xFF3
   300                           indf0	equ	0xFEF
   301                           postinc0	equ	0xFEE
   302                           postdec0	equ	0xFED
   303                           preinc0	equ	0xFEC
   304                           plusw0	equ	0xFEB
   305                           fsr0h	equ	0xFEA
   306                           fsr0l	equ	0xFE9
   307                           wreg	equ	0xFE8
   308                           indf1	equ	0xFE7
   309                           postinc1	equ	0xFE6
   310                           postdec1	equ	0xFE5
   311                           preinc1	equ	0xFE4
   312                           plusw1	equ	0xFE3
   313                           fsr1h	equ	0xFE2
   314                           fsr1l	equ	0xFE1
   315                           bsr	equ	0xFE0
   316                           indf2	equ	0xFDF
   317                           postinc2	equ	0xFDE
   318                           postdec2	equ	0xFDD
   319                           preinc2	equ	0xFDC
   320                           plusw2	equ	0xFDB
   321                           fsr2h	equ	0xFDA
   322                           fsr2l	equ	0xFD9
   323                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sat Apr 10 13:28:50 2021

                      l9 7FFC                      l685 7FF6                      l687 7FFA  
                   _main 7FF6                     start 0000             ___param_bank 000000  
                  ?_main 0000                    _PORTC 000F82                    _TRISC 000F94  
        __initialization 7FF0             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0080  
__end_of__initialization 7FF0            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FF0  
                __ramtop 0600                  __ptext0 7FF6     end_of_initialization 7FF0  
    start_initialization 7FF0                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 000A                 isa$xinst 000000  
