Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'state' [C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/CPU.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'original' [C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/CPU.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.SigExt
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Decoder38
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
