// Seed: 1145410354
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
  ;
  logic [-1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd95
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  input wire _id_10;
  output reg id_9;
  output wire id_8;
  inout wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_7
  );
  input wire id_1;
  assign id_6[1'b0] = (-1 && (1));
  assign id_9 = -1;
  always @(-1 == id_3[1 : id_10])
    @(negedge -1'h0) begin : LABEL_0
      if (1) $signed(42);
      ;
      id_9 <= -1 + id_10;
    end
endmodule
