// Seed: 903395875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri1 id_2
    , id_6,
    input uwire id_3,
    input uwire id_4
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  assign id_2 = !1;
  assign id_0 = id_3 == id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
