[06/09 18:56:26      0s] 
[06/09 18:56:26      0s] Cadence Innovus(TM) Implementation System.
[06/09 18:56:26      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/09 18:56:26      0s] 
[06/09 18:56:26      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[06/09 18:56:26      0s] Options:	
[06/09 18:56:26      0s] Date:		Thu Jun  9 18:56:26 2022
[06/09 18:56:26      0s] Host:		cimeld39.cime.inpg.fr (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[06/09 18:56:26      0s] OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)
[06/09 18:56:26      0s] 
[06/09 18:56:26      0s] License:
[06/09 18:56:26      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/09 18:56:26      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/09 18:56:37      9s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[06/09 18:56:37      9s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[06/09 18:56:37      9s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[06/09 18:56:37      9s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[06/09 18:56:37      9s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[06/09 18:56:37      9s] @(#)CDS: CPE v17.11-s095
[06/09 18:56:37      9s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[06/09 18:56:37      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/09 18:56:37      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/09 18:56:37      9s] @(#)CDS: RCDB 11.10
[06/09 18:56:37      9s] --- Running on cimeld39.cime.inpg.fr (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB) ---
[06/09 18:56:37      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX.

[06/09 18:56:37      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[06/09 18:56:37     10s] 
[06/09 18:56:37     10s] **INFO:  MMMC transition support version v31-84 
[06/09 18:56:37     10s] 
[06/09 18:56:37     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/09 18:56:37     10s] <CMD> suppressMessage ENCEXT-2799
[06/09 18:56:37     10s] <CMD> getDrawView
[06/09 18:56:37     10s] <CMD> loadWorkspace -name Physical
[06/09 18:56:37     10s] <CMD> win
[06/09 18:57:11     13s] <CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
[06/09 18:57:11     13s] ---# TCL Script amsSetup.tcl loaded
[06/09 18:57:11     13s] <CMD> set init_layout_view {}
[06/09 18:57:11     13s] <CMD> set init_verilog {../INPUT_DATA/TOP_netlist.v ../INPUT_DATA/top_io.v}
[06/09 18:57:11     13s] <CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
[06/09 18:57:11     13s] <CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
[06/09 18:57:11     13s] <CMD> set init_top_cell top_io
[06/09 18:57:11     13s] <CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
[06/09 18:57:11     13s] <CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
[06/09 18:57:11     13s] <CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
[06/09 18:57:19     13s] <CMD> init_design
[06/09 18:57:19     13s] #% Begin Load MMMC data ... (date=06/09 18:57:19, mem=457.5M)
[06/09 18:57:19     13s] #% End Load MMMC data ... (date=06/09 18:57:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=457.6M, current mem=457.6M)
[06/09 18:57:19     13s] 
[06/09 18:57:19     13s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
[06/09 18:57:19     13s] **WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
[06/09 18:57:19     13s] applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
[06/09 18:57:19     13s] causes a mismatch between process antenna violations found in Innovus
[06/09 18:57:19     13s] (during routing or verification) and violations found by external physical
[06/09 18:57:19     13s] verification tools. This global defaulting mechanism is obsolete in LEF
[06/09 18:57:19     13s] 5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
[06/09 18:57:19     13s] ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
[06/09 18:57:19     13s] avoid a mismatch in violations.
[06/09 18:57:19     13s] **WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
[06/09 18:57:19     13s] applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
[06/09 18:57:19     13s] mismatch between process antenna violations found in Innovus (during
[06/09 18:57:19     13s] routing or verification) and violations found by external physical
[06/09 18:57:19     13s] verification tools. This global defaulting mechanism is obsolete in
[06/09 18:57:19     13s] LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
[06/09 18:57:19     13s] and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
[06/09 18:57:19     13s] avoid a mismatch in violations.
[06/09 18:57:19     13s] 
[06/09 18:57:19     13s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
[06/09 18:57:19     13s] Set DBUPerIGU to M2 pitch 1400.
[06/09 18:57:19     14s] 
[06/09 18:57:19     14s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-201' for more detail.
[06/09 18:57:19     14s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/09 18:57:19     14s] To increase the message display limit, refer to the product command reference manual.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/09 18:57:19     14s] Type 'man IMPLF-200' for more detail.
[06/09 18:57:19     14s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/09 18:57:19     14s] To increase the message display limit, refer to the product command reference manual.
[06/09 18:57:19     14s] 
[06/09 18:57:19     14s] viaInitial starts at Thu Jun  9 18:57:19 2022
viaInitial ends at Thu Jun  9 18:57:19 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
[06/09 18:57:19     14s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/09 18:57:19     14s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/09 18:57:19     14s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/09 18:57:19     14s] Read 248 cells in library 'c35_CORELIB_WC' 
[06/09 18:57:19     14s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
[06/09 18:57:19     14s] Read 181 cells in library 'c35_IOLIB_WC' 
[06/09 18:57:19     14s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
[06/09 18:57:20     15s] Read 248 cells in library 'c35_CORELIB_BC' 
[06/09 18:57:20     15s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
[06/09 18:57:20     15s] Read 181 cells in library 'c35_IOLIB_BC' 
[06/09 18:57:20     15s] *** End library_loading (cpu=0.02min, real=0.02min, mem=32.5M, fe_cpu=0.26min, fe_real=0.90min, fe_mem=546.0M) ***
[06/09 18:57:20     15s] #% Begin Load netlist data ... (date=06/09 18:57:20, mem=544.4M)
[06/09 18:57:20     15s] *** Begin netlist parsing (mem=546.0M) ***
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[06/09 18:57:20     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/09 18:57:20     15s] To increase the message display limit, refer to the product command reference manual.
[06/09 18:57:20     15s] Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/09 18:57:20     15s] Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/09 18:57:20     15s] Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/09 18:57:20     15s] Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/09 18:57:20     15s] Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/09 18:57:20     15s] Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/09 18:57:20     15s] Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/09 18:57:20     15s] Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/09 18:57:20     15s] Created 429 new cells from 4 timing libraries.
[06/09 18:57:20     15s] Reading netlist ...
[06/09 18:57:20     15s] Backslashed names will retain backslash and a trailing blank character.
[06/09 18:57:20     15s] **WARN: (IMPVL-324):	Module TOP in ../INPUT_DATA/TOP_netlist.v will overwrite the previous definition in another file.
[06/09 18:57:20     15s] Reading verilog netlist '../INPUT_DATA/TOP_netlist.v'
[06/09 18:57:20     15s] Reading verilog netlist '../INPUT_DATA/top_io.v'
[06/09 18:57:20     15s] 
[06/09 18:57:20     15s] *** Memory Usage v#1 (Current mem = 545.973M, initial mem = 184.402M) ***
[06/09 18:57:20     15s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=546.0M) ***
[06/09 18:57:20     15s] #% End Load netlist data ... (date=06/09 18:57:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=544.4M, current mem=491.3M)
[06/09 18:57:20     15s] Set top cell to top_io.
[06/09 18:57:20     15s] Hooked 858 DB cells to tlib cells.
[06/09 18:57:20     15s] Starting recursive module instantiation check.
[06/09 18:57:20     15s] No recursion found.
[06/09 18:57:20     15s] Building hierarchical netlist for Cell top_io ...
[06/09 18:57:20     15s] *** Netlist is unique.
[06/09 18:57:20     15s] ** info: there are 888 modules.
[06/09 18:57:20     15s] ** info: there are 9614 stdCell insts.
[06/09 18:57:20     15s] ** info: there are 44 Pad insts.
[06/09 18:57:20     15s] 
[06/09 18:57:20     15s] *** Memory Usage v#1 (Current mem = 590.145M, initial mem = 184.402M) ***
[06/09 18:57:20     15s] Initializing I/O assignment ...
[06/09 18:57:20     15s] Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
[06/09 18:57:20     15s] **WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/09 18:57:20     15s] Type 'man IMPFP-3961' for more detail.
[06/09 18:57:20     15s] **WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/09 18:57:20     15s] Type 'man IMPFP-3961' for more detail.
[06/09 18:57:20     15s] **WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/09 18:57:20     15s] Type 'man IMPFP-3961' for more detail.
[06/09 18:57:20     15s] **WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/09 18:57:20     15s] Type 'man IMPFP-3961' for more detail.
[06/09 18:57:20     15s] Set Default Net Delay as 1000 ps.
[06/09 18:57:20     15s] Set Default Net Load as 0.5 pF. 
[06/09 18:57:20     15s] Set Default Input Pin Transition as 0.1 ps.
[06/09 18:57:20     15s] **WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
[06/09 18:57:20     15s] Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
[06/09 18:57:20     15s] Extraction setup Delayed 
[06/09 18:57:20     15s] *Info: initialize multi-corner CTS.
[06/09 18:57:20     15s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[06/09 18:57:20     15s] Current (total cpu=0:00:15.8, real=0:00:54.0, peak res=638.1M, current mem=638.1M)
[06/09 18:57:21     15s] INFO (CTE): Constraints read successfully.
[06/09 18:57:21     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=646.2M, current mem=646.2M)
[06/09 18:57:21     15s] Current (total cpu=0:00:15.8, real=0:00:55.0, peak res=646.2M, current mem=646.2M)
[06/09 18:57:21     15s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[06/09 18:57:21     15s] Current (total cpu=0:00:15.8, real=0:00:55.0, peak res=646.2M, current mem=646.2M)
[06/09 18:57:21     15s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).
[06/09 18:57:21     15s] 
[06/09 18:57:21     15s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

INFO (CTE): Reading of timing constraints file ../INPUT_DATA/clock_uncertainty_prects.sdc completed, with 1 Warnings and 2 Errors.
[06/09 18:57:21     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=646.6M, current mem=646.6M)
[06/09 18:57:21     15s] Current (total cpu=0:00:15.9, real=0:00:55.0, peak res=646.6M, current mem=646.6M)
[06/09 18:57:21     15s] Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
[06/09 18:57:21     15s] Current (total cpu=0:00:15.9, real=0:00:55.0, peak res=646.7M, current mem=646.7M)
[06/09 18:57:21     15s] INFO (CTE): Constraints read successfully.
[06/09 18:57:21     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=654.2M, current mem=654.2M)
[06/09 18:57:21     15s] Current (total cpu=0:00:15.9, real=0:00:55.0, peak res=654.2M, current mem=654.1M)
[06/09 18:57:21     15s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[06/09 18:57:21     15s] Current (total cpu=0:00:15.9, real=0:00:55.0, peak res=654.2M, current mem=654.2M)
[06/09 18:57:21     15s] INFO (CTE): Constraints read successfully.
[06/09 18:57:21     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=654.5M, current mem=654.5M)
[06/09 18:57:21     15s] Current (total cpu=0:00:15.9, real=0:00:55.0, peak res=654.5M, current mem=654.5M)
[06/09 18:57:21     15s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[06/09 18:57:21     15s] Current (total cpu=0:00:15.9, real=0:00:55.0, peak res=654.5M, current mem=654.5M)
[06/09 18:57:21     15s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).
[06/09 18:57:21     15s] 
[06/09 18:57:21     15s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

INFO (CTE): Reading of timing constraints file ../INPUT_DATA/clock_uncertainty_prects.sdc completed, with 1 Warnings and 2 Errors.
[06/09 18:57:21     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=654.9M, current mem=654.9M)
[06/09 18:57:21     15s] Current (total cpu=0:00:15.9, real=0:00:55.0, peak res=654.9M, current mem=654.9M)
[06/09 18:57:21     15s] Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
[06/09 18:57:21     15s] Current (total cpu=0:00:15.9, real=0:00:55.0, peak res=654.9M, current mem=654.9M)
[06/09 18:57:21     15s] INFO (CTE): Constraints read successfully.
[06/09 18:57:21     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=655.3M, current mem=655.3M)
[06/09 18:57:21     15s] Current (total cpu=0:00:16.0, real=0:00:55.0, peak res=655.3M, current mem=655.3M)
[06/09 18:57:21     15s] Creating Cell Server ...(0, 1, 1, 1)
[06/09 18:57:21     15s] Summary for sequential cells identification: 
[06/09 18:57:21     15s]   Identified SBFF number: 32
[06/09 18:57:21     15s]   Identified MBFF number: 0
[06/09 18:57:21     15s]   Identified SB Latch number: 0
[06/09 18:57:21     15s]   Identified MB Latch number: 0
[06/09 18:57:21     15s]   Not identified SBFF number: 34
[06/09 18:57:21     15s]   Not identified MBFF number: 0
[06/09 18:57:21     15s]   Not identified SB Latch number: 0
[06/09 18:57:21     15s]   Not identified MB Latch number: 0
[06/09 18:57:21     15s]   Number of sequential cells which are not FFs: 23
[06/09 18:57:21     15s] Total number of combinational cells: 145
[06/09 18:57:21     15s] Total number of sequential cells: 89
[06/09 18:57:21     15s] Total number of tristate cells: 14
[06/09 18:57:21     15s] Total number of level shifter cells: 0
[06/09 18:57:21     15s] Total number of power gating cells: 0
[06/09 18:57:21     15s] Total number of isolation cells: 0
[06/09 18:57:21     15s] Total number of power switch cells: 0
[06/09 18:57:21     15s] Total number of pulse generator cells: 0
[06/09 18:57:21     15s] Total number of always on buffers: 0
[06/09 18:57:21     15s] Total number of retention cells: 0
[06/09 18:57:21     15s] List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
[06/09 18:57:21     15s] Total number of usable buffers: 12
[06/09 18:57:21     15s] List of unusable buffers:
[06/09 18:57:21     15s] Total number of unusable buffers: 0
[06/09 18:57:21     15s] List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
[06/09 18:57:21     15s] Total number of usable inverters: 20
[06/09 18:57:21     15s] List of unusable inverters:
[06/09 18:57:21     15s] Total number of unusable inverters: 0
[06/09 18:57:21     15s] List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
[06/09 18:57:21     15s] Total number of identified usable delay cells: 4
[06/09 18:57:21     15s] List of identified unusable delay cells:
[06/09 18:57:21     15s] Total number of identified unusable delay cells: 0
[06/09 18:57:21     15s] Creating Cell Server, finished. 
[06/09 18:57:21     15s] 
[06/09 18:57:21     15s] Deleting Cell Server ...
[06/09 18:57:21     16s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[06/09 18:57:21     16s] Extraction setup Started 
[06/09 18:57:21     16s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/09 18:57:21     16s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/09 18:57:21     16s] Type 'man IMPEXT-6202' for more detail.
[06/09 18:57:21     16s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
[06/09 18:57:21     16s] Cap table was created using Encounter 10.11-s096_1.
[06/09 18:57:21     16s] Process name: c35b4_thick-worst.
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_worst [2].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_worst [3].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[06/09 18:57:21     16s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
[06/09 18:57:21     16s] Cap table was created using Encounter 10.11-s096_1.
[06/09 18:57:21     16s] Process name: c35b4_thick-best.
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_best [2].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_best [3].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[06/09 18:57:21     16s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[06/09 18:57:21     16s] Importing multi-corner RC tables ... 
[06/09 18:57:21     16s] Summary of Active RC-Corners : 
[06/09 18:57:21     16s]  
[06/09 18:57:21     16s]  Analysis View: setup_func_max
[06/09 18:57:21     16s]     RC-Corner Name        : rc_worst
[06/09 18:57:21     16s]     RC-Corner Index       : 0
[06/09 18:57:21     16s]     RC-Corner Temperature : 125 Celsius
[06/09 18:57:21     16s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
[06/09 18:57:21     16s]     RC-Corner PreRoute Res Factor         : 1
[06/09 18:57:21     16s]     RC-Corner PreRoute Cap Factor         : 1
[06/09 18:57:21     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/09 18:57:21     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/09 18:57:21     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/09 18:57:21     16s]     RC-Corner PreRoute Clock Res Factor   : 1
[06/09 18:57:21     16s]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/09 18:57:21     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/09 18:57:21     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/09 18:57:21     16s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
[06/09 18:57:21     16s]  
[06/09 18:57:21     16s]  Analysis View: hold_func_min
[06/09 18:57:21     16s]     RC-Corner Name        : rc_best
[06/09 18:57:21     16s]     RC-Corner Index       : 1
[06/09 18:57:21     16s]     RC-Corner Temperature : -25 Celsius
[06/09 18:57:21     16s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
[06/09 18:57:21     16s]     RC-Corner PreRoute Res Factor         : 1
[06/09 18:57:21     16s]     RC-Corner PreRoute Cap Factor         : 1
[06/09 18:57:21     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/09 18:57:21     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/09 18:57:21     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/09 18:57:21     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/09 18:57:21     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/09 18:57:21     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/09 18:57:21     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/09 18:57:21     16s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'
[06/09 18:57:21     16s] Technology file '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile' associated with first view 'setup_func_max' will be used as the primary corner for the multi-corner extraction.
[06/09 18:57:21     16s] 
[06/09 18:57:21     16s] *** Summary of all messages that are not suppressed in this session:
[06/09 18:57:21     16s] Severity  ID               Count  Summary                                  
[06/09 18:57:21     16s] WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/09 18:57:21     16s] WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/09 18:57:21     16s] WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
[06/09 18:57:21     16s] WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
[06/09 18:57:21     16s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[06/09 18:57:21     16s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/09 18:57:21     16s] WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
[06/09 18:57:21     16s] WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
[06/09 18:57:21     16s] WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
[06/09 18:57:21     16s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[06/09 18:57:21     16s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[06/09 18:57:21     16s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/09 18:57:21     16s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/09 18:57:21     16s] *** Message Summary: 2171 warning(s), 24 error(s)
[06/09 18:57:21     16s] 
[06/09 18:57:31     16s] <CMD> loadIoFile ../CONSTRAINTS/top_pads.io
[06/09 18:57:31     16s] Reading IO assignment file "../CONSTRAINTS/top_pads.io" ...
[06/09 18:57:31     16s] **WARN: (IMPFP-710):	File version 0 is too old.
[06/09 18:57:31     16s] IO file version '0' is too old, will try to place io cell any way.
[06/09 18:57:31     16s] <CMD> floorPlan -site standard -r 1 0.7 80 80 80 80
[06/09 18:57:31     16s] Adjusting Core to Left to: 82.4000. Core to Bottom to: 80.8000.
[06/09 18:57:31     17s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/09 18:57:31     17s] The ring targets are set to core/block ring wires.
[06/09 18:57:31     17s] addRing command will consider rows while creating rings.
[06/09 18:57:31     17s] addRing command will disallow rings to go over rows.
[06/09 18:57:31     17s] addRing command will ignore shorts while creating rings.
[06/09 18:57:31     17s] <CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 20 bottom 20 left 20 right 20} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 0.7 bottom 0.7 left 0.7 right 0.7} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/09 18:57:31     17s] #% Begin addRing (date=06/09 18:57:31, mem=786.3M)
[06/09 18:57:31     17s] 
[06/09 18:57:31     17s] Ring generation is complete.
[06/09 18:57:31     17s] vias are now being generated.
[06/09 18:57:31     17s] addRing created 8 wires.
[06/09 18:57:31     17s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/09 18:57:31     17s] +--------+----------------+----------------+
[06/09 18:57:31     17s] |  Layer |     Created    |     Deleted    |
[06/09 18:57:31     17s] +--------+----------------+----------------+
[06/09 18:57:31     17s] |  MET1  |        4       |       NA       |
[06/09 18:57:31     17s] |  VIA1  |        8       |        0       |
[06/09 18:57:31     17s] |  MET2  |        4       |       NA       |
[06/09 18:57:31     17s] +--------+----------------+----------------+
[06/09 18:57:31     17s] #% End addRing (date=06/09 18:57:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.2M, current mem=788.2M)
[06/09 18:57:31     17s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[06/09 18:57:31     17s] addStripe will allow jog to connect padcore ring and block ring.
[06/09 18:57:31     17s] Stripes will stop at the boundary of the specified area.
[06/09 18:57:31     17s] When breaking rings, the power planner will consider the existence of blocks.
[06/09 18:57:31     17s] Stripes will not extend to closest target.
[06/09 18:57:31     17s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/09 18:57:31     17s] Stripes will not be created over regions without power planning wires.
[06/09 18:57:31     17s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/09 18:57:31     17s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/09 18:57:31     17s] AddStripe segment minimum length set to 1
[06/09 18:57:31     17s] Offset for stripe breaking is set to 0.
[06/09 18:57:31     17s] <CMD> addStripe -nets {gnd! vdd!} -layer MET2 -direction vertical -width 5 -spacing 0.5 -number_of_sets 12 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit MET4 -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit MET4 -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/09 18:57:31     17s] #% Begin addStripe (date=06/09 18:57:31, mem=788.2M)
[06/09 18:57:31     17s] 
[06/09 18:57:31     17s] Starting stripe generation ...
[06/09 18:57:31     17s] Non-Default Mode Option Settings :
[06/09 18:57:31     17s]   NONE
[06/09 18:57:31     17s] Stripe generation is complete.
[06/09 18:57:31     17s] vias are now being generated.
[06/09 18:57:31     17s] addStripe created 24 wires.
[06/09 18:57:31     17s] ViaGen created 48 vias, deleted 0 via to avoid violation.
[06/09 18:57:31     17s] +--------+----------------+----------------+
[06/09 18:57:31     17s] |  Layer |     Created    |     Deleted    |
[06/09 18:57:31     17s] +--------+----------------+----------------+
[06/09 18:57:31     17s] |  VIA1  |       48       |        0       |
[06/09 18:57:31     17s] |  MET2  |       24       |       NA       |
[06/09 18:57:31     17s] +--------+----------------+----------------+
[06/09 18:57:31     17s] #% End addStripe (date=06/09 18:57:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.2M, current mem=789.2M)
[06/09 18:57:31     17s] <CMD> clearGlobalNets
[06/09 18:57:31     17s] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
[06/09 18:57:31     17s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
[06/09 18:57:31     17s] <CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR1 -module {}
[06/09 18:57:31     17s] <CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR2 -module {}
[06/09 18:57:31     17s] <CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND1 -module {}
[06/09 18:57:31     17s] <CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND2 -module {}
[06/09 18:57:31     17s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/09 18:57:31     17s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) MET4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) MET4(4) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) MET4(4) }
[06/09 18:57:31     17s] #% Begin sroute (date=06/09 18:57:31, mem=789.8M)
[06/09 18:57:31     17s] *** Begin SPECIAL ROUTE on Thu Jun  9 18:57:31 2022 ***
[06/09 18:57:31     17s] SPECIAL ROUTE ran on directory: /tp/xph2app/xph2app101/Documents/PROJET_ZIGBEE_2A_MT_2022/zigbee_project_2/implem/pnr/PNR_TOP_AXEL/WORK
[06/09 18:57:31     17s] SPECIAL ROUTE ran on machine: cimeld39.cime.inpg.fr (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 2.90Ghz)
[06/09 18:57:31     17s] 
[06/09 18:57:31     17s] Begin option processing ...
[06/09 18:57:31     17s] srouteConnectPowerBump set to false
[06/09 18:57:31     17s] routeSelectNet set to "gnd! vdd!"
[06/09 18:57:31     17s] routeSpecial set to true
[06/09 18:57:31     17s] srouteBlockPin set to "useLef"
[06/09 18:57:31     17s] srouteBottomLayerLimit set to 1
[06/09 18:57:31     17s] srouteBottomTargetLayerLimit set to 1
[06/09 18:57:31     17s] srouteConnectConverterPin set to false
[06/09 18:57:31     17s] srouteCrossoverViaBottomLayer set to 1
[06/09 18:57:31     17s] srouteCrossoverViaTopLayer set to 4
[06/09 18:57:31     17s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/09 18:57:31     17s] srouteFollowCorePinEnd set to 3
[06/09 18:57:31     17s] srouteJogControl set to "preferWithChanges differentLayer"
[06/09 18:57:31     17s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/09 18:57:31     17s] sroutePadPinAllPorts set to true
[06/09 18:57:31     17s] sroutePreserveExistingRoutes set to true
[06/09 18:57:31     17s] srouteRoutePowerBarPortOnBothDir set to true
[06/09 18:57:31     17s] srouteStopBlockPin set to "nearestTarget"
[06/09 18:57:31     17s] srouteTopLayerLimit set to 4
[06/09 18:57:31     17s] srouteTopTargetLayerLimit set to 4
[06/09 18:57:31     17s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1720.00 megs.
[06/09 18:57:31     17s] 
[06/09 18:57:31     17s] Reading DB technology information...
[06/09 18:57:31     17s] Finished reading DB technology information.
[06/09 18:57:31     17s] Reading floorplan and netlist information...
[06/09 18:57:31     17s] Finished reading floorplan and netlist information.
[06/09 18:57:32     17s] Read in 8 layers, 4 routing layers, 1 overlap layer
[06/09 18:57:32     17s] Read in 518 macros, 65 used
[06/09 18:57:32     17s] Read in 102 components
[06/09 18:57:32     17s]   50 core components: 50 unplaced, 0 placed, 0 fixed
[06/09 18:57:32     17s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[06/09 18:57:32     17s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[06/09 18:57:32     17s] Read in 44 logical pins
[06/09 18:57:32     17s] Read in 44 nets
[06/09 18:57:32     17s] Read in 7 special nets, 2 routed
[06/09 18:57:32     17s] Read in 104 terminals
[06/09 18:57:32     17s] 2 nets selected.
[06/09 18:57:32     17s] 
[06/09 18:57:32     17s] Begin power routing ...
[06/09 18:57:32     17s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
[06/09 18:57:32     17s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
[06/09 18:57:32     17s] CPU time for FollowPin 0 seconds
[06/09 18:57:32     17s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd!. Use 'CLASS CORE' pad pins of net gnd! to create pad ring.
[06/09 18:57:32     17s] CPU time for FollowPin 0 seconds
[06/09 18:57:32     17s]   Number of IO ports routed: 4
[06/09 18:57:32     17s]   Number of Block ports routed: 0
[06/09 18:57:32     17s]   Number of Stripe ports routed: 0
[06/09 18:57:32     17s]   Number of Core ports routed: 208
[06/09 18:57:32     17s]   Number of Pad ports routed: 0
[06/09 18:57:32     17s]   Number of Power Bump ports routed: 0
[06/09 18:57:32     17s]   Number of Pad Ring connections: 2
[06/09 18:57:32     17s]   Number of Followpin connections: 104
[06/09 18:57:32     17s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1733.00 megs.
[06/09 18:57:32     17s] 
[06/09 18:57:32     17s] 
[06/09 18:57:32     17s] 
[06/09 18:57:32     17s]  Begin updating DB with routing results ...
[06/09 18:57:32     17s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/09 18:57:32     17s] Pin and blockage extraction finished
[06/09 18:57:32     17s] 
[06/09 18:57:32     17s] sroute created 318 wires.
[06/09 18:57:32     17s] ViaGen created 212 vias, deleted 2 vias to avoid violation.
[06/09 18:57:32     17s] +--------+----------------+----------------+
[06/09 18:57:32     17s] |  Layer |     Created    |     Deleted    |
[06/09 18:57:32     17s] +--------+----------------+----------------+
[06/09 18:57:32     17s] |  MET1  |       312      |       NA       |
[06/09 18:57:32     17s] |  VIA1  |       212      |        2       |
[06/09 18:57:32     17s] |  MET2  |        4       |       NA       |
[06/09 18:57:32     17s] |  MET4  |        2       |       NA       |
[06/09 18:57:32     17s] +--------+----------------+----------------+
[06/09 18:57:32     17s] #% End sroute (date=06/09 18:57:32, total cpu=0:00:00.3, real=0:00:01.0, peak res=806.5M, current mem=806.5M)
[06/09 18:57:48     18s] <CMD> setDesignMode -process 250
[06/09 18:57:48     18s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/09 18:57:48     18s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/09 18:57:48     18s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/09 18:57:48     18s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/09 18:57:48     18s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/09 18:57:48     18s] Updating process node dependent CCOpt properties for the 250nm process node.
[06/09 18:58:09     20s] <CMD> addEndCap -preCap ENDCAPL -postCap ENDCAPR -prefix ENDCAP
[06/09 18:58:09     20s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[06/09 18:58:09     20s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[06/09 18:58:09     20s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[06/09 18:58:09     20s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[06/09 18:58:09     20s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[06/09 18:58:09     20s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[06/09 18:58:09     20s] #spOpts: N=250 VtWidth 
[06/09 18:58:10     20s] Core basic site is standard
[06/09 18:58:10     20s] Estimated cell power/ground rail width = 1.625 um
[06/09 18:58:10     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 18:58:10     20s] Minimum row-size in sites for endcap insertion = 5.
[06/09 18:58:10     20s] Minimum number of sites for row blockage       = 1.
[06/09 18:58:10     20s] Inserted 103 pre-endcap <ENDCAPL> cells (prefix ENDCAP).
[06/09 18:58:10     20s] Inserted 103 post-endcap <ENDCAPR> cells (prefix ENDCAP).
[06/09 18:58:10     20s] For 206 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 18:58:20     21s] <CMD> setPlaceMode -fp false
[06/09 18:58:42     23s] <CMD> placeDesign -noPrePlaceOpt
[06/09 18:58:42     23s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2073, percentage of missing scan cell = 0.00% (0 / 2073)
[06/09 18:58:42     23s] *** Starting placeDesign default flow ***
[06/09 18:58:42     23s] **INFO: Enable pre-place timing setting for timing analysis
[06/09 18:58:42     23s] Set Using Default Delay Limit as 101.
[06/09 18:58:42     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/09 18:58:42     23s] Set Default Net Delay as 0 ps.
[06/09 18:58:42     23s] Set Default Net Load as 0 pF. 
[06/09 18:58:42     23s] **INFO: Analyzing IO path groups for slack adjustment
[06/09 18:58:42     23s] Effort level <high> specified for reg2reg_tmp.6682 path_group
[06/09 18:58:42     23s] #################################################################################
[06/09 18:58:42     23s] # Design Stage: PreRoute
[06/09 18:58:42     23s] # Design Name: top_io
[06/09 18:58:42     23s] # Design Mode: 250nm
[06/09 18:58:42     23s] # Analysis Mode: MMMC Non-OCV 
[06/09 18:58:42     23s] # Parasitics Mode: No SPEF/RCDB
[06/09 18:58:42     23s] # Signoff Settings: SI Off 
[06/09 18:58:42     23s] #################################################################################
[06/09 18:58:42     23s] Calculate delays in BcWc mode...
[06/09 18:58:42     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1015.5M, InitMEM = 1015.5M)
[06/09 18:58:42     23s] Start delay calculation (fullDC) (1 T). (MEM=1015.52)
[06/09 18:58:42     23s] AAE DB initialization (MEM=1044.27 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/09 18:58:42     23s] Start AAE Lib Loading. (MEM=1044.27)
[06/09 18:58:42     23s] End AAE Lib Loading. (MEM=1244.55 CPU=0:00:00.0 Real=0:00:00.0)
[06/09 18:58:42     23s] End AAE Lib Interpolated Model. (MEM=1244.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 18:58:42     23s] First Iteration Infinite Tw... 
[06/09 18:58:43     24s] Total number of fetched objects 12306
[06/09 18:58:43     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 18:58:43     24s] End delay calculation. (MEM=1286.73 CPU=0:00:00.8 REAL=0:00:01.0)
[06/09 18:58:43     24s] End delay calculation (fullDC). (MEM=1189.36 CPU=0:00:01.3 REAL=0:00:01.0)
[06/09 18:58:43     24s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1189.4M) ***
[06/09 18:58:44     24s] **INFO: Disable pre-place timing setting for timing analysis
[06/09 18:58:44     25s] Set Using Default Delay Limit as 1000.
[06/09 18:58:44     25s] Set Default Net Delay as 1000 ps.
[06/09 18:58:44     25s] Set Default Net Load as 0.5 pF. 
[06/09 18:58:44     25s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/09 18:58:44     25s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/09 18:58:44     25s] Deleted 0 physical inst  (cell - / prefix -).
[06/09 18:58:44     25s] Did not delete 206 physical insts as they were marked preplaced.
[06/09 18:58:44     25s] *** Starting "NanoPlace(TM) placement v#10 (mem=1175.1M)" ...
[06/09 18:58:44     25s] No user setting net weight.
[06/09 18:58:44     25s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[06/09 18:58:44     25s] #spOpts: N=250 
[06/09 18:58:44     25s] #std cell=9820 (206 fixed + 9614 movable) #block=0 (0 floating + 0 preplaced)
[06/09 18:58:44     25s] #ioInst=52 #net=10472 #term=33600 #term/net=3.21, #fixedIo=52, #floatIo=0, #fixedPin=40, #floatPin=0
[06/09 18:58:44     25s] stdCell: 9820 single + 0 double + 0 multi
[06/09 18:58:44     25s] Total standard cell length = 97.5506 (mm), area = 1.2682 (mm^2)
[06/09 18:58:44     25s] Core basic site is standard
[06/09 18:58:44     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 18:58:44     25s] Apply auto density screen in pre-place stage.
[06/09 18:58:44     25s] Auto density screen increases utilization from 0.703 to 0.703
[06/09 18:58:44     25s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1175.1M
[06/09 18:58:44     25s] Average module density = 0.703.
[06/09 18:58:44     25s] Density for the design = 0.703.
[06/09 18:58:44     25s]        = stdcell_area 69267 sites (1260659 um^2) / alloc_area 98571 sites (1793992 um^2).
[06/09 18:58:44     25s] Pin Density = 0.3395.
[06/09 18:58:44     25s]             = total # of pins 33600 / total area 98983.
[06/09 18:58:44     25s] Initial padding reaches pin density 0.514 for top
[06/09 18:58:44     25s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.450
[06/09 18:58:44     25s] Initial padding increases density from 0.703 to 0.950 for top
[06/09 18:58:44     25s] === lastAutoLevel = 8 
[06/09 18:58:44     25s] [adp] 0:1:0:1
[06/09 18:58:44     25s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[06/09 18:58:45     25s] Iteration  1: Total net bbox = 8.071e+04 (4.26e+04 3.81e+04)
[06/09 18:58:45     25s]               Est.  stn bbox = 9.199e+04 (4.77e+04 4.43e+04)
[06/09 18:58:45     25s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1112.7M
[06/09 18:58:45     25s] Iteration  2: Total net bbox = 8.071e+04 (4.26e+04 3.81e+04)
[06/09 18:58:45     25s]               Est.  stn bbox = 9.199e+04 (4.77e+04 4.43e+04)
[06/09 18:58:45     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1112.7M
[06/09 18:58:45     25s] exp_mt_sequential is set from setPlaceMode option to 1
[06/09 18:58:45     25s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/09 18:58:45     25s] place_exp_mt_interval set to default 32
[06/09 18:58:45     25s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/09 18:58:47     26s] Iteration  3: Total net bbox = 8.867e+04 (5.03e+04 3.83e+04)
[06/09 18:58:47     26s]               Est.  stn bbox = 1.074e+05 (6.01e+04 4.73e+04)
[06/09 18:58:47     26s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1131.7M
[06/09 18:58:50     30s] Iteration  4: Total net bbox = 1.991e+05 (8.28e+04 1.16e+05)
[06/09 18:58:50     30s]               Est.  stn bbox = 2.477e+05 (1.02e+05 1.46e+05)
[06/09 18:58:50     30s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1131.7M
[06/09 18:58:53     33s] Iteration  5: Total net bbox = 4.335e+05 (2.18e+05 2.16e+05)
[06/09 18:58:53     33s]               Est.  stn bbox = 5.473e+05 (2.71e+05 2.76e+05)
[06/09 18:58:53     33s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 1131.7M
[06/09 18:58:56     36s] Iteration  6: Total net bbox = 5.071e+05 (2.63e+05 2.44e+05)
[06/09 18:58:56     36s]               Est.  stn bbox = 6.394e+05 (3.28e+05 3.12e+05)
[06/09 18:58:56     36s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1133.7M
[06/09 18:58:56     36s] Starting Early Global Route rough congestion estimation: mem = 1133.7M
[06/09 18:58:56     36s] (I)       Reading DB...
[06/09 18:58:56     36s] (I)       before initializing RouteDB syMemory usage = 1140.8 MB
[06/09 18:58:56     36s] (I)       congestionReportName   : 
[06/09 18:58:56     36s] (I)       layerRangeFor2DCongestion : 
[06/09 18:58:56     36s] (I)       buildTerm2TermWires    : 1
[06/09 18:58:56     36s] (I)       doTrackAssignment      : 1
[06/09 18:58:56     36s] (I)       dumpBookshelfFiles     : 0
[06/09 18:58:56     36s] (I)       numThreads             : 1
[06/09 18:58:56     36s] (I)       bufferingAwareRouting  : false
[06/09 18:58:56     36s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 18:58:56     36s] (I)       honorPin               : false
[06/09 18:58:56     36s] (I)       honorPinGuide          : true
[06/09 18:58:56     36s] (I)       honorPartition         : false
[06/09 18:58:56     36s] (I)       allowPartitionCrossover: false
[06/09 18:58:56     36s] (I)       honorSingleEntry       : true
[06/09 18:58:56     36s] (I)       honorSingleEntryStrong : true
[06/09 18:58:56     36s] (I)       handleViaSpacingRule   : false
[06/09 18:58:56     36s] (I)       handleEolSpacingRule   : false
[06/09 18:58:56     36s] (I)       PDConstraint           : none
[06/09 18:58:56     36s] (I)       expBetterNDRHandling   : false
[06/09 18:58:56     36s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 18:58:56     36s] (I)       routingEffortLevel     : 3
[06/09 18:58:56     36s] (I)       effortLevel            : standard
[06/09 18:58:56     36s] [NR-eGR] minRouteLayer          : 2
[06/09 18:58:56     36s] [NR-eGR] maxRouteLayer          : 127
[06/09 18:58:56     36s] (I)       relaxedTopLayerCeiling : 127
[06/09 18:58:56     36s] (I)       relaxedBottomLayerFloor: 2
[06/09 18:58:56     36s] (I)       numRowsPerGCell        : 7
[06/09 18:58:56     36s] (I)       speedUpLargeDesign     : 0
[06/09 18:58:56     36s] (I)       multiThreadingTA       : 1
[06/09 18:58:56     36s] (I)       blkAwareLayerSwitching : 1
[06/09 18:58:56     36s] (I)       optimizationMode       : false
[06/09 18:58:56     36s] (I)       routeSecondPG          : false
[06/09 18:58:56     36s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 18:58:56     36s] (I)       detourLimitForLayerRelax: 0.00
[06/09 18:58:56     36s] (I)       punchThroughDistance   : 500.00
[06/09 18:58:56     36s] (I)       scenicBound            : 1.15
[06/09 18:58:56     36s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 18:58:56     36s] (I)       source-to-sink ratio   : 0.00
[06/09 18:58:56     36s] (I)       targetCongestionRatioH : 1.00
[06/09 18:58:56     36s] (I)       targetCongestionRatioV : 1.00
[06/09 18:58:56     36s] (I)       layerCongestionRatio   : 0.70
[06/09 18:58:56     36s] (I)       m1CongestionRatio      : 0.10
[06/09 18:58:56     36s] (I)       m2m3CongestionRatio    : 0.70
[06/09 18:58:56     36s] (I)       localRouteEffort       : 1.00
[06/09 18:58:56     36s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 18:58:56     36s] (I)       supplyScaleFactorH     : 1.00
[06/09 18:58:56     36s] (I)       supplyScaleFactorV     : 1.00
[06/09 18:58:56     36s] (I)       highlight3DOverflowFactor: 0.00
[06/09 18:58:56     36s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 18:58:56     36s] (I)       routeVias              : 
[06/09 18:58:56     36s] (I)       readTROption           : true
[06/09 18:58:56     36s] (I)       extraSpacingFactor     : 1.00
[06/09 18:58:56     36s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 18:58:56     36s] (I)       routeSelectedNetsOnly  : false
[06/09 18:58:56     36s] (I)       clkNetUseMaxDemand     : false
[06/09 18:58:56     36s] (I)       extraDemandForClocks   : 0
[06/09 18:58:56     36s] (I)       steinerRemoveLayers    : false
[06/09 18:58:56     36s] (I)       demoteLayerScenicScale : 1.00
[06/09 18:58:56     36s] (I)       nonpreferLayerCostScale : 100.00
[06/09 18:58:56     36s] (I)       similarTopologyRoutingFast : false
[06/09 18:58:56     36s] (I)       spanningTreeRefinement : false
[06/09 18:58:56     36s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 18:58:56     36s] (I)       starting read tracks
[06/09 18:58:56     36s] (I)       build grid graph
[06/09 18:58:56     36s] (I)       build grid graph start
[06/09 18:58:56     36s] [NR-eGR] Layer1 has no routable track
[06/09 18:58:56     36s] [NR-eGR] Layer2 has single uniform track structure
[06/09 18:58:56     36s] [NR-eGR] Layer3 has single uniform track structure
[06/09 18:58:56     36s] [NR-eGR] Layer4 has single uniform track structure
[06/09 18:58:56     36s] (I)       build grid graph end
[06/09 18:58:56     36s] (I)       numViaLayers=4
[06/09 18:58:56     36s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 18:58:56     36s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 18:58:56     36s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 18:58:56     36s] (I)       end build via table
[06/09 18:58:56     36s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 18:58:56     36s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 18:58:56     36s] (I)       readDataFromPlaceDB
[06/09 18:58:56     36s] (I)       Read net information..
[06/09 18:58:56     36s] [NR-eGR] Read numTotalNets=10472  numIgnoredNets=0
[06/09 18:58:56     36s] (I)       Read testcase time = 0.010 seconds
[06/09 18:58:56     36s] 
[06/09 18:58:56     36s] (I)       read default dcut vias
[06/09 18:58:56     36s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 18:58:56     36s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 18:58:56     36s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 18:58:56     36s] (I)       build grid graph start
[06/09 18:58:56     36s] (I)       build grid graph end
[06/09 18:58:56     36s] (I)       Model blockage into capacity
[06/09 18:58:56     36s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 18:58:56     36s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 18:58:56     36s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 18:58:56     36s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 18:58:56     36s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 18:58:56     36s] (I)       Modeling time = 0.000 seconds
[06/09 18:58:56     36s] 
[06/09 18:58:56     36s] (I)       Number of ignored nets = 0
[06/09 18:58:56     36s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 18:58:56     36s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 18:58:56     36s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 18:58:56     36s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 18:58:56     36s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 18:58:56     36s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 18:58:56     36s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 18:58:56     36s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 18:58:56     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 18:58:56     36s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 18:58:56     36s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1140.8 MB
[06/09 18:58:56     36s] (I)       Ndr track 0 does not exist
[06/09 18:58:56     36s] (I)       Layer1  viaCost=200.00
[06/09 18:58:56     36s] (I)       Layer2  viaCost=100.00
[06/09 18:58:56     36s] (I)       Layer3  viaCost=200.00
[06/09 18:58:56     36s] (I)       ---------------------Grid Graph Info--------------------
[06/09 18:58:56     36s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 18:58:56     36s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 18:58:56     36s] (I)       Site Width          :  1400  (dbu)
[06/09 18:58:56     36s] (I)       Row Height          : 13000  (dbu)
[06/09 18:58:56     36s] (I)       GCell Width         : 91000  (dbu)
[06/09 18:58:56     36s] (I)       GCell Height        : 91000  (dbu)
[06/09 18:58:56     36s] (I)       grid                :    24    24     4
[06/09 18:58:56     36s] (I)       vertical capacity   :     0 91000     0 91000
[06/09 18:58:56     36s] (I)       horizontal capacity :     0     0 91000     0
[06/09 18:58:56     36s] (I)       Default wire width  :   500   600   600   600
[06/09 18:58:56     36s] (I)       Default wire space  :   450   500   500   600
[06/09 18:58:56     36s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 18:58:56     36s] (I)       First Track Coord   :     0   700  1300   700
[06/09 18:58:56     36s] (I)       Num tracks per GCell: 95.79 65.00 70.00 65.00
[06/09 18:58:56     36s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 18:58:56     36s] (I)       Num of masks        :     1     1     1     1
[06/09 18:58:56     36s] (I)       Num of trim masks   :     0     0     0     0
[06/09 18:58:56     36s] (I)       --------------------------------------------------------
[06/09 18:58:56     36s] 
[06/09 18:58:56     36s] [NR-eGR] ============ Routing rule table ============
[06/09 18:58:56     36s] [NR-eGR] Rule id 0. Nets 10432 
[06/09 18:58:56     36s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 18:58:56     36s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 18:58:56     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 18:58:56     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 18:58:56     36s] [NR-eGR] ========================================
[06/09 18:58:56     36s] [NR-eGR] 
[06/09 18:58:56     36s] (I)       After initializing earlyGlobalRoute syMemory usage = 1140.8 MB
[06/09 18:58:56     36s] (I)       Loading and dumping file time : 0.03 seconds
[06/09 18:58:56     36s] (I)       ============= Initialization =============
[06/09 18:58:56     36s] (I)       numLocalWires=36218  numGlobalNetBranches=7330  numLocalNetBranches=10787
[06/09 18:58:56     36s] (I)       totalPins=33520  totalGlobalPin=7999 (23.86%)
[06/09 18:58:56     36s] (I)       total 2D Cap : 55639 = (20168 H, 35471 V)
[06/09 18:58:56     36s] (I)       ============  Phase 1a Route ============
[06/09 18:58:56     36s] (I)       Phase 1a runs 0.00 seconds
[06/09 18:58:56     36s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/09 18:58:56     36s] (I)       Usage: 6255 = (3296 H, 2959 V) = (16.34% H, 8.34% V) = (2.999e+05um H, 2.693e+05um V)
[06/09 18:58:56     36s] (I)       
[06/09 18:58:56     36s] (I)       ============  Phase 1b Route ============
[06/09 18:58:56     36s] (I)       Usage: 6255 = (3296 H, 2959 V) = (16.34% H, 8.34% V) = (2.999e+05um H, 2.693e+05um V)
[06/09 18:58:56     36s] (I)       
[06/09 18:58:56     36s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/09 18:58:56     36s] 
[06/09 18:58:56     36s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/09 18:58:56     36s] Finished Early Global Route rough congestion estimation: mem = 1140.8M
[06/09 18:58:56     36s] earlyGlobalRoute rough estimation gcell size 7 row height
[06/09 18:58:56     36s] Congestion driven padding in post-place stage.
[06/09 18:58:56     36s] Congestion driven padding increases utilization from 0.954 to 0.954
[06/09 18:58:56     36s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1140.8M
[06/09 18:58:56     36s] Global placement CDP skipped at cutLevel 7.
[06/09 18:58:56     36s] Iteration  7: Total net bbox = 5.265e+05 (2.77e+05 2.49e+05)
[06/09 18:58:56     36s]               Est.  stn bbox = 6.590e+05 (3.42e+05 3.17e+05)
[06/09 18:58:56     36s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1140.8M
[06/09 18:58:56     36s] Iteration  8: Total net bbox = 5.265e+05 (2.77e+05 2.49e+05)
[06/09 18:58:56     36s]               Est.  stn bbox = 6.590e+05 (3.42e+05 3.17e+05)
[06/09 18:58:56     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1140.8M
[06/09 18:59:00     40s] Starting Early Global Route rough congestion estimation: mem = 1140.8M
[06/09 18:59:00     40s] (I)       Reading DB...
[06/09 18:59:00     40s] (I)       before initializing RouteDB syMemory usage = 1143.8 MB
[06/09 18:59:00     40s] (I)       congestionReportName   : 
[06/09 18:59:00     40s] (I)       layerRangeFor2DCongestion : 
[06/09 18:59:00     40s] (I)       buildTerm2TermWires    : 1
[06/09 18:59:00     40s] (I)       doTrackAssignment      : 1
[06/09 18:59:00     40s] (I)       dumpBookshelfFiles     : 0
[06/09 18:59:00     40s] (I)       numThreads             : 1
[06/09 18:59:00     40s] (I)       bufferingAwareRouting  : false
[06/09 18:59:00     40s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 18:59:00     40s] (I)       honorPin               : false
[06/09 18:59:00     40s] (I)       honorPinGuide          : true
[06/09 18:59:00     40s] (I)       honorPartition         : false
[06/09 18:59:00     40s] (I)       allowPartitionCrossover: false
[06/09 18:59:00     40s] (I)       honorSingleEntry       : true
[06/09 18:59:00     40s] (I)       honorSingleEntryStrong : true
[06/09 18:59:00     40s] (I)       handleViaSpacingRule   : false
[06/09 18:59:00     40s] (I)       handleEolSpacingRule   : false
[06/09 18:59:00     40s] (I)       PDConstraint           : none
[06/09 18:59:00     40s] (I)       expBetterNDRHandling   : false
[06/09 18:59:00     40s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 18:59:00     40s] (I)       routingEffortLevel     : 3
[06/09 18:59:00     40s] (I)       effortLevel            : standard
[06/09 18:59:00     40s] [NR-eGR] minRouteLayer          : 2
[06/09 18:59:00     40s] [NR-eGR] maxRouteLayer          : 127
[06/09 18:59:00     40s] (I)       relaxedTopLayerCeiling : 127
[06/09 18:59:00     40s] (I)       relaxedBottomLayerFloor: 2
[06/09 18:59:00     40s] (I)       numRowsPerGCell        : 4
[06/09 18:59:00     40s] (I)       speedUpLargeDesign     : 0
[06/09 18:59:00     40s] (I)       multiThreadingTA       : 1
[06/09 18:59:00     40s] (I)       blkAwareLayerSwitching : 1
[06/09 18:59:00     40s] (I)       optimizationMode       : false
[06/09 18:59:00     40s] (I)       routeSecondPG          : false
[06/09 18:59:00     40s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 18:59:00     40s] (I)       detourLimitForLayerRelax: 0.00
[06/09 18:59:00     40s] (I)       punchThroughDistance   : 500.00
[06/09 18:59:00     40s] (I)       scenicBound            : 1.15
[06/09 18:59:00     40s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 18:59:00     40s] (I)       source-to-sink ratio   : 0.00
[06/09 18:59:00     40s] (I)       targetCongestionRatioH : 1.00
[06/09 18:59:00     40s] (I)       targetCongestionRatioV : 1.00
[06/09 18:59:00     40s] (I)       layerCongestionRatio   : 0.70
[06/09 18:59:00     40s] (I)       m1CongestionRatio      : 0.10
[06/09 18:59:00     40s] (I)       m2m3CongestionRatio    : 0.70
[06/09 18:59:00     40s] (I)       localRouteEffort       : 1.00
[06/09 18:59:00     40s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 18:59:00     40s] (I)       supplyScaleFactorH     : 1.00
[06/09 18:59:00     40s] (I)       supplyScaleFactorV     : 1.00
[06/09 18:59:00     40s] (I)       highlight3DOverflowFactor: 0.00
[06/09 18:59:00     40s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 18:59:00     40s] (I)       routeVias              : 
[06/09 18:59:00     40s] (I)       readTROption           : true
[06/09 18:59:00     40s] (I)       extraSpacingFactor     : 1.00
[06/09 18:59:00     40s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 18:59:00     40s] (I)       routeSelectedNetsOnly  : false
[06/09 18:59:00     40s] (I)       clkNetUseMaxDemand     : false
[06/09 18:59:00     40s] (I)       extraDemandForClocks   : 0
[06/09 18:59:00     40s] (I)       steinerRemoveLayers    : false
[06/09 18:59:00     40s] (I)       demoteLayerScenicScale : 1.00
[06/09 18:59:00     40s] (I)       nonpreferLayerCostScale : 100.00
[06/09 18:59:00     40s] (I)       similarTopologyRoutingFast : false
[06/09 18:59:00     40s] (I)       spanningTreeRefinement : false
[06/09 18:59:00     40s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 18:59:00     40s] (I)       starting read tracks
[06/09 18:59:00     40s] (I)       build grid graph
[06/09 18:59:00     40s] (I)       build grid graph start
[06/09 18:59:00     40s] [NR-eGR] Layer1 has no routable track
[06/09 18:59:00     40s] [NR-eGR] Layer2 has single uniform track structure
[06/09 18:59:00     40s] [NR-eGR] Layer3 has single uniform track structure
[06/09 18:59:00     40s] [NR-eGR] Layer4 has single uniform track structure
[06/09 18:59:00     40s] (I)       build grid graph end
[06/09 18:59:00     40s] (I)       numViaLayers=4
[06/09 18:59:00     40s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 18:59:00     40s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 18:59:00     40s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 18:59:00     40s] (I)       end build via table
[06/09 18:59:00     40s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 18:59:00     40s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 18:59:00     40s] (I)       readDataFromPlaceDB
[06/09 18:59:00     40s] (I)       Read net information..
[06/09 18:59:00     40s] [NR-eGR] Read numTotalNets=10472  numIgnoredNets=0
[06/09 18:59:00     40s] (I)       Read testcase time = 0.000 seconds
[06/09 18:59:00     40s] 
[06/09 18:59:00     40s] (I)       read default dcut vias
[06/09 18:59:00     40s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 18:59:00     40s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 18:59:00     40s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 18:59:00     40s] (I)       build grid graph start
[06/09 18:59:00     40s] (I)       build grid graph end
[06/09 18:59:00     40s] (I)       Model blockage into capacity
[06/09 18:59:00     40s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 18:59:00     40s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 18:59:00     40s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 18:59:00     40s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 18:59:00     40s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 18:59:00     40s] (I)       Modeling time = 0.000 seconds
[06/09 18:59:00     40s] 
[06/09 18:59:00     40s] (I)       Number of ignored nets = 0
[06/09 18:59:00     40s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 18:59:00     40s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 18:59:00     40s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 18:59:00     40s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 18:59:00     40s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 18:59:00     40s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 18:59:00     40s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 18:59:00     40s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 18:59:00     40s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 18:59:00     40s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 18:59:00     40s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1143.8 MB
[06/09 18:59:00     40s] (I)       Ndr track 0 does not exist
[06/09 18:59:00     40s] (I)       Layer1  viaCost=200.00
[06/09 18:59:00     40s] (I)       Layer2  viaCost=100.00
[06/09 18:59:00     40s] (I)       Layer3  viaCost=200.00
[06/09 18:59:00     40s] (I)       ---------------------Grid Graph Info--------------------
[06/09 18:59:00     40s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 18:59:00     40s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 18:59:00     40s] (I)       Site Width          :  1400  (dbu)
[06/09 18:59:00     40s] (I)       Row Height          : 13000  (dbu)
[06/09 18:59:00     40s] (I)       GCell Width         : 52000  (dbu)
[06/09 18:59:00     40s] (I)       GCell Height        : 52000  (dbu)
[06/09 18:59:00     40s] (I)       grid                :    42    42     4
[06/09 18:59:00     40s] (I)       vertical capacity   :     0 52000     0 52000
[06/09 18:59:00     40s] (I)       horizontal capacity :     0     0 52000     0
[06/09 18:59:00     40s] (I)       Default wire width  :   500   600   600   600
[06/09 18:59:00     40s] (I)       Default wire space  :   450   500   500   600
[06/09 18:59:00     40s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 18:59:00     40s] (I)       First Track Coord   :     0   700  1300   700
[06/09 18:59:00     40s] (I)       Num tracks per GCell: 54.74 37.14 40.00 37.14
[06/09 18:59:00     40s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 18:59:00     40s] (I)       Num of masks        :     1     1     1     1
[06/09 18:59:00     40s] (I)       Num of trim masks   :     0     0     0     0
[06/09 18:59:00     40s] (I)       --------------------------------------------------------
[06/09 18:59:00     40s] 
[06/09 18:59:00     40s] [NR-eGR] ============ Routing rule table ============
[06/09 18:59:00     40s] [NR-eGR] Rule id 0. Nets 10432 
[06/09 18:59:00     40s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 18:59:00     40s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 18:59:00     40s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 18:59:00     40s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 18:59:00     40s] [NR-eGR] ========================================
[06/09 18:59:00     40s] [NR-eGR] 
[06/09 18:59:00     40s] (I)       After initializing earlyGlobalRoute syMemory usage = 1143.8 MB
[06/09 18:59:00     40s] (I)       Loading and dumping file time : 0.03 seconds
[06/09 18:59:00     40s] (I)       ============= Initialization =============
[06/09 18:59:00     40s] (I)       numLocalWires=28786  numGlobalNetBranches=6948  numLocalNetBranches=7459
[06/09 18:59:00     40s] (I)       totalPins=33520  totalGlobalPin=13314 (39.72%)
[06/09 18:59:00     40s] (I)       total 2D Cap : 97664 = (35440 H, 62224 V)
[06/09 18:59:00     40s] (I)       ============  Phase 1a Route ============
[06/09 18:59:00     40s] (I)       Phase 1a runs 0.00 seconds
[06/09 18:59:00     40s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/09 18:59:00     40s] (I)       Usage: 12795 = (6442 H, 6353 V) = (18.18% H, 10.21% V) = (3.350e+05um H, 3.304e+05um V)
[06/09 18:59:00     40s] (I)       
[06/09 18:59:00     40s] (I)       ============  Phase 1b Route ============
[06/09 18:59:00     40s] (I)       Usage: 12795 = (6442 H, 6353 V) = (18.18% H, 10.21% V) = (3.350e+05um H, 3.304e+05um V)
[06/09 18:59:00     40s] (I)       
[06/09 18:59:00     40s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/09 18:59:00     40s] 
[06/09 18:59:00     40s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/09 18:59:00     40s] Finished Early Global Route rough congestion estimation: mem = 1143.8M
[06/09 18:59:00     40s] earlyGlobalRoute rough estimation gcell size 4 row height
[06/09 18:59:00     40s] Congestion driven padding in post-place stage.
[06/09 18:59:00     40s] Congestion driven padding increases utilization from 0.954 to 0.954
[06/09 18:59:00     40s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1143.8M
[06/09 18:59:00     40s] Global placement CDP skipped at cutLevel 9.
[06/09 18:59:00     40s] Iteration  9: Total net bbox = 5.560e+05 (2.90e+05 2.66e+05)
[06/09 18:59:00     40s]               Est.  stn bbox = 6.972e+05 (3.58e+05 3.39e+05)
[06/09 18:59:00     40s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1143.8M
[06/09 18:59:00     40s] Iteration 10: Total net bbox = 5.560e+05 (2.90e+05 2.66e+05)
[06/09 18:59:00     40s]               Est.  stn bbox = 6.972e+05 (3.58e+05 3.39e+05)
[06/09 18:59:00     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1143.8M
[06/09 18:59:09     49s] Iteration 11: Total net bbox = 6.399e+05 (3.27e+05 3.13e+05)
[06/09 18:59:09     49s]               Est.  stn bbox = 7.839e+05 (3.98e+05 3.86e+05)
[06/09 18:59:09     49s]               cpu = 0:00:08.4 real = 0:00:09.0 mem = 1143.8M
[06/09 18:59:09     49s] Iteration 12: Total net bbox = 6.399e+05 (3.27e+05 3.13e+05)
[06/09 18:59:09     49s]               Est.  stn bbox = 7.839e+05 (3.98e+05 3.86e+05)
[06/09 18:59:09     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1143.8M
[06/09 18:59:09     49s] *** cost = 6.399e+05 (3.27e+05 3.13e+05) (cpu for global=0:00:24.2) real=0:00:25.0***
[06/09 18:59:09     49s] Solver runtime cpu: 0:00:23.4 real: 0:00:23.3
[06/09 18:59:09     49s] Core Placement runtime cpu: 0:00:24.0 real: 0:00:25.0
[06/09 18:59:09     49s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/09 18:59:09     49s] Type 'man IMPSP-9025' for more detail.
[06/09 18:59:09     49s] #spOpts: N=250 mergeVia=F 
[06/09 18:59:09     49s] Core basic site is standard
[06/09 18:59:09     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 18:59:09     49s] *** Starting refinePlace (0:00:49.3 mem=1143.8M) ***
[06/09 18:59:09     49s] Total net bbox length = 6.399e+05 (3.272e+05 3.127e+05) (ext = 2.517e+04)
[06/09 18:59:09     49s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 18:59:09     49s] Starting refinePlace ...
[06/09 18:59:09     49s] default core: bins with density >  0.75 =   24 % ( 29 / 121 )
[06/09 18:59:09     49s] Density distribution unevenness ratio = 5.119%
[06/09 18:59:09     49s]   Spread Effort: high, standalone mode, useDDP on.
[06/09 18:59:09     49s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1143.8MB) @(0:00:49.3 - 0:00:49.4).
[06/09 18:59:09     49s] Move report: preRPlace moves 9614 insts, mean move: 4.48 um, max move: 28.01 um
[06/09 18:59:09     49s] 	Max move on inst (t_op/u_inFIFO/U662): (1329.35, 466.16) --> (1338.40, 447.20)
[06/09 18:59:09     49s] 	Length: 12 sites, height: 1 rows, site name: standard, cell type: IMUX40
[06/09 18:59:09     49s] wireLenOptFixPriorityInst 0 inst fixed
[06/09 18:59:09     49s] Placement tweakage begins.
[06/09 18:59:09     49s] wire length = 8.326e+05
[06/09 18:59:10     50s] wire length = 7.872e+05
[06/09 18:59:10     50s] Placement tweakage ends.
[06/09 18:59:10     50s] Move report: tweak moves 2342 insts, mean move: 15.30 um, max move: 88.00 um
[06/09 18:59:10     50s] 	Max move on inst (t_op/U1206): (805.00, 798.20) --> (854.00, 837.20)
[06/09 18:59:10     50s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:01.0, mem=1143.8MB) @(0:00:49.4 - 0:00:50.9).
[06/09 18:59:11     51s] Move report: legalization moves 3129 insts, mean move: 10.14 um, max move: 81.40 um
[06/09 18:59:11     51s] 	Max move on inst (t_op/u_inFIFO/U571): (1631.00, 499.20) --> (1601.60, 551.20)
[06/09 18:59:11     51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1143.8MB) @(0:00:50.9 - 0:00:51.2).
[06/09 18:59:11     51s] Move report: Detail placement moves 9614 insts, mean move: 9.75 um, max move: 101.63 um
[06/09 18:59:11     51s] 	Max move on inst (t_op/U846): (1272.83, 541.74) --> (1365.00, 551.20)
[06/09 18:59:11     51s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1143.8MB
[06/09 18:59:11     51s] Statistics of distance of Instance movement in refine placement:
[06/09 18:59:11     51s]   maximum (X+Y) =       101.63 um
[06/09 18:59:11     51s]   inst (t_op/U846) with max move: (1272.83, 541.741) -> (1365, 551.2)
[06/09 18:59:11     51s]   mean    (X+Y) =         9.75 um
[06/09 18:59:11     51s] Total instances flipped for WireLenOpt: 765
[06/09 18:59:11     51s] Summary Report:
[06/09 18:59:11     51s] Instances move: 9614 (out of 9614 movable)
[06/09 18:59:11     51s] Instances flipped: 0
[06/09 18:59:11     51s] Mean displacement: 9.75 um
[06/09 18:59:11     51s] Max displacement: 101.63 um (Instance: t_op/U846) (1272.83, 541.741) -> (1365, 551.2)
[06/09 18:59:11     51s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/09 18:59:11     51s] Total instances moved : 9614
[06/09 18:59:11     51s] Total net bbox length = 6.453e+05 (3.167e+05 3.286e+05) (ext = 2.516e+04)
[06/09 18:59:11     51s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1143.8MB
[06/09 18:59:11     51s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=1143.8MB) @(0:00:49.3 - 0:00:51.2).
[06/09 18:59:11     51s] *** Finished refinePlace (0:00:51.2 mem=1143.8M) ***
[06/09 18:59:11     51s] *** End of Placement (cpu=0:00:26.2, real=0:00:27.0, mem=1143.8M) ***
[06/09 18:59:11     51s] #spOpts: N=250 mergeVia=F 
[06/09 18:59:11     51s] Core basic site is standard
[06/09 18:59:11     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 18:59:11     51s] default core: bins with density >  0.75 = 25.6 % ( 31 / 121 )
[06/09 18:59:11     51s] Density distribution unevenness ratio = 5.000%
[06/09 18:59:11     51s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/09 18:59:11     51s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/09 18:59:11     51s] Starting congestion repair ...
[06/09 18:59:11     51s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/09 18:59:11     51s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/09 18:59:11     51s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/09 18:59:11     51s] Starting Early Global Route congestion estimation: mem = 1143.8M
[06/09 18:59:11     51s] (I)       Reading DB...
[06/09 18:59:11     51s] (I)       before initializing RouteDB syMemory usage = 1146.8 MB
[06/09 18:59:11     51s] (I)       congestionReportName   : 
[06/09 18:59:11     51s] (I)       layerRangeFor2DCongestion : 
[06/09 18:59:11     51s] (I)       buildTerm2TermWires    : 1
[06/09 18:59:11     51s] (I)       doTrackAssignment      : 1
[06/09 18:59:11     51s] (I)       dumpBookshelfFiles     : 0
[06/09 18:59:11     51s] (I)       numThreads             : 1
[06/09 18:59:11     51s] (I)       bufferingAwareRouting  : false
[06/09 18:59:11     51s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 18:59:11     51s] (I)       honorPin               : false
[06/09 18:59:11     51s] (I)       honorPinGuide          : true
[06/09 18:59:11     51s] (I)       honorPartition         : false
[06/09 18:59:11     51s] (I)       allowPartitionCrossover: false
[06/09 18:59:11     51s] (I)       honorSingleEntry       : true
[06/09 18:59:11     51s] (I)       honorSingleEntryStrong : true
[06/09 18:59:11     51s] (I)       handleViaSpacingRule   : false
[06/09 18:59:11     51s] (I)       handleEolSpacingRule   : false
[06/09 18:59:11     51s] (I)       PDConstraint           : none
[06/09 18:59:11     51s] (I)       expBetterNDRHandling   : false
[06/09 18:59:11     51s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 18:59:11     51s] (I)       routingEffortLevel     : 3
[06/09 18:59:11     51s] (I)       effortLevel            : standard
[06/09 18:59:11     51s] [NR-eGR] minRouteLayer          : 2
[06/09 18:59:11     51s] [NR-eGR] maxRouteLayer          : 127
[06/09 18:59:11     51s] (I)       relaxedTopLayerCeiling : 127
[06/09 18:59:11     51s] (I)       relaxedBottomLayerFloor: 2
[06/09 18:59:11     51s] (I)       numRowsPerGCell        : 1
[06/09 18:59:11     51s] (I)       speedUpLargeDesign     : 0
[06/09 18:59:11     51s] (I)       multiThreadingTA       : 1
[06/09 18:59:11     51s] (I)       blkAwareLayerSwitching : 1
[06/09 18:59:11     51s] (I)       optimizationMode       : false
[06/09 18:59:11     51s] (I)       routeSecondPG          : false
[06/09 18:59:11     51s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 18:59:11     51s] (I)       detourLimitForLayerRelax: 0.00
[06/09 18:59:11     51s] (I)       punchThroughDistance   : 500.00
[06/09 18:59:11     51s] (I)       scenicBound            : 1.15
[06/09 18:59:11     51s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 18:59:11     51s] (I)       source-to-sink ratio   : 0.00
[06/09 18:59:11     51s] (I)       targetCongestionRatioH : 1.00
[06/09 18:59:11     51s] (I)       targetCongestionRatioV : 1.00
[06/09 18:59:11     51s] (I)       layerCongestionRatio   : 0.70
[06/09 18:59:11     51s] (I)       m1CongestionRatio      : 0.10
[06/09 18:59:11     51s] (I)       m2m3CongestionRatio    : 0.70
[06/09 18:59:11     51s] (I)       localRouteEffort       : 1.00
[06/09 18:59:11     51s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 18:59:11     51s] (I)       supplyScaleFactorH     : 1.00
[06/09 18:59:11     51s] (I)       supplyScaleFactorV     : 1.00
[06/09 18:59:11     51s] (I)       highlight3DOverflowFactor: 0.00
[06/09 18:59:11     51s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 18:59:11     51s] (I)       routeVias              : 
[06/09 18:59:11     51s] (I)       readTROption           : true
[06/09 18:59:11     51s] (I)       extraSpacingFactor     : 1.00
[06/09 18:59:11     51s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 18:59:11     51s] (I)       routeSelectedNetsOnly  : false
[06/09 18:59:11     51s] (I)       clkNetUseMaxDemand     : false
[06/09 18:59:11     51s] (I)       extraDemandForClocks   : 0
[06/09 18:59:11     51s] (I)       steinerRemoveLayers    : false
[06/09 18:59:11     51s] (I)       demoteLayerScenicScale : 1.00
[06/09 18:59:11     51s] (I)       nonpreferLayerCostScale : 100.00
[06/09 18:59:11     51s] (I)       similarTopologyRoutingFast : false
[06/09 18:59:11     51s] (I)       spanningTreeRefinement : false
[06/09 18:59:11     51s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 18:59:11     51s] (I)       starting read tracks
[06/09 18:59:11     51s] (I)       build grid graph
[06/09 18:59:11     51s] (I)       build grid graph start
[06/09 18:59:11     51s] [NR-eGR] Layer1 has no routable track
[06/09 18:59:11     51s] [NR-eGR] Layer2 has single uniform track structure
[06/09 18:59:11     51s] [NR-eGR] Layer3 has single uniform track structure
[06/09 18:59:11     51s] [NR-eGR] Layer4 has single uniform track structure
[06/09 18:59:11     51s] (I)       build grid graph end
[06/09 18:59:11     51s] (I)       numViaLayers=4
[06/09 18:59:11     51s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 18:59:11     51s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 18:59:11     51s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 18:59:11     51s] (I)       end build via table
[06/09 18:59:11     51s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 18:59:11     51s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 18:59:11     51s] (I)       readDataFromPlaceDB
[06/09 18:59:11     51s] (I)       Read net information..
[06/09 18:59:11     51s] [NR-eGR] Read numTotalNets=10472  numIgnoredNets=0
[06/09 18:59:11     51s] (I)       Read testcase time = 0.000 seconds
[06/09 18:59:11     51s] 
[06/09 18:59:11     51s] (I)       read default dcut vias
[06/09 18:59:11     51s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 18:59:11     51s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 18:59:11     51s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 18:59:11     51s] (I)       build grid graph start
[06/09 18:59:11     51s] (I)       build grid graph end
[06/09 18:59:11     51s] (I)       Model blockage into capacity
[06/09 18:59:11     51s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 18:59:11     51s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 18:59:11     51s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 18:59:11     51s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 18:59:11     51s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 18:59:11     51s] (I)       Modeling time = 0.010 seconds
[06/09 18:59:11     51s] 
[06/09 18:59:11     51s] (I)       Number of ignored nets = 0
[06/09 18:59:11     51s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 18:59:11     51s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 18:59:11     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 18:59:11     51s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 18:59:11     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 18:59:11     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 18:59:11     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 18:59:11     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 18:59:11     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 18:59:11     51s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 18:59:11     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1148.5 MB
[06/09 18:59:11     51s] (I)       Ndr track 0 does not exist
[06/09 18:59:11     51s] (I)       Layer1  viaCost=200.00
[06/09 18:59:11     51s] (I)       Layer2  viaCost=100.00
[06/09 18:59:11     51s] (I)       Layer3  viaCost=200.00
[06/09 18:59:11     51s] (I)       ---------------------Grid Graph Info--------------------
[06/09 18:59:11     51s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 18:59:11     51s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 18:59:11     51s] (I)       Site Width          :  1400  (dbu)
[06/09 18:59:11     51s] (I)       Row Height          : 13000  (dbu)
[06/09 18:59:11     51s] (I)       GCell Width         : 13000  (dbu)
[06/09 18:59:11     51s] (I)       GCell Height        : 13000  (dbu)
[06/09 18:59:11     51s] (I)       grid                :   168   168     4
[06/09 18:59:11     51s] (I)       vertical capacity   :     0 13000     0 13000
[06/09 18:59:11     51s] (I)       horizontal capacity :     0     0 13000     0
[06/09 18:59:11     51s] (I)       Default wire width  :   500   600   600   600
[06/09 18:59:11     51s] (I)       Default wire space  :   450   500   500   600
[06/09 18:59:11     51s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 18:59:11     51s] (I)       First Track Coord   :     0   700  1300   700
[06/09 18:59:11     51s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[06/09 18:59:11     51s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 18:59:11     51s] (I)       Num of masks        :     1     1     1     1
[06/09 18:59:11     51s] (I)       Num of trim masks   :     0     0     0     0
[06/09 18:59:11     51s] (I)       --------------------------------------------------------
[06/09 18:59:11     51s] 
[06/09 18:59:11     51s] [NR-eGR] ============ Routing rule table ============
[06/09 18:59:11     51s] [NR-eGR] Rule id 0. Nets 10432 
[06/09 18:59:11     51s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 18:59:11     51s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 18:59:11     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 18:59:11     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 18:59:11     51s] [NR-eGR] ========================================
[06/09 18:59:11     51s] [NR-eGR] 
[06/09 18:59:11     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1148.5 MB
[06/09 18:59:11     51s] (I)       Loading and dumping file time : 0.04 seconds
[06/09 18:59:11     51s] (I)       ============= Initialization =============
[06/09 18:59:11     51s] (I)       totalPins=33547  totalGlobalPin=31166 (92.90%)
[06/09 18:59:11     51s] (I)       total 2D Cap : 401782 = (147615 H, 254167 V)
[06/09 18:59:11     51s] [NR-eGR] Layer group 1: route 10432 net(s) in layer range [2, 4]
[06/09 18:59:11     51s] (I)       ============  Phase 1a Route ============
[06/09 18:59:11     51s] (I)       Phase 1a runs 0.01 seconds
[06/09 18:59:11     51s] (I)       Usage: 60666 = (29691 H, 30975 V) = (20.11% H, 12.19% V) = (3.860e+05um H, 4.027e+05um V)
[06/09 18:59:11     51s] (I)       
[06/09 18:59:11     51s] (I)       ============  Phase 1b Route ============
[06/09 18:59:11     51s] (I)       Usage: 60666 = (29691 H, 30975 V) = (20.11% H, 12.19% V) = (3.860e+05um H, 4.027e+05um V)
[06/09 18:59:11     51s] (I)       
[06/09 18:59:11     51s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.886580e+05um
[06/09 18:59:11     51s] (I)       ============  Phase 1c Route ============
[06/09 18:59:11     51s] (I)       Usage: 60666 = (29691 H, 30975 V) = (20.11% H, 12.19% V) = (3.860e+05um H, 4.027e+05um V)
[06/09 18:59:11     51s] (I)       
[06/09 18:59:11     51s] (I)       ============  Phase 1d Route ============
[06/09 18:59:11     51s] (I)       Usage: 60666 = (29691 H, 30975 V) = (20.11% H, 12.19% V) = (3.860e+05um H, 4.027e+05um V)
[06/09 18:59:11     51s] (I)       
[06/09 18:59:11     51s] (I)       ============  Phase 1e Route ============
[06/09 18:59:11     51s] (I)       Phase 1e runs 0.00 seconds
[06/09 18:59:11     51s] (I)       Usage: 60666 = (29691 H, 30975 V) = (20.11% H, 12.19% V) = (3.860e+05um H, 4.027e+05um V)
[06/09 18:59:11     51s] (I)       
[06/09 18:59:11     51s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.886580e+05um
[06/09 18:59:11     51s] [NR-eGR] 
[06/09 18:59:11     51s] (I)       ============  Phase 1l Route ============
[06/09 18:59:11     51s] (I)       Phase 1l runs 0.01 seconds
[06/09 18:59:11     51s] (I)       
[06/09 18:59:11     51s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/09 18:59:11     51s] [NR-eGR]                OverCon            
[06/09 18:59:11     51s] [NR-eGR]                 #Gcell     %Gcell
[06/09 18:59:11     51s] [NR-eGR] Layer              (2)    OverCon 
[06/09 18:59:11     51s] [NR-eGR] ------------------------------------
[06/09 18:59:11     51s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/09 18:59:11     51s] [NR-eGR] Layer2      44( 0.29%)   ( 0.29%) 
[06/09 18:59:11     51s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/09 18:59:11     51s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/09 18:59:11     51s] [NR-eGR] ------------------------------------
[06/09 18:59:11     51s] [NR-eGR] Total       44( 0.09%)   ( 0.09%) 
[06/09 18:59:11     51s] [NR-eGR] 
[06/09 18:59:11     51s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/09 18:59:11     51s] (I)       total 2D Cap : 403157 = (148358 H, 254799 V)
[06/09 18:59:11     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/09 18:59:11     51s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/09 18:59:11     51s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1148.5M
[06/09 18:59:11     51s] [hotspot] +------------+---------------+---------------+
[06/09 18:59:11     51s] [hotspot] |            |   max hotspot | total hotspot |
[06/09 18:59:11     51s] [hotspot] +------------+---------------+---------------+
[06/09 18:59:11     51s] [hotspot] | normalized |          0.00 |          0.00 |
[06/09 18:59:11     51s] [hotspot] +------------+---------------+---------------+
[06/09 18:59:11     51s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/09 18:59:11     51s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/09 18:59:11     51s] Skipped repairing congestion.
[06/09 18:59:11     51s] Starting Early Global Route wiring: mem = 1148.5M
[06/09 18:59:11     51s] (I)       ============= track Assignment ============
[06/09 18:59:11     51s] (I)       extract Global 3D Wires
[06/09 18:59:11     51s] (I)       Extract Global WL : time=0.00
[06/09 18:59:11     51s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/09 18:59:11     51s] (I)       Initialization real time=0.00 seconds
[06/09 18:59:11     51s] (I)       Run Multi-thread track assignment
[06/09 18:59:11     51s] (I)       merging nets...
[06/09 18:59:11     51s] (I)       merging nets done
[06/09 18:59:11     51s] (I)       Kernel real time=0.08 seconds
[06/09 18:59:11     51s] (I)       End Greedy Track Assignment
[06/09 18:59:11     51s] [NR-eGR] --------------------------------------------------------------------------
[06/09 18:59:11     51s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 33511
[06/09 18:59:11     51s] [NR-eGR] Layer2(MET2)(V) length: 3.686286e+05um, number of vias: 46951
[06/09 18:59:11     51s] [NR-eGR] Layer3(MET3)(H) length: 3.981264e+05um, number of vias: 1691
[06/09 18:59:11     51s] [NR-eGR] Layer4(MET4)(V) length: 6.132879e+04um, number of vias: 0
[06/09 18:59:11     51s] [NR-eGR] Total length: 8.280838e+05um, number of vias: 82153
[06/09 18:59:11     51s] [NR-eGR] --------------------------------------------------------------------------
[06/09 18:59:11     51s] [NR-eGR] Total clock nets wire length: 4.774562e+04um 
[06/09 18:59:11     51s] [NR-eGR] --------------------------------------------------------------------------
[06/09 18:59:11     51s] Early Global Route wiring runtime: 0.12 seconds, mem = 1138.7M
[06/09 18:59:11     51s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[06/09 18:59:11     51s] *** Finishing placeDesign default flow ***
[06/09 18:59:11     51s] **placeDesign ... cpu = 0: 0:28, real = 0: 0:29, mem = 1138.7M **
[06/09 18:59:11     51s] 
[06/09 18:59:11     51s] *** Summary of all messages that are not suppressed in this session:
[06/09 18:59:11     51s] Severity  ID               Count  Summary                                  
[06/09 18:59:11     51s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/09 18:59:11     51s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[06/09 18:59:11     51s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/09 18:59:11     51s] *** Message Summary: 3 warning(s), 0 error(s)
[06/09 18:59:11     51s] 
[06/09 19:00:14     57s] <CMD> pan 1330.094 177.138
[06/09 19:04:21     79s] <CMD> setOptMode -fixCap true -fixTran true -fixFannoutLoad false
[06/09 19:04:21     79s] 
[06/09 19:04:21     79s] Usage: setOptMode [-help] [-reset] [-addAOFeedThruBuffer {true|false}]
[06/09 19:04:21     79s]                   [-addInst {true|false}] [-addInstancePrefix <PREFIX>]
[06/09 19:04:21     79s]                   [-addNetPrefix <PREFIX>] [-addPortAsNeeded {true|false}]
[06/09 19:04:21     79s]                   [-allEndPoints {true|false}] [-allowOnlyCellSwapping {true|false}]
[06/09 19:04:21     79s]                   [-checkRoutingCongestion {auto|false|true}] [-deleteInst {true|false}]
[06/09 19:04:21     79s]                   [-downsizeInst {true|false}] [-drcMargin <DOUBLE>] [-effort {low|high}]
[06/09 19:04:21     79s]                   [-enableDataToDataChecks {true|false}] [-fixClockDrv {true|false}]
[06/09 19:04:21     79s]                   [-fixDrc {true|false}] [-fixFanoutLoad {true|false}]
[06/09 19:04:21     79s]                   [-fixGlitch {true|false}] [-fixHoldAllowOverlap {auto|false|true}]
[06/09 19:04:21     79s]                   [-fixHoldAllowResizing {auto|false|true}]
[06/09 19:04:21     79s]                   [-fixHoldAllowSetupTnsDegrade {true|false}]
[06/09 19:04:21     79s]                   [-fixHoldOnExcludedClockNets {true|false}] [-fixSISlew {true|false}]
[06/09 19:04:21     79s]                   [-highEffortOptCells <LIST>] [-holdFixingCells <LIST>]
[06/09 19:04:21     79s]                   [-holdSlackFixingThreshold <SLACK>] [-holdTargetSlack <SLACK>]
[06/09 19:04:21     79s]                   [-honorFence {true|false}] [-ignorePathGroupsForHold <INST>]
[06/09 19:04:21     79s]                   [-leakageToDynamicRatio <ratio>] [-maxDensity <DENSITY>]
[06/09 19:04:21     79s]                   [-maxLength <value>] [-moveInst {true|false}]
[06/09 19:04:21     79s]                   [-multiBitFlopOpt {false|true|mergeOnly|splitOnly}]
[06/09 19:04:21     79s]                   [-multiBitFlopOptIgnoreSDC {true|false}] [-ndrAwareOpt <LIST>]
[06/09 19:04:21     79s]                   [-optimizeConstantNet {true|false}] [-optimizeFF {true|false}]
[06/09 19:04:21     79s]                   [-optimizeNetsAcrossDiffVoltPDs {true|false}]
[06/09 19:04:21     79s]                   [-postRouteAllowOverlap {true|false}]
[06/09 19:04:21     79s]                   [-postRouteAreaReclaim {none|setupAware|holdAndSetupAware}]
[06/09 19:04:21     79s]                   [-postRouteCheckAntennaRules {true|false}] [-postRouteDrvRecovery <ENUM>]
[06/09 19:04:21     79s]                   [-postRouteSetupRecovery <ENUM>] [-powerEffort {none|low|high}]
[06/09 19:04:21     79s]                   [-preserveAllSequential {true|false}] [-preserveModuleFunction {true|false}]
[06/09 19:04:21     79s]                   [-reclaimArea {true|false|default}] [-resizeShifterAndIsoInsts {true|false}]
[06/09 19:04:21     79s]                   [-restruct {true|false}] [-setupTargetSlack <SLACK>]
[06/09 19:04:21     79s]                   [-setupTargetSlackForReclaim <SLACK>] [-simplifyNetlist {true|false}]
[06/09 19:04:21     79s]                   [-swapPin {true|false}] [-targetBasedOptFile <FILE>]
[06/09 19:04:21     79s]                   [-targetBasedOptFileOnly {false|true}] [-targetBasedOptHoldFile <FILE>]
[06/09 19:04:21     79s]                   [-timeDesignCompressReports {true|false}]
[06/09 19:04:21     79s]                   [-timeDesignExpandedView {true|false}] [-timeDesignNumPaths <value>]
[06/09 19:04:21     79s]                   [-timeDesignReportNet {true|false}] [-unfixClkInstForOpt {true|false}]
[06/09 19:04:21     79s]                   [-useConcatDefaultsPrefix {true|false}] [-usefulSkew {true|false}]
[06/09 19:04:21     79s]                   [-usefulSkewCCOpt {none|standard|medium|extreme}]
[06/09 19:04:21     79s]                   [-usefulSkewPostRoute {true|false}] [-usefulSkewPreCTS {true|false}]
[06/09 19:04:21     79s]                   [-verbose {true|false}] [-virtualPartition {true|false}]
[06/09 19:04:21     79s] 
[06/09 19:04:21     79s] **ERROR: (IMPTCM-48):	"-fixFannoutLoad" is not a legal option for command "setOptMode". Either the current option or an option prior to it is not specified correctly.

[06/09 19:05:00     82s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/09 19:05:17     83s] <CMD> optDesign -preCTS
[06/09 19:05:17     83s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/09 19:05:18     83s] #spOpts: N=250 
[06/09 19:05:18     83s] Core basic site is standard
[06/09 19:05:18     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:05:18     83s] #spOpts: N=250 mergeVia=F 
[06/09 19:05:18     83s] GigaOpt running with 1 threads.
[06/09 19:05:18     83s] Info: 1 threads available for lower-level modules during optimization.
[06/09 19:05:18     83s] #spOpts: N=250 mergeVia=F 
[06/09 19:05:18     83s] Creating Cell Server ...(0, 0, 0, 0)
[06/09 19:05:18     83s] Summary for sequential cells identification: 
[06/09 19:05:18     83s]   Identified SBFF number: 32
[06/09 19:05:18     83s]   Identified MBFF number: 0
[06/09 19:05:18     83s]   Identified SB Latch number: 0
[06/09 19:05:18     83s]   Identified MB Latch number: 0
[06/09 19:05:18     83s]   Not identified SBFF number: 34
[06/09 19:05:18     83s]   Not identified MBFF number: 0
[06/09 19:05:18     83s]   Not identified SB Latch number: 0
[06/09 19:05:18     83s]   Not identified MB Latch number: 0
[06/09 19:05:18     83s]   Number of sequential cells which are not FFs: 23
[06/09 19:05:18     83s] Creating Cell Server, finished. 
[06/09 19:05:18     83s] 
[06/09 19:05:18     83s] Updating RC grid for preRoute extraction ...
[06/09 19:05:18     83s] Initializing multi-corner capacitance tables ... 
[06/09 19:05:18     83s] Initializing multi-corner resistance tables ...
[06/09 19:05:18     83s] 
[06/09 19:05:18     83s] Creating Lib Analyzer ...
[06/09 19:05:18     83s] 
[06/09 19:05:18     83s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/09 19:05:18     83s]   
[06/09 19:05:18     83s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/09 19:05:18     83s]   Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:05:18     83s] Total number of usable inverters from Lib Analyzer: 20 ( INV3 INV2 INV1 INV0 CLKIN3 CLKIN2 CLKIN1 CLKIN0 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 INV15 CLKIN15)
[06/09 19:05:18     83s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:05:18     83s] 
[06/09 19:05:20     86s] Creating Lib Analyzer, finished. 
[06/09 19:05:20     86s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/09 19:05:20     86s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/09 19:05:20     86s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/09 19:05:20     86s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/09 19:05:20     86s] 			Cell BBC16P is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC16P is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC16SP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC16SP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC1P is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC1P is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC24P is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC24P is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC24SP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC24SP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC4P is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC4P is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC8P is dont_touch but not dont_use
[06/09 19:05:20     86s] 			Cell BBC8P is dont_touch but not dont_use
[06/09 19:05:20     86s] 	...
[06/09 19:05:20     86s] 	Reporting only the 20 first cells found...
[06/09 19:05:20     86s] 
[06/09 19:05:20     86s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1006.5M, totSessionCpu=0:01:27 **
[06/09 19:05:20     86s] Added -handlePreroute to trialRouteMode
[06/09 19:05:20     86s] *** optDesign -preCTS ***
[06/09 19:05:20     86s] DRC Margin: user margin 0.0; extra margin 0.2
[06/09 19:05:20     86s] Setup Target Slack: user slack 0; extra slack 0.1
[06/09 19:05:20     86s] Hold Target Slack: user slack 0
[06/09 19:05:20     86s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/09 19:05:20     86s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/09 19:05:20     86s] Type 'man IMPOPT-3195' for more detail.
[06/09 19:05:20     86s] Multi-VT timing optimization disabled based on library information.
[06/09 19:05:20     86s] Deleting Cell Server ...
[06/09 19:05:20     86s] Deleting Lib Analyzer.
[06/09 19:05:20     86s] Creating Cell Server ...(0, 0, 0, 0)
[06/09 19:05:20     86s] Summary for sequential cells identification: 
[06/09 19:05:20     86s]   Identified SBFF number: 32
[06/09 19:05:20     86s]   Identified MBFF number: 0
[06/09 19:05:20     86s]   Identified SB Latch number: 0
[06/09 19:05:20     86s]   Identified MB Latch number: 0
[06/09 19:05:20     86s]   Not identified SBFF number: 34
[06/09 19:05:20     86s]   Not identified MBFF number: 0
[06/09 19:05:20     86s]   Not identified SB Latch number: 0
[06/09 19:05:20     86s]   Not identified MB Latch number: 0
[06/09 19:05:20     86s]   Number of sequential cells which are not FFs: 23
[06/09 19:05:20     86s] Creating Cell Server, finished. 
[06/09 19:05:20     86s] 
[06/09 19:05:20     86s] 
[06/09 19:05:20     86s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/09 19:05:20     86s]   
[06/09 19:05:20     86s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/09 19:05:20     86s]   Deleting Cell Server ...
[06/09 19:05:20     86s] Start to check current routing status for nets...
[06/09 19:05:20     86s] All nets are already routed correctly.
[06/09 19:05:20     86s] End to check current routing status for nets (mem=1295.3M)
[06/09 19:05:20     86s] Extraction called for design 'top_io' of instances=9872 and nets=10926 using extraction engine 'preRoute' .
[06/09 19:05:20     86s] PreRoute RC Extraction called for design top_io.
[06/09 19:05:20     86s] RC Extraction called in multi-corner(2) mode.
[06/09 19:05:20     86s] RCMode: PreRoute
[06/09 19:05:20     86s]       RC Corner Indexes            0       1   
[06/09 19:05:20     86s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/09 19:05:20     86s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/09 19:05:20     86s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/09 19:05:20     86s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/09 19:05:20     86s] Shrink Factor                : 1.00000
[06/09 19:05:20     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/09 19:05:20     86s] Using capacitance table file ...
[06/09 19:05:20     86s] Updating RC grid for preRoute extraction ...
[06/09 19:05:20     86s] Initializing multi-corner capacitance tables ... 
[06/09 19:05:20     86s] Initializing multi-corner resistance tables ...
[06/09 19:05:20     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1289.258M)
[06/09 19:05:20     86s] #################################################################################
[06/09 19:05:20     86s] # Design Stage: PreRoute
[06/09 19:05:20     86s] # Design Name: top_io
[06/09 19:05:20     86s] # Design Mode: 250nm
[06/09 19:05:20     86s] # Analysis Mode: MMMC Non-OCV 
[06/09 19:05:20     86s] # Parasitics Mode: No SPEF/RCDB
[06/09 19:05:20     86s] # Signoff Settings: SI Off 
[06/09 19:05:20     86s] #################################################################################
[06/09 19:05:21     86s] Calculate delays in BcWc mode...
[06/09 19:05:21     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 1312.7M, InitMEM = 1311.2M)
[06/09 19:05:21     86s] Start delay calculation (fullDC) (1 T). (MEM=1312.66)
[06/09 19:05:21     87s] End AAE Lib Interpolated Model. (MEM=1312.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:05:22     88s] Total number of fetched objects 12306
[06/09 19:05:22     88s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:05:22     88s] End delay calculation. (MEM=1356.02 CPU=0:00:01.2 REAL=0:00:01.0)
[06/09 19:05:22     88s] End delay calculation (fullDC). (MEM=1356.02 CPU=0:00:01.3 REAL=0:00:01.0)
[06/09 19:05:22     88s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1356.0M) ***
[06/09 19:05:22     88s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:28 mem=1356.0M)
[06/09 19:05:22     88s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.207  |
|           TNS (ns):| -6.743  |
|    Violating Paths:|   17    |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.174   |      9 (9)       |
|   max_tran     |    161 (2223)    |   -4.906   |    161 (2223)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.271%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1048.4M, totSessionCpu=0:01:29 **
[06/09 19:05:22     88s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/09 19:05:22     88s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:05:22     88s] ### Creating PhyDesignMc. totSessionCpu=0:01:29 mem=1299.6M
[06/09 19:05:22     88s] #spOpts: N=250 mergeVia=F 
[06/09 19:05:22     88s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=1299.6M
[06/09 19:05:22     88s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:05:22     88s] ### Creating PhyDesignMc. totSessionCpu=0:01:29 mem=1299.6M
[06/09 19:05:22     88s] #spOpts: N=250 mergeVia=F 
[06/09 19:05:22     88s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=1299.6M
[06/09 19:05:22     88s] *** Starting optimizing excluded clock nets MEM= 1299.6M) ***
[06/09 19:05:22     88s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1299.6M) ***
[06/09 19:05:22     88s] Creating Cell Server ...(0, 0, 0, 0)
[06/09 19:05:22     88s] Summary for sequential cells identification: 
[06/09 19:05:22     88s]   Identified SBFF number: 32
[06/09 19:05:22     88s]   Identified MBFF number: 0
[06/09 19:05:22     88s]   Identified SB Latch number: 0
[06/09 19:05:22     88s]   Identified MB Latch number: 0
[06/09 19:05:22     88s]   Not identified SBFF number: 34
[06/09 19:05:22     88s]   Not identified MBFF number: 0
[06/09 19:05:22     88s]   Not identified SB Latch number: 0
[06/09 19:05:22     88s]   Not identified MB Latch number: 0
[06/09 19:05:22     88s]   Number of sequential cells which are not FFs: 23
[06/09 19:05:22     88s] Creating Cell Server, finished. 
[06/09 19:05:22     88s] 
[06/09 19:05:22     88s] 
[06/09 19:05:22     88s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/09 19:05:22     88s]   
[06/09 19:05:22     88s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/09 19:05:22     88s]   The useful skew maximum allowed delay is: 0.3
[06/09 19:05:23     88s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:05:23     88s] Info: 40 io nets excluded
[06/09 19:05:23     88s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:05:23     88s] ### Creating LA Mngr. totSessionCpu=0:01:29 mem=1301.6M
[06/09 19:05:25     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=1319.6M
[06/09 19:05:25     91s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:05:25     91s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=1327.6M
[06/09 19:05:25     91s] #spOpts: N=250 
[06/09 19:05:25     91s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=1327.6M
[06/09 19:05:25     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=1327.6M
[06/09 19:05:25     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=1327.6M
[06/09 19:05:25     91s] 
[06/09 19:05:25     91s] Footprint cell infomation for calculating maxBufDist
[06/09 19:05:25     91s] *info: There are 12 candidate Buffer cells
[06/09 19:05:25     91s] *info: There are 15 candidate Inverter cells
[06/09 19:05:25     91s] 
[06/09 19:05:26     91s] 
[06/09 19:05:26     91s] Creating Lib Analyzer ...
[06/09 19:05:26     91s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:05:26     91s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/09 19:05:26     91s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:05:26     91s] 
[06/09 19:05:28     94s] Creating Lib Analyzer, finished. 
[06/09 19:05:28     94s] 
[06/09 19:05:28     94s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/09 19:05:28     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1393.2M
[06/09 19:05:28     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1393.2M
[06/09 19:05:28     94s] 
[06/09 19:05:28     94s] Netlist preparation processing... 
[06/09 19:05:28     94s] Removed 0 instance
[06/09 19:05:28     94s] **WARN: (IMPOPT-7098):	WARNING: in_MUX_inSEL15_P[2] is an undriven net with 1 fanouts.
[06/09 19:05:28     94s] **WARN: (IMPOPT-7098):	WARNING: in_MUX_inSEL15_P[1] is an undriven net with 3 fanouts.
[06/09 19:05:28     94s] **WARN: (IMPOPT-7098):	WARNING: in_MUX_inSEL15_P[0] is an undriven net with 5 fanouts.
[06/09 19:05:28     94s] **WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
[06/09 19:05:28     94s] **WARN: (IMPOPT-7098):	WARNING: in_DEMUX_inSEL15[2] is an undriven net with 1 fanouts.
[06/09 19:05:28     94s] **WARN: (IMPOPT-7098):	WARNING: in_DEMUX_inSEL15[1] is an undriven net with 1 fanouts.
[06/09 19:05:28     94s] **WARN: (IMPOPT-7098):	WARNING: in_DEMUX_inSEL15[0] is an undriven net with 1 fanouts.
[06/09 19:05:28     94s] **WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
[06/09 19:05:28     94s] *info: Marking 0 isolation instances dont touch
[06/09 19:05:28     94s] *info: Marking 0 level shifter instances dont touch
[06/09 19:05:28     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=1377.2M
[06/09 19:05:28     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=1377.2M
[06/09 19:05:28     94s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/09 19:05:28     94s] [NR-eGR] Started earlyGlobalRoute kernel
[06/09 19:05:28     94s] [NR-eGR] Initial Peak syMemory usage = 1377.2 MB
[06/09 19:05:28     94s] (I)       Reading DB...
[06/09 19:05:28     94s] (I)       before initializing RouteDB syMemory usage = 1387.1 MB
[06/09 19:05:28     94s] (I)       congestionReportName   : 
[06/09 19:05:28     94s] (I)       layerRangeFor2DCongestion : 
[06/09 19:05:28     94s] (I)       buildTerm2TermWires    : 1
[06/09 19:05:28     94s] (I)       doTrackAssignment      : 1
[06/09 19:05:28     94s] (I)       dumpBookshelfFiles     : 0
[06/09 19:05:28     94s] (I)       numThreads             : 1
[06/09 19:05:28     94s] (I)       bufferingAwareRouting  : false
[06/09 19:05:28     94s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 19:05:28     94s] (I)       honorPin               : false
[06/09 19:05:28     94s] (I)       honorPinGuide          : true
[06/09 19:05:28     94s] (I)       honorPartition         : false
[06/09 19:05:28     94s] (I)       allowPartitionCrossover: false
[06/09 19:05:28     94s] (I)       honorSingleEntry       : true
[06/09 19:05:28     94s] (I)       honorSingleEntryStrong : true
[06/09 19:05:28     94s] (I)       handleViaSpacingRule   : false
[06/09 19:05:28     94s] (I)       handleEolSpacingRule   : false
[06/09 19:05:28     94s] (I)       PDConstraint           : none
[06/09 19:05:28     94s] (I)       expBetterNDRHandling   : false
[06/09 19:05:28     94s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 19:05:28     94s] (I)       routingEffortLevel     : 3
[06/09 19:05:28     94s] (I)       effortLevel            : standard
[06/09 19:05:28     94s] [NR-eGR] minRouteLayer          : 2
[06/09 19:05:28     94s] [NR-eGR] maxRouteLayer          : 127
[06/09 19:05:28     94s] (I)       relaxedTopLayerCeiling : 127
[06/09 19:05:28     94s] (I)       relaxedBottomLayerFloor: 2
[06/09 19:05:28     94s] (I)       numRowsPerGCell        : 1
[06/09 19:05:28     94s] (I)       speedUpLargeDesign     : 0
[06/09 19:05:28     94s] (I)       multiThreadingTA       : 1
[06/09 19:05:28     94s] (I)       blkAwareLayerSwitching : 1
[06/09 19:05:28     94s] (I)       optimizationMode       : false
[06/09 19:05:28     94s] (I)       routeSecondPG          : false
[06/09 19:05:28     94s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 19:05:28     94s] (I)       detourLimitForLayerRelax: 0.00
[06/09 19:05:28     94s] (I)       punchThroughDistance   : 500.00
[06/09 19:05:28     94s] (I)       scenicBound            : 1.15
[06/09 19:05:28     94s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 19:05:28     94s] (I)       source-to-sink ratio   : 0.30
[06/09 19:05:28     94s] (I)       targetCongestionRatioH : 1.00
[06/09 19:05:28     94s] (I)       targetCongestionRatioV : 1.00
[06/09 19:05:28     94s] (I)       layerCongestionRatio   : 0.70
[06/09 19:05:28     94s] (I)       m1CongestionRatio      : 0.10
[06/09 19:05:28     94s] (I)       m2m3CongestionRatio    : 0.70
[06/09 19:05:28     94s] (I)       localRouteEffort       : 1.00
[06/09 19:05:28     94s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 19:05:28     94s] (I)       supplyScaleFactorH     : 1.00
[06/09 19:05:28     94s] (I)       supplyScaleFactorV     : 1.00
[06/09 19:05:28     94s] (I)       highlight3DOverflowFactor: 0.00
[06/09 19:05:28     94s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 19:05:28     94s] (I)       routeVias              : 
[06/09 19:05:28     94s] (I)       readTROption           : true
[06/09 19:05:28     94s] (I)       extraSpacingFactor     : 1.00
[06/09 19:05:28     94s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 19:05:28     94s] (I)       routeSelectedNetsOnly  : false
[06/09 19:05:28     94s] (I)       clkNetUseMaxDemand     : false
[06/09 19:05:28     94s] (I)       extraDemandForClocks   : 0
[06/09 19:05:28     94s] (I)       steinerRemoveLayers    : false
[06/09 19:05:28     94s] (I)       demoteLayerScenicScale : 1.00
[06/09 19:05:28     94s] (I)       nonpreferLayerCostScale : 100.00
[06/09 19:05:28     94s] (I)       similarTopologyRoutingFast : false
[06/09 19:05:28     94s] (I)       spanningTreeRefinement : false
[06/09 19:05:28     94s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 19:05:28     94s] (I)       starting read tracks
[06/09 19:05:28     94s] (I)       build grid graph
[06/09 19:05:28     94s] (I)       build grid graph start
[06/09 19:05:28     94s] [NR-eGR] Layer1 has no routable track
[06/09 19:05:28     94s] [NR-eGR] Layer2 has single uniform track structure
[06/09 19:05:28     94s] [NR-eGR] Layer3 has single uniform track structure
[06/09 19:05:28     94s] [NR-eGR] Layer4 has single uniform track structure
[06/09 19:05:28     94s] (I)       build grid graph end
[06/09 19:05:28     94s] (I)       numViaLayers=4
[06/09 19:05:28     94s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:05:28     94s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:05:28     94s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:05:28     94s] (I)       end build via table
[06/09 19:05:28     94s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 19:05:28     94s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 19:05:28     94s] (I)       readDataFromPlaceDB
[06/09 19:05:28     94s] (I)       Read net information..
[06/09 19:05:28     94s] [NR-eGR] Read numTotalNets=10472  numIgnoredNets=0
[06/09 19:05:28     94s] (I)       Read testcase time = 0.000 seconds
[06/09 19:05:28     94s] 
[06/09 19:05:28     94s] (I)       read default dcut vias
[06/09 19:05:28     94s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:05:28     94s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:05:28     94s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:05:28     94s] (I)       build grid graph start
[06/09 19:05:28     94s] (I)       build grid graph end
[06/09 19:05:28     94s] (I)       Model blockage into capacity
[06/09 19:05:28     94s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 19:05:28     94s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 19:05:28     94s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 19:05:28     94s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 19:05:28     94s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 19:05:28     94s] (I)       Modeling time = 0.000 seconds
[06/09 19:05:28     94s] 
[06/09 19:05:28     94s] (I)       Number of ignored nets = 0
[06/09 19:05:28     94s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 19:05:28     94s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 19:05:28     94s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 19:05:28     94s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 19:05:28     94s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 19:05:28     94s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 19:05:28     94s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 19:05:28     94s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 19:05:28     94s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 19:05:28     94s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 19:05:28     94s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1388.8 MB
[06/09 19:05:28     94s] (I)       Ndr track 0 does not exist
[06/09 19:05:28     94s] (I)       Layer1  viaCost=200.00
[06/09 19:05:28     94s] (I)       Layer2  viaCost=100.00
[06/09 19:05:28     94s] (I)       Layer3  viaCost=200.00
[06/09 19:05:28     94s] (I)       ---------------------Grid Graph Info--------------------
[06/09 19:05:28     94s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 19:05:28     94s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 19:05:28     94s] (I)       Site Width          :  1400  (dbu)
[06/09 19:05:28     94s] (I)       Row Height          : 13000  (dbu)
[06/09 19:05:28     94s] (I)       GCell Width         : 13000  (dbu)
[06/09 19:05:28     94s] (I)       GCell Height        : 13000  (dbu)
[06/09 19:05:28     94s] (I)       grid                :   168   168     4
[06/09 19:05:28     94s] (I)       vertical capacity   :     0 13000     0 13000
[06/09 19:05:28     94s] (I)       horizontal capacity :     0     0 13000     0
[06/09 19:05:28     94s] (I)       Default wire width  :   500   600   600   600
[06/09 19:05:28     94s] (I)       Default wire space  :   450   500   500   600
[06/09 19:05:28     94s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 19:05:28     94s] (I)       First Track Coord   :     0   700  1300   700
[06/09 19:05:28     94s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[06/09 19:05:28     94s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 19:05:28     94s] (I)       Num of masks        :     1     1     1     1
[06/09 19:05:28     94s] (I)       Num of trim masks   :     0     0     0     0
[06/09 19:05:28     94s] (I)       --------------------------------------------------------
[06/09 19:05:28     94s] 
[06/09 19:05:28     94s] [NR-eGR] ============ Routing rule table ============
[06/09 19:05:28     94s] [NR-eGR] Rule id 0. Nets 10432 
[06/09 19:05:28     94s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 19:05:28     94s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 19:05:28     94s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:05:28     94s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:05:28     94s] [NR-eGR] ========================================
[06/09 19:05:28     94s] [NR-eGR] 
[06/09 19:05:28     94s] (I)       After initializing earlyGlobalRoute syMemory usage = 1388.8 MB
[06/09 19:05:28     94s] (I)       Loading and dumping file time : 0.04 seconds
[06/09 19:05:28     94s] (I)       ============= Initialization =============
[06/09 19:05:28     94s] (I)       totalPins=33547  totalGlobalPin=31166 (92.90%)
[06/09 19:05:28     94s] (I)       total 2D Cap : 401782 = (147615 H, 254167 V)
[06/09 19:05:28     94s] (I)       numBigBoxes = 3
[06/09 19:05:28     94s] [NR-eGR] Layer group 1: route 10432 net(s) in layer range [2, 4]
[06/09 19:05:28     94s] (I)       ============  Phase 1a Route ============
[06/09 19:05:28     94s] (I)       Phase 1a runs 0.01 seconds
[06/09 19:05:28     94s] (I)       Usage: 61447 = (30518 H, 30929 V) = (20.67% H, 12.17% V) = (3.967e+05um H, 4.021e+05um V)
[06/09 19:05:28     94s] (I)       
[06/09 19:05:28     94s] (I)       ============  Phase 1b Route ============
[06/09 19:05:28     94s] (I)       Usage: 61447 = (30518 H, 30929 V) = (20.67% H, 12.17% V) = (3.967e+05um H, 4.021e+05um V)
[06/09 19:05:28     94s] (I)       
[06/09 19:05:28     94s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 7.988110e+05um
[06/09 19:05:28     94s] (I)       ============  Phase 1c Route ============
[06/09 19:05:28     94s] (I)       Usage: 61447 = (30518 H, 30929 V) = (20.67% H, 12.17% V) = (3.967e+05um H, 4.021e+05um V)
[06/09 19:05:28     94s] (I)       
[06/09 19:05:28     94s] (I)       ============  Phase 1d Route ============
[06/09 19:05:28     94s] (I)       Usage: 61447 = (30518 H, 30929 V) = (20.67% H, 12.17% V) = (3.967e+05um H, 4.021e+05um V)
[06/09 19:05:28     94s] (I)       
[06/09 19:05:28     94s] (I)       ============  Phase 1e Route ============
[06/09 19:05:28     94s] (I)       Phase 1e runs 0.00 seconds
[06/09 19:05:28     94s] (I)       Usage: 61447 = (30518 H, 30929 V) = (20.67% H, 12.17% V) = (3.967e+05um H, 4.021e+05um V)
[06/09 19:05:28     94s] (I)       
[06/09 19:05:28     94s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 7.988110e+05um
[06/09 19:05:28     94s] [NR-eGR] 
[06/09 19:05:28     94s] (I)       ============  Phase 1l Route ============
[06/09 19:05:28     94s] (I)       Phase 1l runs 0.01 seconds
[06/09 19:05:28     94s] (I)       
[06/09 19:05:28     94s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/09 19:05:28     94s] [NR-eGR]                OverCon            
[06/09 19:05:28     94s] [NR-eGR]                 #Gcell     %Gcell
[06/09 19:05:28     94s] [NR-eGR] Layer              (2)    OverCon 
[06/09 19:05:28     94s] [NR-eGR] ------------------------------------
[06/09 19:05:28     94s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/09 19:05:28     94s] [NR-eGR] Layer2      48( 0.32%)   ( 0.32%) 
[06/09 19:05:28     94s] [NR-eGR] Layer3       1( 0.01%)   ( 0.01%) 
[06/09 19:05:28     94s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/09 19:05:28     94s] [NR-eGR] ------------------------------------
[06/09 19:05:28     94s] [NR-eGR] Total       49( 0.10%)   ( 0.10%) 
[06/09 19:05:28     94s] [NR-eGR] 
[06/09 19:05:28     94s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/09 19:05:28     94s] (I)       total 2D Cap : 403157 = (148358 H, 254799 V)
[06/09 19:05:28     94s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/09 19:05:28     94s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/09 19:05:28     94s] (I)       ============= track Assignment ============
[06/09 19:05:28     94s] (I)       extract Global 3D Wires
[06/09 19:05:28     94s] (I)       Extract Global WL : time=0.00
[06/09 19:05:28     94s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/09 19:05:28     94s] (I)       Initialization real time=0.00 seconds
[06/09 19:05:28     94s] (I)       Run Multi-thread track assignment
[06/09 19:05:28     94s] (I)       merging nets...
[06/09 19:05:28     94s] (I)       merging nets done
[06/09 19:05:28     94s] (I)       Kernel real time=0.08 seconds
[06/09 19:05:28     94s] (I)       End Greedy Track Assignment
[06/09 19:05:28     94s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:05:28     94s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 33511
[06/09 19:05:28     94s] [NR-eGR] Layer2(MET2)(V) length: 3.701600e+05um, number of vias: 46860
[06/09 19:05:28     94s] [NR-eGR] Layer3(MET3)(H) length: 4.086782e+05um, number of vias: 1747
[06/09 19:05:28     94s] [NR-eGR] Layer4(MET4)(V) length: 6.024589e+04um, number of vias: 0
[06/09 19:05:28     94s] [NR-eGR] Total length: 8.390841e+05um, number of vias: 82118
[06/09 19:05:28     94s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:05:28     94s] [NR-eGR] Total clock nets wire length: 5.065382e+04um 
[06/09 19:05:28     94s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:05:28     94s] [NR-eGR] End Peak syMemory usage = 1358.1 MB
[06/09 19:05:28     94s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.25 seconds
[06/09 19:05:28     94s] Extraction called for design 'top_io' of instances=9872 and nets=10926 using extraction engine 'preRoute' .
[06/09 19:05:28     94s] PreRoute RC Extraction called for design top_io.
[06/09 19:05:28     94s] RC Extraction called in multi-corner(2) mode.
[06/09 19:05:28     94s] RCMode: PreRoute
[06/09 19:05:28     94s]       RC Corner Indexes            0       1   
[06/09 19:05:28     94s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/09 19:05:28     94s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/09 19:05:28     94s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/09 19:05:28     94s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/09 19:05:28     94s] Shrink Factor                : 1.00000
[06/09 19:05:28     94s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/09 19:05:28     94s] Using capacitance table file ...
[06/09 19:05:28     94s] Updating RC grid for preRoute extraction ...
[06/09 19:05:28     94s] Initializing multi-corner capacitance tables ... 
[06/09 19:05:28     94s] Initializing multi-corner resistance tables ...
[06/09 19:05:28     94s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1358.082M)
[06/09 19:05:28     94s] #################################################################################
[06/09 19:05:28     94s] # Design Stage: PreRoute
[06/09 19:05:28     94s] # Design Name: top_io
[06/09 19:05:28     94s] # Design Mode: 250nm
[06/09 19:05:28     94s] # Analysis Mode: MMMC Non-OCV 
[06/09 19:05:28     94s] # Parasitics Mode: No SPEF/RCDB
[06/09 19:05:28     94s] # Signoff Settings: SI Off 
[06/09 19:05:28     94s] #################################################################################
[06/09 19:05:29     95s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:05:29     95s] Calculate delays in BcWc mode...
[06/09 19:05:29     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 1378.2M, InitMEM = 1378.2M)
[06/09 19:05:29     95s] Start delay calculation (fullDC) (1 T). (MEM=1378.24)
[06/09 19:05:29     95s] End AAE Lib Interpolated Model. (MEM=1378.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:05:30     96s] Total number of fetched objects 12306
[06/09 19:05:30     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:05:30     96s] End delay calculation. (MEM=1406.34 CPU=0:00:01.2 REAL=0:00:01.0)
[06/09 19:05:30     96s] End delay calculation (fullDC). (MEM=1406.34 CPU=0:00:01.3 REAL=0:00:01.0)
[06/09 19:05:30     96s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1406.3M) ***
[06/09 19:05:30     96s] Deleting Lib Analyzer.
[06/09 19:05:30     96s] Begin: GigaOpt high fanout net optimization
[06/09 19:05:30     96s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:05:30     96s] Info: 40 io nets excluded
[06/09 19:05:30     96s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:05:30     96s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:05:30     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=1422.3M
[06/09 19:05:30     96s] #spOpts: N=250 mergeVia=F 
[06/09 19:05:30     96s] Core basic site is standard
[06/09 19:05:30     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:05:30     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=1422.3M
[06/09 19:05:30     96s] 
[06/09 19:05:30     96s] Creating Lib Analyzer ...
[06/09 19:05:30     96s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:05:30     96s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/09 19:05:30     96s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:05:30     96s] 
[06/09 19:05:33     99s] Creating Lib Analyzer, finished. 
[06/09 19:05:33     99s] 
[06/09 19:05:33     99s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/09 19:05:33     99s] ### Creating LA Mngr. totSessionCpu=0:01:39 mem=1422.3M
[06/09 19:05:33     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:39 mem=1422.3M
[06/09 19:05:34    100s] +----------+---------+--------+--------+------------+--------+
[06/09 19:05:34    100s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/09 19:05:34    100s] +----------+---------+--------+--------+------------+--------+
[06/09 19:05:34    100s] |    70.27%|        -|  -1.193|  -6.066|   0:00:00.0| 1498.7M|
[06/09 19:05:34    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:05:34    100s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:05:34    100s] |    70.27%|        -|  -1.193|  -6.066|   0:00:00.0| 1498.7M|
[06/09 19:05:34    100s] +----------+---------+--------+--------+------------+--------+
[06/09 19:05:34    100s] 
[06/09 19:05:34    100s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1498.7M) ***
[06/09 19:05:34    100s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:05:34    100s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:05:34    100s] **** End NDR-Layer Usage Statistics ****
[06/09 19:05:34    100s] End: GigaOpt high fanout net optimization
[06/09 19:05:34    100s] Begin: GigaOpt DRV Optimization
[06/09 19:05:34    100s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:05:34    100s] Info: 40 io nets excluded
[06/09 19:05:34    100s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:05:34    100s] PhyDesignGrid: maxLocalDensity 3.00
[06/09 19:05:34    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=1479.6M
[06/09 19:05:34    100s] #spOpts: N=250 mergeVia=F 
[06/09 19:05:34    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=1479.6M
[06/09 19:05:34    100s] 
[06/09 19:05:34    100s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/09 19:05:34    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=1479.6M
[06/09 19:05:34    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=1479.6M
[06/09 19:05:35    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:05:35    101s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/09 19:05:35    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:05:35    101s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/09 19:05:35    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:05:35    101s] Info: violation cost 2284.694824 (cap = 8.172241, tran = 2276.522217, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:05:35    101s] |   316|  3665|    -6.02|    47|    47|    -0.33|     0|     0|     0|     0|    -1.19|    -6.07|       0|       0|       0|  70.27|          |         |
[06/09 19:05:39    105s] Info: violation cost 0.172344 (cap = 0.000000, tran = 0.172344, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:05:39    105s] |     4|     4|    -0.25|     0|     0|     0.00|     0|     0|     0|     0|    -1.19|    -3.56|      42|       0|     260|  70.82| 0:00:04.0|  1513.7M|
[06/09 19:05:39    105s] Info: violation cost 0.161406 (cap = 0.000000, tran = 0.161406, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:05:39    105s] |     3|     3|    -0.23|     0|     0|     0.00|     0|     0|     0|     0|    -1.19|    -3.56|       1|       0|       3|  70.83| 0:00:00.0|  1513.7M|
[06/09 19:05:39    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:05:39    105s] 
[06/09 19:05:39    105s] ###############################################################################
[06/09 19:05:39    105s] #
[06/09 19:05:39    105s] #  Large fanout net report:  
[06/09 19:05:39    105s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/09 19:05:39    105s] #     - current density: 70.83
[06/09 19:05:39    105s] #
[06/09 19:05:39    105s] #  List of high fanout nets:
[06/09 19:05:39    105s] #
[06/09 19:05:39    105s] ###############################################################################
[06/09 19:05:39    105s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:05:39    105s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:05:39    105s] **** End NDR-Layer Usage Statistics ****
[06/09 19:05:39    105s] 
[06/09 19:05:39    105s] 
[06/09 19:05:39    105s] =======================================================================
[06/09 19:05:39    105s]                 Reasons for remaining drv violations
[06/09 19:05:39    105s] =======================================================================
[06/09 19:05:39    105s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[06/09 19:05:39    105s] 
[06/09 19:05:39    105s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. More iteration of DRV fixing may or may not fix the violation.
[06/09 19:05:39    105s] 
[06/09 19:05:39    105s] 
[06/09 19:05:39    105s] *** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=1513.7M) ***
[06/09 19:05:39    105s] 
[06/09 19:05:39    105s] End: GigaOpt DRV Optimization
[06/09 19:05:39    105s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/09 19:05:39    105s] **optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1109.8M, totSessionCpu=0:01:45 **
[06/09 19:05:39    105s] Deleting Lib Analyzer.
[06/09 19:05:39    105s] Begin: GigaOpt Global Optimization
[06/09 19:05:39    105s] *info: use new DP (enabled)
[06/09 19:05:39    105s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:05:39    105s] Info: 40 io nets excluded
[06/09 19:05:39    105s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:05:39    105s] PhyDesignGrid: maxLocalDensity 1.20
[06/09 19:05:39    105s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=1380.1M
[06/09 19:05:39    105s] #spOpts: N=250 mergeVia=F 
[06/09 19:05:39    105s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=1380.1M
[06/09 19:05:39    105s] 
[06/09 19:05:39    105s] Creating Lib Analyzer ...
[06/09 19:05:39    105s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:05:39    105s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/09 19:05:39    105s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:05:39    105s] 
[06/09 19:05:41    107s] Creating Lib Analyzer, finished. 
[06/09 19:05:41    107s] 
[06/09 19:05:41    107s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/09 19:05:41    107s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=1380.1M
[06/09 19:05:41    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=1380.1M
[06/09 19:05:44    110s] *info: 40 io nets excluded
[06/09 19:05:44    110s] *info: 2 clock nets excluded
[06/09 19:05:44    110s] *info: 7 special nets excluded.
[06/09 19:05:44    110s] *info: 444 no-driver nets excluded.
[06/09 19:05:45    111s] ** GigaOpt Global Opt WNS Slack -1.186  TNS Slack -3.560 
[06/09 19:05:45    111s] +--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/09 19:05:45    111s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/09 19:05:45    111s] +--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/09 19:05:45    111s] |  -1.186|  -3.560|    70.83%|   0:00:00.0| 1531.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/09 19:05:45    111s] |  -0.290|  -0.290|    70.85%|   0:00:00.0| 1538.4M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/09 19:05:45    111s] |  -0.290|  -0.290|    70.85%|   0:00:00.0| 1538.4M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/09 19:05:45    111s] |  -0.290|  -0.290|    70.85%|   0:00:00.0| 1538.4M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/09 19:05:45    111s] |   0.000|   0.000|    70.85%|   0:00:00.0| 1538.4M|            NA|       NA| NA                                                 |
[06/09 19:05:45    111s] +--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/09 19:05:45    111s] 
[06/09 19:05:45    111s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1538.4M) ***
[06/09 19:05:45    111s] 
[06/09 19:05:45    111s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1538.4M) ***
[06/09 19:05:45    111s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:05:45    111s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:05:45    111s] **** End NDR-Layer Usage Statistics ****
[06/09 19:05:45    111s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/09 19:05:45    111s] End: GigaOpt Global Optimization
[06/09 19:05:45    111s] 
[06/09 19:05:45    111s] Active setup views:
[06/09 19:05:45    111s]  setup_func_max
[06/09 19:05:45    111s]   Dominating endpoints: 0
[06/09 19:05:45    111s]   Dominating TNS: -0.000
[06/09 19:05:45    111s] 
[06/09 19:05:45    111s] *** Timing NOT met, worst failing slack is 0.058
[06/09 19:05:45    111s] *** Check timing (0:00:00.0)
[06/09 19:05:45    111s] Deleting Lib Analyzer.
[06/09 19:05:45    111s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:05:45    111s] Info: 40 io nets excluded
[06/09 19:05:45    111s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:05:45    111s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=1399.5M
[06/09 19:05:45    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=1399.5M
[06/09 19:05:45    111s] Begin: Area Reclaim Optimization
[06/09 19:05:45    111s] 
[06/09 19:05:45    111s] Creating Lib Analyzer ...
[06/09 19:05:45    111s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:05:45    111s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/09 19:05:45    111s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:05:45    111s] 
[06/09 19:05:47    113s] Creating Lib Analyzer, finished. 
[06/09 19:05:47    113s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:05:47    113s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=1535.1M
[06/09 19:05:47    113s] #spOpts: N=250 mergeVia=F 
[06/09 19:05:47    113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=1535.1M
[06/09 19:05:47    113s] 
[06/09 19:05:47    113s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/09 19:05:47    113s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=1535.1M
[06/09 19:05:47    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=1535.1M
[06/09 19:05:48    113s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.85
[06/09 19:05:48    113s] +----------+---------+--------+--------+------------+--------+
[06/09 19:05:48    113s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/09 19:05:48    113s] +----------+---------+--------+--------+------------+--------+
[06/09 19:05:48    113s] |    70.85%|        -|   0.000|   0.000|   0:00:00.0| 1535.1M|
[06/09 19:05:48    114s] |    70.84%|        2|   0.000|   0.000|   0:00:00.0| 1541.6M|
[06/09 19:05:48    114s] |    70.84%|        0|   0.000|   0.000|   0:00:00.0| 1541.6M|
[06/09 19:05:48    114s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/09 19:05:48    114s] |    70.84%|        0|   0.000|   0.000|   0:00:00.0| 1541.6M|
[06/09 19:05:49    115s] |    70.44%|       91|   0.000|   0.000|   0:00:01.0| 1541.6M|
[06/09 19:05:50    115s] |    70.40%|        6|   0.000|   0.000|   0:00:01.0| 1541.6M|
[06/09 19:05:50    116s] |    70.36%|       33|   0.000|   0.000|   0:00:00.0| 1541.6M|
[06/09 19:05:50    116s] |    70.36%|        1|   0.000|   0.000|   0:00:00.0| 1541.6M|
[06/09 19:05:50    116s] |    70.36%|        0|   0.000|   0.000|   0:00:00.0| 1541.6M|
[06/09 19:05:50    116s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/09 19:05:50    116s] |    70.36%|        0|   0.000|   0.000|   0:00:00.0| 1541.6M|
[06/09 19:05:50    116s] +----------+---------+--------+--------+------------+--------+
[06/09 19:05:50    116s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.36
[06/09 19:05:50    116s] 
[06/09 19:05:50    116s] ** Summary: Restruct = 2 Buffer Deletion = 68 Declone = 32 Resize = 34 **
[06/09 19:05:50    116s] --------------------------------------------------------------
[06/09 19:05:50    116s] |                                   | Total     | Sequential |
[06/09 19:05:50    116s] --------------------------------------------------------------
[06/09 19:05:50    116s] | Num insts resized                 |      33  |       0    |
[06/09 19:05:50    116s] | Num insts undone                  |       0  |       0    |
[06/09 19:05:50    116s] | Num insts Downsized               |      33  |       0    |
[06/09 19:05:50    116s] | Num insts Samesized               |       0  |       0    |
[06/09 19:05:50    116s] | Num insts Upsized                 |       0  |       0    |
[06/09 19:05:50    116s] | Num multiple commits+uncommits    |       1  |       -    |
[06/09 19:05:50    116s] --------------------------------------------------------------
[06/09 19:05:50    116s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:05:50    116s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:05:50    116s] **** End NDR-Layer Usage Statistics ****
[06/09 19:05:50    116s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:05.0) **
[06/09 19:05:50    116s] Executing incremental physical updates
[06/09 19:05:50    116s] Executing incremental physical updates
[06/09 19:05:50    116s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1404.30M, totSessionCpu=0:01:56).
[06/09 19:05:50    116s] **INFO: Flow update: Design is easy to close.
[06/09 19:05:50    116s] setup target slack: 0.1
[06/09 19:05:50    116s] extra slack: 0.1
[06/09 19:05:50    116s] std delay: 0.1417
[06/09 19:05:50    116s] real setup target slack: 0.1417
[06/09 19:05:50    116s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:05:50    116s] ### Creating PhyDesignMc. totSessionCpu=0:01:56 mem=1404.3M
[06/09 19:05:50    116s] #spOpts: N=250 
[06/09 19:05:50    116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=1404.3M
[06/09 19:05:50    116s] incrSKP preserve mode is on...
[06/09 19:05:50    116s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/09 19:05:50    116s] [NR-eGR] Started earlyGlobalRoute kernel
[06/09 19:05:50    116s] [NR-eGR] Initial Peak syMemory usage = 1404.3 MB
[06/09 19:05:50    116s] (I)       Reading DB...
[06/09 19:05:50    116s] (I)       before initializing RouteDB syMemory usage = 1414.2 MB
[06/09 19:05:50    116s] (I)       congestionReportName   : 
[06/09 19:05:50    116s] (I)       layerRangeFor2DCongestion : 
[06/09 19:05:50    116s] (I)       buildTerm2TermWires    : 0
[06/09 19:05:50    116s] (I)       doTrackAssignment      : 1
[06/09 19:05:50    116s] (I)       dumpBookshelfFiles     : 0
[06/09 19:05:50    116s] (I)       numThreads             : 1
[06/09 19:05:50    116s] (I)       bufferingAwareRouting  : false
[06/09 19:05:50    116s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 19:05:50    116s] (I)       honorPin               : false
[06/09 19:05:50    116s] (I)       honorPinGuide          : true
[06/09 19:05:50    116s] (I)       honorPartition         : false
[06/09 19:05:50    116s] (I)       allowPartitionCrossover: false
[06/09 19:05:50    116s] (I)       honorSingleEntry       : true
[06/09 19:05:50    116s] (I)       honorSingleEntryStrong : true
[06/09 19:05:50    116s] (I)       handleViaSpacingRule   : false
[06/09 19:05:50    116s] (I)       handleEolSpacingRule   : false
[06/09 19:05:50    116s] (I)       PDConstraint           : none
[06/09 19:05:50    116s] (I)       expBetterNDRHandling   : false
[06/09 19:05:50    116s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 19:05:50    116s] (I)       routingEffortLevel     : 3
[06/09 19:05:50    116s] (I)       effortLevel            : standard
[06/09 19:05:50    116s] [NR-eGR] minRouteLayer          : 2
[06/09 19:05:50    116s] [NR-eGR] maxRouteLayer          : 127
[06/09 19:05:50    116s] (I)       relaxedTopLayerCeiling : 127
[06/09 19:05:50    116s] (I)       relaxedBottomLayerFloor: 2
[06/09 19:05:50    116s] (I)       numRowsPerGCell        : 1
[06/09 19:05:50    116s] (I)       speedUpLargeDesign     : 0
[06/09 19:05:50    116s] (I)       multiThreadingTA       : 1
[06/09 19:05:50    116s] (I)       blkAwareLayerSwitching : 1
[06/09 19:05:50    116s] (I)       optimizationMode       : false
[06/09 19:05:50    116s] (I)       routeSecondPG          : false
[06/09 19:05:50    116s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 19:05:50    116s] (I)       detourLimitForLayerRelax: 0.00
[06/09 19:05:50    116s] (I)       punchThroughDistance   : 500.00
[06/09 19:05:50    116s] (I)       scenicBound            : 1.15
[06/09 19:05:50    116s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 19:05:50    116s] (I)       source-to-sink ratio   : 0.00
[06/09 19:05:50    116s] (I)       targetCongestionRatioH : 1.00
[06/09 19:05:50    116s] (I)       targetCongestionRatioV : 1.00
[06/09 19:05:50    116s] (I)       layerCongestionRatio   : 0.70
[06/09 19:05:50    116s] (I)       m1CongestionRatio      : 0.10
[06/09 19:05:50    116s] (I)       m2m3CongestionRatio    : 0.70
[06/09 19:05:50    116s] (I)       localRouteEffort       : 1.00
[06/09 19:05:50    116s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 19:05:50    116s] (I)       supplyScaleFactorH     : 1.00
[06/09 19:05:50    116s] (I)       supplyScaleFactorV     : 1.00
[06/09 19:05:50    116s] (I)       highlight3DOverflowFactor: 0.00
[06/09 19:05:50    116s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 19:05:50    116s] (I)       routeVias              : 
[06/09 19:05:50    116s] (I)       readTROption           : true
[06/09 19:05:50    116s] (I)       extraSpacingFactor     : 1.00
[06/09 19:05:50    116s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 19:05:50    116s] (I)       routeSelectedNetsOnly  : false
[06/09 19:05:50    116s] (I)       clkNetUseMaxDemand     : false
[06/09 19:05:50    116s] (I)       extraDemandForClocks   : 0
[06/09 19:05:50    116s] (I)       steinerRemoveLayers    : false
[06/09 19:05:50    116s] (I)       demoteLayerScenicScale : 1.00
[06/09 19:05:50    116s] (I)       nonpreferLayerCostScale : 100.00
[06/09 19:05:50    116s] (I)       similarTopologyRoutingFast : false
[06/09 19:05:50    116s] (I)       spanningTreeRefinement : false
[06/09 19:05:50    116s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 19:05:50    116s] (I)       starting read tracks
[06/09 19:05:50    116s] (I)       build grid graph
[06/09 19:05:50    116s] (I)       build grid graph start
[06/09 19:05:50    116s] [NR-eGR] Layer1 has no routable track
[06/09 19:05:50    116s] [NR-eGR] Layer2 has single uniform track structure
[06/09 19:05:50    116s] [NR-eGR] Layer3 has single uniform track structure
[06/09 19:05:50    116s] [NR-eGR] Layer4 has single uniform track structure
[06/09 19:05:50    116s] (I)       build grid graph end
[06/09 19:05:50    116s] (I)       numViaLayers=4
[06/09 19:05:50    116s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:05:50    116s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:05:50    116s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:05:50    116s] (I)       end build via table
[06/09 19:05:50    116s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 19:05:50    116s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 19:05:50    116s] (I)       readDataFromPlaceDB
[06/09 19:05:50    116s] (I)       Read net information..
[06/09 19:05:50    116s] [NR-eGR] Read numTotalNets=10406  numIgnoredNets=0
[06/09 19:05:50    116s] (I)       Read testcase time = 0.000 seconds
[06/09 19:05:50    116s] 
[06/09 19:05:50    116s] (I)       read default dcut vias
[06/09 19:05:50    116s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:05:50    116s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:05:50    116s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:05:50    116s] (I)       build grid graph start
[06/09 19:05:50    116s] (I)       build grid graph end
[06/09 19:05:50    116s] (I)       Model blockage into capacity
[06/09 19:05:50    116s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 19:05:50    116s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 19:05:50    116s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 19:05:50    116s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 19:05:50    116s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 19:05:50    116s] (I)       Modeling time = 0.010 seconds
[06/09 19:05:50    116s] 
[06/09 19:05:50    116s] (I)       Number of ignored nets = 0
[06/09 19:05:50    116s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 19:05:50    116s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 19:05:50    116s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 19:05:50    116s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 19:05:50    116s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 19:05:50    116s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 19:05:50    116s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 19:05:50    116s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 19:05:50    116s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 19:05:50    116s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 19:05:50    116s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1415.8 MB
[06/09 19:05:50    116s] (I)       Ndr track 0 does not exist
[06/09 19:05:50    116s] (I)       Layer1  viaCost=200.00
[06/09 19:05:50    116s] (I)       Layer2  viaCost=100.00
[06/09 19:05:50    116s] (I)       Layer3  viaCost=200.00
[06/09 19:05:50    116s] (I)       ---------------------Grid Graph Info--------------------
[06/09 19:05:50    116s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 19:05:50    116s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 19:05:50    116s] (I)       Site Width          :  1400  (dbu)
[06/09 19:05:50    116s] (I)       Row Height          : 13000  (dbu)
[06/09 19:05:50    116s] (I)       GCell Width         : 13000  (dbu)
[06/09 19:05:50    116s] (I)       GCell Height        : 13000  (dbu)
[06/09 19:05:50    116s] (I)       grid                :   168   168     4
[06/09 19:05:50    116s] (I)       vertical capacity   :     0 13000     0 13000
[06/09 19:05:50    116s] (I)       horizontal capacity :     0     0 13000     0
[06/09 19:05:50    116s] (I)       Default wire width  :   500   600   600   600
[06/09 19:05:50    116s] (I)       Default wire space  :   450   500   500   600
[06/09 19:05:50    116s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 19:05:50    116s] (I)       First Track Coord   :     0   700  1300   700
[06/09 19:05:50    116s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[06/09 19:05:50    116s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 19:05:50    116s] (I)       Num of masks        :     1     1     1     1
[06/09 19:05:50    116s] (I)       Num of trim masks   :     0     0     0     0
[06/09 19:05:50    116s] (I)       --------------------------------------------------------
[06/09 19:05:50    116s] 
[06/09 19:05:50    116s] [NR-eGR] ============ Routing rule table ============
[06/09 19:05:50    116s] [NR-eGR] Rule id 0. Nets 10366 
[06/09 19:05:50    116s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 19:05:50    116s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 19:05:50    116s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:05:50    116s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:05:50    116s] [NR-eGR] ========================================
[06/09 19:05:50    116s] [NR-eGR] 
[06/09 19:05:50    116s] (I)       After initializing earlyGlobalRoute syMemory usage = 1415.8 MB
[06/09 19:05:50    116s] (I)       Loading and dumping file time : 0.05 seconds
[06/09 19:05:50    116s] (I)       ============= Initialization =============
[06/09 19:05:50    116s] (I)       totalPins=33392  totalGlobalPin=30990 (92.81%)
[06/09 19:05:50    116s] (I)       total 2D Cap : 401782 = (147615 H, 254167 V)
[06/09 19:05:50    116s] [NR-eGR] Layer group 1: route 10366 net(s) in layer range [2, 4]
[06/09 19:05:50    116s] (I)       ============  Phase 1a Route ============
[06/09 19:05:50    116s] (I)       Phase 1a runs 0.01 seconds
[06/09 19:05:50    116s] (I)       Usage: 60653 = (29720 H, 30933 V) = (20.13% H, 12.17% V) = (3.864e+05um H, 4.021e+05um V)
[06/09 19:05:50    116s] (I)       
[06/09 19:05:50    116s] (I)       ============  Phase 1b Route ============
[06/09 19:05:50    116s] (I)       Usage: 60653 = (29720 H, 30933 V) = (20.13% H, 12.17% V) = (3.864e+05um H, 4.021e+05um V)
[06/09 19:05:50    116s] (I)       
[06/09 19:05:50    116s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.884890e+05um
[06/09 19:05:50    116s] (I)       ============  Phase 1c Route ============
[06/09 19:05:50    116s] (I)       Usage: 60653 = (29720 H, 30933 V) = (20.13% H, 12.17% V) = (3.864e+05um H, 4.021e+05um V)
[06/09 19:05:50    116s] (I)       
[06/09 19:05:50    116s] (I)       ============  Phase 1d Route ============
[06/09 19:05:50    116s] (I)       Usage: 60653 = (29720 H, 30933 V) = (20.13% H, 12.17% V) = (3.864e+05um H, 4.021e+05um V)
[06/09 19:05:50    116s] (I)       
[06/09 19:05:50    116s] (I)       ============  Phase 1e Route ============
[06/09 19:05:50    116s] (I)       Phase 1e runs 0.00 seconds
[06/09 19:05:50    116s] (I)       Usage: 60653 = (29720 H, 30933 V) = (20.13% H, 12.17% V) = (3.864e+05um H, 4.021e+05um V)
[06/09 19:05:50    116s] (I)       
[06/09 19:05:50    116s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.884890e+05um
[06/09 19:05:50    116s] [NR-eGR] 
[06/09 19:05:50    116s] (I)       ============  Phase 1l Route ============
[06/09 19:05:50    116s] (I)       Phase 1l runs 0.01 seconds
[06/09 19:05:50    116s] (I)       
[06/09 19:05:50    116s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/09 19:05:50    116s] [NR-eGR]                OverCon            
[06/09 19:05:50    116s] [NR-eGR]                 #Gcell     %Gcell
[06/09 19:05:50    116s] [NR-eGR] Layer              (2)    OverCon 
[06/09 19:05:50    116s] [NR-eGR] ------------------------------------
[06/09 19:05:50    116s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/09 19:05:50    116s] [NR-eGR] Layer2      41( 0.27%)   ( 0.27%) 
[06/09 19:05:50    116s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/09 19:05:50    116s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/09 19:05:50    116s] [NR-eGR] ------------------------------------
[06/09 19:05:50    116s] [NR-eGR] Total       41( 0.09%)   ( 0.09%) 
[06/09 19:05:50    116s] [NR-eGR] 
[06/09 19:05:50    116s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/09 19:05:50    116s] (I)       total 2D Cap : 403157 = (148358 H, 254799 V)
[06/09 19:05:50    116s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/09 19:05:50    116s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/09 19:05:50    116s] [NR-eGR] End Peak syMemory usage = 1415.8 MB
[06/09 19:05:50    116s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
[06/09 19:05:50    116s] [hotspot] +------------+---------------+---------------+
[06/09 19:05:50    116s] [hotspot] |            |   max hotspot | total hotspot |
[06/09 19:05:50    116s] [hotspot] +------------+---------------+---------------+
[06/09 19:05:50    116s] [hotspot] | normalized |          0.00 |          0.00 |
[06/09 19:05:50    116s] [hotspot] +------------+---------------+---------------+
[06/09 19:05:50    116s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/09 19:05:50    116s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/09 19:05:50    116s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/09 19:05:50    116s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/09 19:05:50    116s] #spOpts: N=250 
[06/09 19:05:50    116s] Apply auto density screen in post-place stage.
[06/09 19:05:50    116s] Auto density screen increases utilization from 0.704 to 0.704
[06/09 19:05:50    116s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1415.8M
[06/09 19:05:50    116s] *** Starting refinePlace (0:01:57 mem=1415.8M) ***
[06/09 19:05:50    116s] Total net bbox length = 6.463e+05 (3.185e+05 3.278e+05) (ext = 2.516e+04)
[06/09 19:05:50    116s] default core: bins with density >  0.75 = 30.6 % ( 37 / 121 )
[06/09 19:05:50    116s] Density distribution unevenness ratio = 5.216%
[06/09 19:05:50    116s] RPlace IncrNP: Rollback Lev = -5
[06/09 19:05:50    116s] RPlace: Density =0.909677, incremental np is triggered.
[06/09 19:05:50    116s] incr SKP is on..., with optDC mode
[06/09 19:05:50    116s] total jobs 2830
[06/09 19:05:50    116s] multi thread init TemplateIndex for each ta. thread num 1
[06/09 19:05:50    116s] Wait...
[06/09 19:05:51    117s] (cpu=0:00:00.2 mem=1415.8M) ***
[06/09 19:05:51    117s] total jobs 0 -> 1740
[06/09 19:05:51    117s] multi thread init TemplateIndex for each ta. thread num 1
[06/09 19:05:51    117s] finished multi-thread init
[06/09 19:05:51    117s] *** Build Virtual Sizing Timing Model
[06/09 19:05:51    117s] (cpu=0:00:00.3 mem=1415.8M) ***
[06/09 19:05:51    117s] Persistent padding is off here.
[06/09 19:05:51    117s] Congestion driven padding in post-place stage.
[06/09 19:05:51    117s] Congestion driven padding increases utilization from 0.916 to 0.919
[06/09 19:05:51    117s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1424.8M
[06/09 19:05:51    117s] limitMaxMove 0, priorityInstMaxMove -1
[06/09 19:05:51    117s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[06/09 19:05:51    117s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/09 19:05:51    117s] No instances found in the vector
[06/09 19:05:51    117s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1425.8M, DRC: 0)
[06/09 19:05:51    117s] 0 (out of 0) MH cells were successfully legalized.
[06/09 19:05:57    123s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/09 19:05:57    123s] No instances found in the vector
[06/09 19:05:57    123s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1445.7M, DRC: 0)
[06/09 19:05:57    123s] 0 (out of 0) MH cells were successfully legalized.
[06/09 19:06:08    134s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/09 19:06:08    134s] No instances found in the vector
[06/09 19:06:08    134s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1445.7M, DRC: 0)
[06/09 19:06:08    134s] 0 (out of 0) MH cells were successfully legalized.
[06/09 19:06:18    144s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/09 19:06:18    144s] No instances found in the vector
[06/09 19:06:18    144s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1445.7M, DRC: 0)
[06/09 19:06:18    144s] 0 (out of 0) MH cells were successfully legalized.
[06/09 19:06:30    156s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/09 19:06:30    156s] No instances found in the vector
[06/09 19:06:30    156s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1446.7M, DRC: 0)
[06/09 19:06:30    156s] 0 (out of 0) MH cells were successfully legalized.
[06/09 19:06:35    162s] default core: bins with density >  0.75 = 30.6 % ( 37 / 121 )
[06/09 19:06:35    162s] Density distribution unevenness ratio = 5.612%
[06/09 19:06:35    162s] RPlace postIncrNP: Density = 0.909677 -> 0.911828.
[06/09 19:06:35    162s] RPlace postIncrNP Info: Density distribution changes:
[06/09 19:06:35    162s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/09 19:06:35    162s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/09 19:06:35    162s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[06/09 19:06:35    162s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[06/09 19:06:35    162s] [0.90 - 0.95] :	 1 (0.83%) -> 1 (0.83%)
[06/09 19:06:35    162s] [0.85 - 0.90] :	 4 (3.31%) -> 6 (4.96%)
[06/09 19:06:35    162s] [0.80 - 0.85] :	 13 (10.74%) -> 14 (11.57%)
[06/09 19:06:35    162s] [CPU] RefinePlace/IncrNP (cpu=0:00:45.2, real=0:00:45.0, mem=1447.7MB) @(0:01:57 - 0:02:42).
[06/09 19:06:35    162s] Move report: incrNP moves 9496 insts, mean move: 44.19 um, max move: 286.80 um
[06/09 19:06:35    162s] 	Max move on inst (t_op/U36): (919.80, 1110.20) --> (1167.60, 1149.20)
[06/09 19:06:35    162s] Move report: Timing Driven Placement moves 9496 insts, mean move: 44.19 um, max move: 286.80 um
[06/09 19:06:35    162s] 	Max move on inst (t_op/U36): (919.80, 1110.20) --> (1167.60, 1149.20)
[06/09 19:06:35    162s] 	Runtime: CPU: 0:00:45.2 REAL: 0:00:45.0 MEM: 1447.7MB
[06/09 19:06:35    162s] Starting refinePlace ...
[06/09 19:06:35    162s] default core: bins with density >  0.75 = 27.3 % ( 33 / 121 )
[06/09 19:06:35    162s] Density distribution unevenness ratio = 5.447%
[06/09 19:06:36    162s]   Spread Effort: high, pre-route mode, useDDP on.
[06/09 19:06:36    162s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1447.7MB) @(0:02:42 - 0:02:42).
[06/09 19:06:36    162s] Move report: preRPlace moves 2647 insts, mean move: 4.77 um, max move: 25.60 um
[06/09 19:06:36    162s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[121][1]): (1341.20, 486.20) --> (1353.80, 473.20)
[06/09 19:06:36    162s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/09 19:06:36    162s] wireLenOptFixPriorityInst 0 inst fixed
[06/09 19:06:36    162s] Placement tweakage begins.
[06/09 19:06:36    162s] wire length = 8.520e+05
[06/09 19:06:36    162s] wire length = 8.047e+05
[06/09 19:06:36    162s] Placement tweakage ends.
[06/09 19:06:36    162s] Move report: tweak moves 2320 insts, mean move: 12.25 um, max move: 126.00 um
[06/09 19:06:36    162s] 	Max move on inst (t_op/U890): (1099.00, 876.20) --> (973.00, 876.20)
[06/09 19:06:36    162s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:00.0, mem=1447.7MB) @(0:02:42 - 0:02:43).
[06/09 19:06:37    163s] Move report: legalization moves 3145 insts, mean move: 10.44 um, max move: 66.60 um
[06/09 19:06:37    163s] 	Max move on inst (t_op/u_inFIFO/U668): (1241.80, 707.20) --> (1282.40, 733.20)
[06/09 19:06:37    163s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1447.7MB) @(0:02:43 - 0:02:43).
[06/09 19:06:37    163s] Move report: Detail placement moves 5468 insts, mean move: 11.41 um, max move: 130.60 um
[06/09 19:06:37    163s] 	Max move on inst (t_op/U890): (1099.00, 876.20) --> (981.40, 863.20)
[06/09 19:06:37    163s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 1447.7MB
[06/09 19:06:37    163s] Statistics of distance of Instance movement in refine placement:
[06/09 19:06:37    163s]   maximum (X+Y) =       298.00 um
[06/09 19:06:37    163s]   inst (t_op/U39) with max move: (905.8, 1110.2) -> (1164.8, 1149.2)
[06/09 19:06:37    163s]   mean    (X+Y) =        44.70 um
[06/09 19:06:37    163s] Total instances flipped for WireLenOpt: 766
[06/09 19:06:37    163s] Total instances flipped, including legalization: 29
[06/09 19:06:37    163s] Summary Report:
[06/09 19:06:37    163s] Instances move: 9445 (out of 9556 movable)
[06/09 19:06:37    163s] Instances flipped: 29
[06/09 19:06:37    163s] Mean displacement: 44.70 um
[06/09 19:06:37    163s] Max displacement: 298.00 um (Instance: t_op/U39) (905.8, 1110.2) -> (1164.8, 1149.2)
[06/09 19:06:37    163s] 	Length: 5 sites, height: 1 rows, site name: standard, cell type: AOI221
[06/09 19:06:37    163s] Total instances moved : 9445
[06/09 19:06:37    163s] Total net bbox length = 6.488e+05 (3.206e+05 3.282e+05) (ext = 2.550e+04)
[06/09 19:06:37    163s] Runtime: CPU: 0:00:46.4 REAL: 0:00:47.0 MEM: 1447.7MB
[06/09 19:06:37    163s] [CPU] RefinePlace/total (cpu=0:00:46.4, real=0:00:47.0, mem=1447.7MB) @(0:01:57 - 0:02:43).
[06/09 19:06:37    163s] *** Finished refinePlace (0:02:43 mem=1447.7M) ***
[06/09 19:06:37    163s] #spOpts: N=250 
[06/09 19:06:37    163s] default core: bins with density >  0.75 = 28.9 % ( 35 / 121 )
[06/09 19:06:37    163s] Density distribution unevenness ratio = 5.432%
[06/09 19:06:37    163s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/09 19:06:37    163s] Type 'man IMPSP-9025' for more detail.
[06/09 19:06:37    163s] Trial Route Overflow 0(H) 0(V)
[06/09 19:06:37    163s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/09 19:06:37    163s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/09 19:06:37    163s] Starting congestion repair ...
[06/09 19:06:37    163s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/09 19:06:37    163s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/09 19:06:37    163s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/09 19:06:37    163s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/09 19:06:37    163s] Starting Early Global Route congestion estimation: mem = 1447.7M
[06/09 19:06:37    163s] (I)       Reading DB...
[06/09 19:06:37    163s] (I)       before initializing RouteDB syMemory usage = 1447.7 MB
[06/09 19:06:37    163s] (I)       congestionReportName   : 
[06/09 19:06:37    163s] (I)       layerRangeFor2DCongestion : 
[06/09 19:06:37    163s] (I)       buildTerm2TermWires    : 1
[06/09 19:06:37    163s] (I)       doTrackAssignment      : 1
[06/09 19:06:37    163s] (I)       dumpBookshelfFiles     : 0
[06/09 19:06:37    163s] (I)       numThreads             : 1
[06/09 19:06:37    163s] (I)       bufferingAwareRouting  : false
[06/09 19:06:37    163s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 19:06:37    163s] (I)       honorPin               : false
[06/09 19:06:37    163s] (I)       honorPinGuide          : true
[06/09 19:06:37    163s] (I)       honorPartition         : false
[06/09 19:06:37    163s] (I)       allowPartitionCrossover: false
[06/09 19:06:37    163s] (I)       honorSingleEntry       : true
[06/09 19:06:37    163s] (I)       honorSingleEntryStrong : true
[06/09 19:06:37    163s] (I)       handleViaSpacingRule   : false
[06/09 19:06:37    163s] (I)       handleEolSpacingRule   : false
[06/09 19:06:37    163s] (I)       PDConstraint           : none
[06/09 19:06:37    163s] (I)       expBetterNDRHandling   : false
[06/09 19:06:37    163s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 19:06:37    163s] (I)       routingEffortLevel     : 3
[06/09 19:06:37    163s] (I)       effortLevel            : standard
[06/09 19:06:37    163s] [NR-eGR] minRouteLayer          : 2
[06/09 19:06:37    163s] [NR-eGR] maxRouteLayer          : 127
[06/09 19:06:37    163s] (I)       relaxedTopLayerCeiling : 127
[06/09 19:06:37    163s] (I)       relaxedBottomLayerFloor: 2
[06/09 19:06:37    163s] (I)       numRowsPerGCell        : 1
[06/09 19:06:37    163s] (I)       speedUpLargeDesign     : 0
[06/09 19:06:37    163s] (I)       multiThreadingTA       : 1
[06/09 19:06:37    163s] (I)       blkAwareLayerSwitching : 1
[06/09 19:06:37    163s] (I)       optimizationMode       : false
[06/09 19:06:37    163s] (I)       routeSecondPG          : false
[06/09 19:06:37    163s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 19:06:37    163s] (I)       detourLimitForLayerRelax: 0.00
[06/09 19:06:37    163s] (I)       punchThroughDistance   : 500.00
[06/09 19:06:37    163s] (I)       scenicBound            : 1.15
[06/09 19:06:37    163s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 19:06:37    163s] (I)       source-to-sink ratio   : 0.00
[06/09 19:06:37    163s] (I)       targetCongestionRatioH : 1.00
[06/09 19:06:37    163s] (I)       targetCongestionRatioV : 1.00
[06/09 19:06:37    163s] (I)       layerCongestionRatio   : 0.70
[06/09 19:06:37    163s] (I)       m1CongestionRatio      : 0.10
[06/09 19:06:37    163s] (I)       m2m3CongestionRatio    : 0.70
[06/09 19:06:37    163s] (I)       localRouteEffort       : 1.00
[06/09 19:06:37    163s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 19:06:37    163s] (I)       supplyScaleFactorH     : 1.00
[06/09 19:06:37    163s] (I)       supplyScaleFactorV     : 1.00
[06/09 19:06:37    163s] (I)       highlight3DOverflowFactor: 0.00
[06/09 19:06:37    163s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 19:06:37    163s] (I)       routeVias              : 
[06/09 19:06:37    163s] (I)       readTROption           : true
[06/09 19:06:37    163s] (I)       extraSpacingFactor     : 1.00
[06/09 19:06:37    163s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 19:06:37    163s] (I)       routeSelectedNetsOnly  : false
[06/09 19:06:37    163s] (I)       clkNetUseMaxDemand     : false
[06/09 19:06:37    163s] (I)       extraDemandForClocks   : 0
[06/09 19:06:37    163s] (I)       steinerRemoveLayers    : false
[06/09 19:06:37    163s] (I)       demoteLayerScenicScale : 1.00
[06/09 19:06:37    163s] (I)       nonpreferLayerCostScale : 100.00
[06/09 19:06:37    163s] (I)       similarTopologyRoutingFast : false
[06/09 19:06:37    163s] (I)       spanningTreeRefinement : false
[06/09 19:06:37    163s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 19:06:37    163s] (I)       starting read tracks
[06/09 19:06:37    163s] (I)       build grid graph
[06/09 19:06:37    163s] (I)       build grid graph start
[06/09 19:06:37    163s] [NR-eGR] Layer1 has no routable track
[06/09 19:06:37    163s] [NR-eGR] Layer2 has single uniform track structure
[06/09 19:06:37    163s] [NR-eGR] Layer3 has single uniform track structure
[06/09 19:06:37    163s] [NR-eGR] Layer4 has single uniform track structure
[06/09 19:06:37    163s] (I)       build grid graph end
[06/09 19:06:37    163s] (I)       numViaLayers=4
[06/09 19:06:37    163s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:06:37    163s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:06:37    163s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:06:37    163s] (I)       end build via table
[06/09 19:06:37    163s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 19:06:37    163s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 19:06:37    163s] (I)       readDataFromPlaceDB
[06/09 19:06:37    163s] (I)       Read net information..
[06/09 19:06:37    163s] [NR-eGR] Read numTotalNets=10406  numIgnoredNets=0
[06/09 19:06:37    163s] (I)       Read testcase time = 0.000 seconds
[06/09 19:06:37    163s] 
[06/09 19:06:37    163s] (I)       read default dcut vias
[06/09 19:06:37    163s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:06:37    163s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:06:37    163s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:06:37    163s] (I)       build grid graph start
[06/09 19:06:37    163s] (I)       build grid graph end
[06/09 19:06:37    163s] (I)       Model blockage into capacity
[06/09 19:06:37    163s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 19:06:37    163s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 19:06:37    163s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 19:06:37    163s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 19:06:37    163s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 19:06:37    163s] (I)       Modeling time = 0.010 seconds
[06/09 19:06:37    163s] 
[06/09 19:06:37    163s] (I)       Number of ignored nets = 0
[06/09 19:06:37    163s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 19:06:37    163s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 19:06:37    163s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 19:06:37    163s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 19:06:37    163s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 19:06:37    163s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 19:06:37    163s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 19:06:37    163s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 19:06:37    163s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 19:06:37    163s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 19:06:37    163s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1447.7 MB
[06/09 19:06:37    163s] (I)       Ndr track 0 does not exist
[06/09 19:06:37    163s] (I)       Layer1  viaCost=200.00
[06/09 19:06:37    163s] (I)       Layer2  viaCost=100.00
[06/09 19:06:37    163s] (I)       Layer3  viaCost=200.00
[06/09 19:06:37    163s] (I)       ---------------------Grid Graph Info--------------------
[06/09 19:06:37    163s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 19:06:37    163s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 19:06:37    163s] (I)       Site Width          :  1400  (dbu)
[06/09 19:06:37    163s] (I)       Row Height          : 13000  (dbu)
[06/09 19:06:37    163s] (I)       GCell Width         : 13000  (dbu)
[06/09 19:06:37    163s] (I)       GCell Height        : 13000  (dbu)
[06/09 19:06:37    163s] (I)       grid                :   168   168     4
[06/09 19:06:37    163s] (I)       vertical capacity   :     0 13000     0 13000
[06/09 19:06:37    163s] (I)       horizontal capacity :     0     0 13000     0
[06/09 19:06:37    163s] (I)       Default wire width  :   500   600   600   600
[06/09 19:06:37    163s] (I)       Default wire space  :   450   500   500   600
[06/09 19:06:37    163s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 19:06:37    163s] (I)       First Track Coord   :     0   700  1300   700
[06/09 19:06:37    163s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[06/09 19:06:37    163s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 19:06:37    163s] (I)       Num of masks        :     1     1     1     1
[06/09 19:06:37    163s] (I)       Num of trim masks   :     0     0     0     0
[06/09 19:06:37    163s] (I)       --------------------------------------------------------
[06/09 19:06:37    163s] 
[06/09 19:06:37    163s] [NR-eGR] ============ Routing rule table ============
[06/09 19:06:37    163s] [NR-eGR] Rule id 0. Nets 10366 
[06/09 19:06:37    163s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 19:06:37    163s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 19:06:37    163s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:06:37    163s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:06:37    163s] [NR-eGR] ========================================
[06/09 19:06:37    163s] [NR-eGR] 
[06/09 19:06:37    163s] (I)       After initializing earlyGlobalRoute syMemory usage = 1447.7 MB
[06/09 19:06:37    163s] (I)       Loading and dumping file time : 0.04 seconds
[06/09 19:06:37    163s] (I)       ============= Initialization =============
[06/09 19:06:37    163s] (I)       totalPins=33392  totalGlobalPin=31229 (93.52%)
[06/09 19:06:37    163s] (I)       total 2D Cap : 401782 = (147615 H, 254167 V)
[06/09 19:06:37    163s] [NR-eGR] Layer group 1: route 10366 net(s) in layer range [2, 4]
[06/09 19:06:37    163s] (I)       ============  Phase 1a Route ============
[06/09 19:06:37    163s] (I)       Phase 1a runs 0.01 seconds
[06/09 19:06:37    163s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/09 19:06:37    163s] (I)       Usage: 61546 = (30385 H, 31161 V) = (20.58% H, 12.26% V) = (3.950e+05um H, 4.051e+05um V)
[06/09 19:06:37    163s] (I)       
[06/09 19:06:37    163s] (I)       ============  Phase 1b Route ============
[06/09 19:06:37    163s] (I)       Phase 1b runs 0.00 seconds
[06/09 19:06:37    163s] (I)       Usage: 61549 = (30387 H, 31162 V) = (20.59% H, 12.26% V) = (3.950e+05um H, 4.051e+05um V)
[06/09 19:06:37    163s] (I)       
[06/09 19:06:37    163s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.001370e+05um
[06/09 19:06:37    163s] (I)       ============  Phase 1c Route ============
[06/09 19:06:37    163s] (I)       Usage: 61549 = (30387 H, 31162 V) = (20.59% H, 12.26% V) = (3.950e+05um H, 4.051e+05um V)
[06/09 19:06:37    163s] (I)       
[06/09 19:06:37    163s] (I)       ============  Phase 1d Route ============
[06/09 19:06:37    163s] (I)       Usage: 61549 = (30387 H, 31162 V) = (20.59% H, 12.26% V) = (3.950e+05um H, 4.051e+05um V)
[06/09 19:06:37    163s] (I)       
[06/09 19:06:37    163s] (I)       ============  Phase 1e Route ============
[06/09 19:06:37    163s] (I)       Phase 1e runs 0.00 seconds
[06/09 19:06:37    163s] (I)       Usage: 61549 = (30387 H, 31162 V) = (20.59% H, 12.26% V) = (3.950e+05um H, 4.051e+05um V)
[06/09 19:06:37    163s] (I)       
[06/09 19:06:37    163s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.001370e+05um
[06/09 19:06:37    163s] [NR-eGR] 
[06/09 19:06:37    163s] (I)       ============  Phase 1l Route ============
[06/09 19:06:37    163s] (I)       Phase 1l runs 0.01 seconds
[06/09 19:06:37    163s] (I)       
[06/09 19:06:37    163s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/09 19:06:37    163s] [NR-eGR]                OverCon         OverCon            
[06/09 19:06:37    163s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/09 19:06:37    163s] [NR-eGR] Layer              (1)             (3)    OverCon 
[06/09 19:06:37    163s] [NR-eGR] ---------------------------------------------------
[06/09 19:06:37    163s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/09 19:06:37    163s] [NR-eGR] Layer2      44( 0.29%)       1( 0.01%)   ( 0.30%) 
[06/09 19:06:37    163s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/09 19:06:37    163s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/09 19:06:37    163s] [NR-eGR] ---------------------------------------------------
[06/09 19:06:37    163s] [NR-eGR] Total       44( 0.09%)       1( 0.00%)   ( 0.09%) 
[06/09 19:06:37    163s] [NR-eGR] 
[06/09 19:06:37    163s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/09 19:06:37    163s] (I)       total 2D Cap : 403157 = (148358 H, 254799 V)
[06/09 19:06:37    163s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/09 19:06:37    163s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/09 19:06:37    163s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1447.7M
[06/09 19:06:37    163s] [hotspot] +------------+---------------+---------------+
[06/09 19:06:37    163s] [hotspot] |            |   max hotspot | total hotspot |
[06/09 19:06:37    163s] [hotspot] +------------+---------------+---------------+
[06/09 19:06:37    163s] [hotspot] | normalized |          0.00 |          0.00 |
[06/09 19:06:37    163s] [hotspot] +------------+---------------+---------------+
[06/09 19:06:37    163s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/09 19:06:37    163s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/09 19:06:37    163s] Skipped repairing congestion.
[06/09 19:06:37    163s] Starting Early Global Route wiring: mem = 1447.7M
[06/09 19:06:37    163s] (I)       ============= track Assignment ============
[06/09 19:06:37    163s] (I)       extract Global 3D Wires
[06/09 19:06:37    163s] (I)       Extract Global WL : time=0.00
[06/09 19:06:37    163s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/09 19:06:37    163s] (I)       Initialization real time=0.00 seconds
[06/09 19:06:37    163s] (I)       Run Multi-thread track assignment
[06/09 19:06:37    163s] (I)       merging nets...
[06/09 19:06:37    163s] (I)       merging nets done
[06/09 19:06:37    163s] (I)       Kernel real time=0.08 seconds
[06/09 19:06:37    163s] (I)       End Greedy Track Assignment
[06/09 19:06:37    163s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:06:37    163s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 33356
[06/09 19:06:37    163s] [NR-eGR] Layer2(MET2)(V) length: 3.666567e+05um, number of vias: 47805
[06/09 19:06:37    163s] [NR-eGR] Layer3(MET3)(H) length: 4.076086e+05um, number of vias: 1927
[06/09 19:06:37    163s] [NR-eGR] Layer4(MET4)(V) length: 6.600359e+04um, number of vias: 0
[06/09 19:06:37    163s] [NR-eGR] Total length: 8.402689e+05um, number of vias: 83088
[06/09 19:06:37    163s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:06:37    163s] [NR-eGR] Total clock nets wire length: 4.762203e+04um 
[06/09 19:06:37    163s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:06:37    163s] Early Global Route wiring runtime: 0.16 seconds, mem = 1395.1M
[06/09 19:06:37    163s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[06/09 19:06:37    163s] Start to check current routing status for nets...
[06/09 19:06:37    163s] All nets are already routed correctly.
[06/09 19:06:37    163s] End to check current routing status for nets (mem=1395.1M)
[06/09 19:06:37    163s] Extraction called for design 'top_io' of instances=9814 and nets=10860 using extraction engine 'preRoute' .
[06/09 19:06:37    163s] PreRoute RC Extraction called for design top_io.
[06/09 19:06:37    163s] RC Extraction called in multi-corner(2) mode.
[06/09 19:06:37    163s] RCMode: PreRoute
[06/09 19:06:37    163s]       RC Corner Indexes            0       1   
[06/09 19:06:37    163s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/09 19:06:37    163s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/09 19:06:37    163s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/09 19:06:37    163s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/09 19:06:37    163s] Shrink Factor                : 1.00000
[06/09 19:06:37    163s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/09 19:06:37    163s] Using capacitance table file ...
[06/09 19:06:37    163s] Updating RC grid for preRoute extraction ...
[06/09 19:06:37    163s] Initializing multi-corner capacitance tables ... 
[06/09 19:06:37    163s] Initializing multi-corner resistance tables ...
[06/09 19:06:37    163s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1395.098M)
[06/09 19:06:37    163s] Compute RC Scale Done ...
[06/09 19:06:37    163s] **optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1091.8M, totSessionCpu=0:02:44 **
[06/09 19:06:37    163s] #################################################################################
[06/09 19:06:37    163s] # Design Stage: PreRoute
[06/09 19:06:37    163s] # Design Name: top_io
[06/09 19:06:37    163s] # Design Mode: 250nm
[06/09 19:06:37    163s] # Analysis Mode: MMMC Non-OCV 
[06/09 19:06:37    163s] # Parasitics Mode: No SPEF/RCDB
[06/09 19:06:37    163s] # Signoff Settings: SI Off 
[06/09 19:06:37    163s] #################################################################################
[06/09 19:06:38    164s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:06:38    164s] Calculate delays in BcWc mode...
[06/09 19:06:38    164s] Topological Sorting (REAL = 0:00:00.0, MEM = 1413.3M, InitMEM = 1413.3M)
[06/09 19:06:38    164s] Start delay calculation (fullDC) (1 T). (MEM=1413.25)
[06/09 19:06:38    164s] End AAE Lib Interpolated Model. (MEM=1413.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:06:39    165s] Total number of fetched objects 12240
[06/09 19:06:39    165s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:06:39    165s] End delay calculation. (MEM=1438.61 CPU=0:00:01.2 REAL=0:00:01.0)
[06/09 19:06:39    165s] End delay calculation (fullDC). (MEM=1438.61 CPU=0:00:01.3 REAL=0:00:01.0)
[06/09 19:06:39    165s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1438.6M) ***
[06/09 19:06:39    165s] Deleting Lib Analyzer.
[06/09 19:06:39    165s] Begin: GigaOpt DRV Optimization
[06/09 19:06:39    165s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:06:39    165s] Info: 40 io nets excluded
[06/09 19:06:39    165s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:06:39    165s] PhyDesignGrid: maxLocalDensity 3.00
[06/09 19:06:39    165s] ### Creating PhyDesignMc. totSessionCpu=0:02:46 mem=1454.6M
[06/09 19:06:39    165s] #spOpts: N=250 
[06/09 19:06:39    165s] Core basic site is standard
[06/09 19:06:39    165s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:06:39    165s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:46 mem=1454.6M
[06/09 19:06:39    165s] 
[06/09 19:06:39    165s] Creating Lib Analyzer ...
[06/09 19:06:39    165s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:06:39    165s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/09 19:06:39    165s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:06:39    165s] 
[06/09 19:06:42    168s] Creating Lib Analyzer, finished. 
[06/09 19:06:42    168s] 
[06/09 19:06:42    168s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/09 19:06:42    168s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=1454.6M
[06/09 19:06:42    168s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=1454.6M
[06/09 19:06:43    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:06:43    169s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/09 19:06:43    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:06:43    169s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/09 19:06:43    169s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:06:43    169s] Info: violation cost 15.527779 (cap = 0.000000, tran = 15.527779, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:06:43    169s] |    50|   284|    -1.65|     0|     0|     0.00|     0|     0|     0|     0|    -0.16|    -0.70|       0|       0|       0|  70.36|          |         |
[06/09 19:06:44    170s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:06:44    170s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.16|    -0.70|       7|       0|      44|  70.46| 0:00:01.0|  1533.2M|
[06/09 19:06:44    170s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:06:44    170s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.16|    -0.70|       0|       0|       0|  70.46| 0:00:00.0|  1533.2M|
[06/09 19:06:44    170s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:06:44    170s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:06:44    170s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:06:44    170s] **** End NDR-Layer Usage Statistics ****
[06/09 19:06:44    170s] 
[06/09 19:06:44    170s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1533.2M) ***
[06/09 19:06:44    170s] 
[06/09 19:06:44    170s] *** Starting refinePlace (0:02:51 mem=1549.2M) ***
[06/09 19:06:44    170s] Total net bbox length = 6.491e+05 (3.208e+05 3.282e+05) (ext = 2.550e+04)
[06/09 19:06:44    170s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:44    170s] Starting refinePlace ...
[06/09 19:06:44    170s] default core: bins with density >  0.75 = 29.8 % ( 36 / 121 )
[06/09 19:06:44    170s] Density distribution unevenness ratio = 5.551%
[06/09 19:06:44    170s]   Spread Effort: high, pre-route mode, useDDP on.
[06/09 19:06:44    170s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1550.2MB) @(0:02:51 - 0:02:51).
[06/09 19:06:44    170s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:44    170s] wireLenOptFixPriorityInst 0 inst fixed
[06/09 19:06:44    170s] Move report: legalization moves 66 insts, mean move: 10.18 um, max move: 60.40 um
[06/09 19:06:44    170s] 	Max move on inst (t_op/u_inFIFO/U650): (1667.40, 486.20) --> (1675.80, 434.20)
[06/09 19:06:44    170s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1553.3MB) @(0:02:51 - 0:02:51).
[06/09 19:06:44    170s] Move report: Detail placement moves 66 insts, mean move: 10.18 um, max move: 60.40 um
[06/09 19:06:44    170s] 	Max move on inst (t_op/u_inFIFO/U650): (1667.40, 486.20) --> (1675.80, 434.20)
[06/09 19:06:44    170s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1553.3MB
[06/09 19:06:44    170s] Statistics of distance of Instance movement in refine placement:
[06/09 19:06:44    170s]   maximum (X+Y) =        60.40 um
[06/09 19:06:44    170s]   inst (t_op/u_inFIFO/U650) with max move: (1667.4, 486.2) -> (1675.8, 434.2)
[06/09 19:06:44    170s]   mean    (X+Y) =        10.18 um
[06/09 19:06:44    170s] Total instances flipped for legalization: 1
[06/09 19:06:44    170s] Summary Report:
[06/09 19:06:44    170s] Instances move: 66 (out of 9563 movable)
[06/09 19:06:44    170s] Instances flipped: 1
[06/09 19:06:44    170s] Mean displacement: 10.18 um
[06/09 19:06:44    170s] Max displacement: 60.40 um (Instance: t_op/u_inFIFO/U650) (1667.4, 486.2) -> (1675.8, 434.2)
[06/09 19:06:44    170s] 	Length: 12 sites, height: 1 rows, site name: standard, cell type: IMUX40
[06/09 19:06:44    170s] Total instances moved : 66
[06/09 19:06:44    170s] Total net bbox length = 6.500e+05 (3.213e+05 3.286e+05) (ext = 2.549e+04)
[06/09 19:06:44    170s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1553.3MB
[06/09 19:06:44    170s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1553.3MB) @(0:02:51 - 0:02:51).
[06/09 19:06:44    170s] *** Finished refinePlace (0:02:51 mem=1553.3M) ***
[06/09 19:06:44    170s] *** maximum move = 60.40 um ***
[06/09 19:06:44    170s] *** Finished re-routing un-routed nets (1553.3M) ***
[06/09 19:06:44    170s] 
[06/09 19:06:44    170s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1553.3M) ***
[06/09 19:06:44    170s] End: GigaOpt DRV Optimization
[06/09 19:06:44    170s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/09 19:06:44    170s] 
------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=1416.3M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.161  |
|           TNS (ns):| -0.704  |
|    Violating Paths:|    6    |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.464%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:24, real = 0:01:24, mem = 1133.4M, totSessionCpu=0:02:51 **
[06/09 19:06:44    170s] *** Timing NOT met, worst failing slack is -0.161
[06/09 19:06:44    170s] *** Check timing (0:00:00.0)
[06/09 19:06:44    170s] Deleting Lib Analyzer.
[06/09 19:06:44    170s] Begin: GigaOpt Optimization in WNS mode
[06/09 19:06:44    170s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:06:44    170s] Info: 40 io nets excluded
[06/09 19:06:44    170s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:06:44    170s] PhyDesignGrid: maxLocalDensity 1.00
[06/09 19:06:44    170s] ### Creating PhyDesignMc. totSessionCpu=0:02:51 mem=1416.3M
[06/09 19:06:44    170s] #spOpts: N=250 
[06/09 19:06:44    170s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:51 mem=1416.3M
[06/09 19:06:44    171s] 
[06/09 19:06:44    171s] Creating Lib Analyzer ...
[06/09 19:06:44    171s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:06:44    171s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/09 19:06:44    171s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:06:44    171s] 
[06/09 19:06:47    173s] Creating Lib Analyzer, finished. 
[06/09 19:06:47    173s] 
[06/09 19:06:47    173s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/09 19:06:47    173s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1416.3M
[06/09 19:06:47    173s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1416.3M
[06/09 19:06:50    176s] *info: 40 io nets excluded
[06/09 19:06:50    176s] *info: 2 clock nets excluded
[06/09 19:06:50    176s] *info: 7 special nets excluded.
[06/09 19:06:50    176s] *info: 444 no-driver nets excluded.
[06/09 19:06:51    177s] Effort level <high> specified for reg2reg path_group
[06/09 19:06:51    177s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/09 19:06:51    178s] ** GigaOpt Optimizer WNS Slack -0.161 TNS Slack -0.704 Density 70.46
[06/09 19:06:51    178s] Optimizer WNS Pass 0
[06/09 19:06:51    178s] Active Path Group: reg2reg  
[06/09 19:06:51    178s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/09 19:06:51    178s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/09 19:06:51    178s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/09 19:06:51    178s] |  -0.161|   -0.161|  -0.704|   -0.704|    70.46%|   0:00:00.0| 1554.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[3]/D               |
[06/09 19:06:52    178s] |   0.035|    0.035|   0.000|    0.000|    70.47%|   0:00:01.0| 1559.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[3]/D               |
[06/09 19:06:52    178s] |   0.213|    0.326|   0.000|    0.000|    70.47%|   0:00:00.0| 1562.3M|            NA|       NA| NA                                                 |
[06/09 19:06:52    178s] |   0.212|    0.326|   0.000|    0.000|    70.47%|   0:00:00.0| 1562.3M|setup_func_max|       NA| NA                                                 |
[06/09 19:06:52    178s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/09 19:06:52    178s] 
[06/09 19:06:52    178s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1562.3M) ***
[06/09 19:06:52    178s] 
[06/09 19:06:52    178s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:01.0 mem=1562.3M) ***
[06/09 19:06:52    178s] ** GigaOpt Optimizer WNS Slack 0.212 TNS Slack 0.000 Density 70.47
[06/09 19:06:52    178s] *** Starting refinePlace (0:02:58 mem=1562.3M) ***
[06/09 19:06:52    178s] Total net bbox length = 6.500e+05 (3.213e+05 3.287e+05) (ext = 2.549e+04)
[06/09 19:06:52    178s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:52    178s] Starting refinePlace ...
[06/09 19:06:52    178s] default core: bins with density >  0.75 = 29.8 % ( 36 / 121 )
[06/09 19:06:52    178s] Density distribution unevenness ratio = 5.548%
[06/09 19:06:52    178s]   Spread Effort: high, pre-route mode, useDDP on.
[06/09 19:06:52    178s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1563.3MB) @(0:02:58 - 0:02:58).
[06/09 19:06:52    178s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:52    178s] wireLenOptFixPriorityInst 0 inst fixed
[06/09 19:06:52    178s] Move report: legalization moves 2 insts, mean move: 7.20 um, max move: 13.00 um
[06/09 19:06:52    178s] 	Max move on inst (t_op/U4959): (1136.80, 1110.20) --> (1136.80, 1097.20)
[06/09 19:06:52    178s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1566.4MB) @(0:02:58 - 0:02:58).
[06/09 19:06:52    178s] Move report: Detail placement moves 2 insts, mean move: 7.20 um, max move: 13.00 um
[06/09 19:06:52    178s] 	Max move on inst (t_op/U4959): (1136.80, 1110.20) --> (1136.80, 1097.20)
[06/09 19:06:52    178s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1566.4MB
[06/09 19:06:52    178s] Statistics of distance of Instance movement in refine placement:
[06/09 19:06:52    178s]   maximum (X+Y) =        13.00 um
[06/09 19:06:52    178s]   inst (t_op/U4959) with max move: (1136.8, 1110.2) -> (1136.8, 1097.2)
[06/09 19:06:52    178s]   mean    (X+Y) =         7.20 um
[06/09 19:06:52    178s] Summary Report:
[06/09 19:06:52    178s] Instances move: 2 (out of 9563 movable)
[06/09 19:06:52    178s] Instances flipped: 0
[06/09 19:06:52    178s] Mean displacement: 7.20 um
[06/09 19:06:52    178s] Max displacement: 13.00 um (Instance: t_op/U4959) (1136.8, 1110.2) -> (1136.8, 1097.2)
[06/09 19:06:52    178s] 	Length: 6 sites, height: 1 rows, site name: standard, cell type: XNR21
[06/09 19:06:52    178s] Total instances moved : 2
[06/09 19:06:52    178s] Total net bbox length = 6.499e+05 (3.213e+05 3.286e+05) (ext = 2.549e+04)
[06/09 19:06:52    178s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1566.4MB
[06/09 19:06:52    178s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1566.4MB) @(0:02:58 - 0:02:58).
[06/09 19:06:52    178s] *** Finished refinePlace (0:02:58 mem=1566.4M) ***
[06/09 19:06:52    178s] *** maximum move = 13.00 um ***
[06/09 19:06:52    178s] *** Finished re-routing un-routed nets (1566.4M) ***
[06/09 19:06:52    178s] 
[06/09 19:06:52    178s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1566.4M) ***
[06/09 19:06:52    178s] ** GigaOpt Optimizer WNS Slack 0.212 TNS Slack 0.000 Density 70.47
[06/09 19:06:52    178s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:06:52    178s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:06:52    178s] **** End NDR-Layer Usage Statistics ****
[06/09 19:06:52    178s] 
[06/09 19:06:52    178s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1566.4M) ***
[06/09 19:06:52    178s] 
[06/09 19:06:52    178s] End: GigaOpt Optimization in WNS mode
[06/09 19:06:52    178s] *** Timing Is met
[06/09 19:06:52    178s] *** Check timing (0:00:00.0)
[06/09 19:06:52    178s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:06:52    178s] Info: 40 io nets excluded
[06/09 19:06:52    178s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:06:52    178s] ### Creating LA Mngr. totSessionCpu=0:02:58 mem=1427.8M
[06/09 19:06:52    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=1427.8M
[06/09 19:06:52    178s] Begin: Area Reclaim Optimization
[06/09 19:06:52    178s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:06:52    178s] ### Creating PhyDesignMc. totSessionCpu=0:02:58 mem=1561.3M
[06/09 19:06:52    178s] #spOpts: N=250 
[06/09 19:06:52    178s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:59 mem=1561.3M
[06/09 19:06:52    178s] 
[06/09 19:06:52    178s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/09 19:06:52    178s] ### Creating LA Mngr. totSessionCpu=0:02:59 mem=1561.3M
[06/09 19:06:52    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:59 mem=1561.3M
[06/09 19:06:52    178s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.47
[06/09 19:06:52    178s] +----------+---------+--------+--------+------------+--------+
[06/09 19:06:52    178s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/09 19:06:52    178s] +----------+---------+--------+--------+------------+--------+
[06/09 19:06:52    178s] |    70.47%|        -|   0.000|   0.000|   0:00:00.0| 1561.3M|
[06/09 19:06:52    178s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/09 19:06:52    178s] |    70.47%|        0|   0.000|   0.000|   0:00:00.0| 1561.3M|
[06/09 19:06:53    179s] |    70.41%|       17|   0.000|   0.000|   0:00:01.0| 1563.6M|
[06/09 19:06:53    179s] |    70.36%|       10|   0.000|   0.000|   0:00:00.0| 1563.6M|
[06/09 19:06:53    179s] |    70.34%|       18|   0.000|   0.000|   0:00:00.0| 1565.6M|
[06/09 19:06:53    179s] |    70.34%|        0|   0.000|   0.000|   0:00:00.0| 1565.6M|
[06/09 19:06:53    179s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/09 19:06:53    179s] |    70.34%|        0|   0.000|   0.000|   0:00:00.0| 1565.6M|
[06/09 19:06:53    179s] +----------+---------+--------+--------+------------+--------+
[06/09 19:06:53    179s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.34
[06/09 19:06:53    179s] 
[06/09 19:06:53    179s] ** Summary: Restruct = 0 Buffer Deletion = 26 Declone = 6 Resize = 17 **
[06/09 19:06:53    179s] --------------------------------------------------------------
[06/09 19:06:53    179s] |                                   | Total     | Sequential |
[06/09 19:06:53    179s] --------------------------------------------------------------
[06/09 19:06:53    179s] | Num insts resized                 |      17  |       0    |
[06/09 19:06:53    179s] | Num insts undone                  |       1  |       0    |
[06/09 19:06:53    179s] | Num insts Downsized               |      17  |       0    |
[06/09 19:06:53    179s] | Num insts Samesized               |       0  |       0    |
[06/09 19:06:53    179s] | Num insts Upsized                 |       0  |       0    |
[06/09 19:06:53    179s] | Num multiple commits+uncommits    |       0  |       -    |
[06/09 19:06:53    179s] --------------------------------------------------------------
[06/09 19:06:53    179s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:06:53    179s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:06:53    179s] **** End NDR-Layer Usage Statistics ****
[06/09 19:06:53    179s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[06/09 19:06:53    179s] *** Starting refinePlace (0:03:00 mem=1565.6M) ***
[06/09 19:06:53    179s] Total net bbox length = 6.482e+05 (3.204e+05 3.279e+05) (ext = 2.549e+04)
[06/09 19:06:53    179s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:53    179s] Starting refinePlace ...
[06/09 19:06:53    179s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:53    179s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1565.6MB) @(0:03:00 - 0:03:00).
[06/09 19:06:53    179s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:53    179s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.6MB
[06/09 19:06:53    179s] Statistics of distance of Instance movement in refine placement:
[06/09 19:06:53    179s]   maximum (X+Y) =         0.00 um
[06/09 19:06:53    179s]   mean    (X+Y) =         0.00 um
[06/09 19:06:53    179s] Summary Report:
[06/09 19:06:53    179s] Instances move: 0 (out of 9531 movable)
[06/09 19:06:53    179s] Instances flipped: 0
[06/09 19:06:53    179s] Mean displacement: 0.00 um
[06/09 19:06:53    179s] Max displacement: 0.00 um 
[06/09 19:06:53    179s] Total instances moved : 0
[06/09 19:06:53    180s] Total net bbox length = 6.482e+05 (3.204e+05 3.279e+05) (ext = 2.549e+04)
[06/09 19:06:53    180s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.6MB
[06/09 19:06:53    180s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1565.6MB) @(0:03:00 - 0:03:00).
[06/09 19:06:53    180s] *** Finished refinePlace (0:03:00 mem=1565.6M) ***
[06/09 19:06:53    180s] *** maximum move = 0.00 um ***
[06/09 19:06:53    180s] *** Finished re-routing un-routed nets (1565.6M) ***
[06/09 19:06:53    180s] 
[06/09 19:06:53    180s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1565.6M) ***
[06/09 19:06:53    180s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1432.07M, totSessionCpu=0:03:00).
[06/09 19:06:54    180s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=1432.1M
[06/09 19:06:54    180s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=1432.1M
[06/09 19:06:54    180s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/09 19:06:54    180s] [PSP]     Started earlyGlobalRoute kernel
[06/09 19:06:54    180s] [PSP]     Initial Peak syMemory usage = 1432.1 MB
[06/09 19:06:54    180s] (I)       Reading DB...
[06/09 19:06:54    180s] (I)       before initializing RouteDB syMemory usage = 1440.7 MB
[06/09 19:06:54    180s] (I)       congestionReportName   : 
[06/09 19:06:54    180s] (I)       layerRangeFor2DCongestion : 
[06/09 19:06:54    180s] (I)       buildTerm2TermWires    : 1
[06/09 19:06:54    180s] (I)       doTrackAssignment      : 1
[06/09 19:06:54    180s] (I)       dumpBookshelfFiles     : 0
[06/09 19:06:54    180s] (I)       numThreads             : 1
[06/09 19:06:54    180s] (I)       bufferingAwareRouting  : false
[06/09 19:06:54    180s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 19:06:54    180s] (I)       honorPin               : false
[06/09 19:06:54    180s] (I)       honorPinGuide          : true
[06/09 19:06:54    180s] (I)       honorPartition         : false
[06/09 19:06:54    180s] (I)       allowPartitionCrossover: false
[06/09 19:06:54    180s] (I)       honorSingleEntry       : true
[06/09 19:06:54    180s] (I)       honorSingleEntryStrong : true
[06/09 19:06:54    180s] (I)       handleViaSpacingRule   : false
[06/09 19:06:54    180s] (I)       handleEolSpacingRule   : false
[06/09 19:06:54    180s] (I)       PDConstraint           : none
[06/09 19:06:54    180s] (I)       expBetterNDRHandling   : false
[06/09 19:06:54    180s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 19:06:54    180s] (I)       routingEffortLevel     : 3
[06/09 19:06:54    180s] (I)       effortLevel            : standard
[06/09 19:06:54    180s] [NR-eGR] minRouteLayer          : 2
[06/09 19:06:54    180s] [NR-eGR] maxRouteLayer          : 127
[06/09 19:06:54    180s] (I)       relaxedTopLayerCeiling : 127
[06/09 19:06:54    180s] (I)       relaxedBottomLayerFloor: 2
[06/09 19:06:54    180s] (I)       numRowsPerGCell        : 1
[06/09 19:06:54    180s] (I)       speedUpLargeDesign     : 0
[06/09 19:06:54    180s] (I)       multiThreadingTA       : 1
[06/09 19:06:54    180s] (I)       blkAwareLayerSwitching : 1
[06/09 19:06:54    180s] (I)       optimizationMode       : false
[06/09 19:06:54    180s] (I)       routeSecondPG          : false
[06/09 19:06:54    180s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 19:06:54    180s] (I)       detourLimitForLayerRelax: 0.00
[06/09 19:06:54    180s] (I)       punchThroughDistance   : 500.00
[06/09 19:06:54    180s] (I)       scenicBound            : 1.15
[06/09 19:06:54    180s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 19:06:54    180s] (I)       source-to-sink ratio   : 0.00
[06/09 19:06:54    180s] (I)       targetCongestionRatioH : 1.00
[06/09 19:06:54    180s] (I)       targetCongestionRatioV : 1.00
[06/09 19:06:54    180s] (I)       layerCongestionRatio   : 0.70
[06/09 19:06:54    180s] (I)       m1CongestionRatio      : 0.10
[06/09 19:06:54    180s] (I)       m2m3CongestionRatio    : 0.70
[06/09 19:06:54    180s] (I)       localRouteEffort       : 1.00
[06/09 19:06:54    180s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 19:06:54    180s] (I)       supplyScaleFactorH     : 1.00
[06/09 19:06:54    180s] (I)       supplyScaleFactorV     : 1.00
[06/09 19:06:54    180s] (I)       highlight3DOverflowFactor: 0.00
[06/09 19:06:54    180s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 19:06:54    180s] (I)       routeVias              : 
[06/09 19:06:54    180s] (I)       readTROption           : true
[06/09 19:06:54    180s] (I)       extraSpacingFactor     : 1.00
[06/09 19:06:54    180s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 19:06:54    180s] (I)       routeSelectedNetsOnly  : false
[06/09 19:06:54    180s] (I)       clkNetUseMaxDemand     : false
[06/09 19:06:54    180s] (I)       extraDemandForClocks   : 0
[06/09 19:06:54    180s] (I)       steinerRemoveLayers    : false
[06/09 19:06:54    180s] (I)       demoteLayerScenicScale : 1.00
[06/09 19:06:54    180s] (I)       nonpreferLayerCostScale : 100.00
[06/09 19:06:54    180s] (I)       similarTopologyRoutingFast : false
[06/09 19:06:54    180s] (I)       spanningTreeRefinement : false
[06/09 19:06:54    180s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 19:06:54    180s] (I)       starting read tracks
[06/09 19:06:54    180s] (I)       build grid graph
[06/09 19:06:54    180s] (I)       build grid graph start
[06/09 19:06:54    180s] [NR-eGR] Layer1 has no routable track
[06/09 19:06:54    180s] [NR-eGR] Layer2 has single uniform track structure
[06/09 19:06:54    180s] [NR-eGR] Layer3 has single uniform track structure
[06/09 19:06:54    180s] [NR-eGR] Layer4 has single uniform track structure
[06/09 19:06:54    180s] (I)       build grid graph end
[06/09 19:06:54    180s] (I)       numViaLayers=4
[06/09 19:06:54    180s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:06:54    180s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:06:54    180s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:06:54    180s] (I)       end build via table
[06/09 19:06:54    180s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 19:06:54    180s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 19:06:54    180s] (I)       readDataFromPlaceDB
[06/09 19:06:54    180s] (I)       Read net information..
[06/09 19:06:54    180s] [NR-eGR] Read numTotalNets=10381  numIgnoredNets=0
[06/09 19:06:54    180s] (I)       Read testcase time = 0.000 seconds
[06/09 19:06:54    180s] 
[06/09 19:06:54    180s] (I)       read default dcut vias
[06/09 19:06:54    180s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:06:54    180s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:06:54    180s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:06:54    180s] (I)       build grid graph start
[06/09 19:06:54    180s] (I)       build grid graph end
[06/09 19:06:54    180s] (I)       Model blockage into capacity
[06/09 19:06:54    180s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 19:06:54    180s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 19:06:54    180s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 19:06:54    180s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 19:06:54    180s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 19:06:54    180s] (I)       Modeling time = 0.000 seconds
[06/09 19:06:54    180s] 
[06/09 19:06:54    180s] (I)       Number of ignored nets = 0
[06/09 19:06:54    180s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 19:06:54    180s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 19:06:54    180s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 19:06:54    180s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 19:06:54    180s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 19:06:54    180s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 19:06:54    180s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 19:06:54    180s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 19:06:54    180s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 19:06:54    180s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 19:06:54    180s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1442.4 MB
[06/09 19:06:54    180s] (I)       Ndr track 0 does not exist
[06/09 19:06:54    180s] (I)       Layer1  viaCost=200.00
[06/09 19:06:54    180s] (I)       Layer2  viaCost=100.00
[06/09 19:06:54    180s] (I)       Layer3  viaCost=200.00
[06/09 19:06:54    180s] (I)       ---------------------Grid Graph Info--------------------
[06/09 19:06:54    180s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 19:06:54    180s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 19:06:54    180s] (I)       Site Width          :  1400  (dbu)
[06/09 19:06:54    180s] (I)       Row Height          : 13000  (dbu)
[06/09 19:06:54    180s] (I)       GCell Width         : 13000  (dbu)
[06/09 19:06:54    180s] (I)       GCell Height        : 13000  (dbu)
[06/09 19:06:54    180s] (I)       grid                :   168   168     4
[06/09 19:06:54    180s] (I)       vertical capacity   :     0 13000     0 13000
[06/09 19:06:54    180s] (I)       horizontal capacity :     0     0 13000     0
[06/09 19:06:54    180s] (I)       Default wire width  :   500   600   600   600
[06/09 19:06:54    180s] (I)       Default wire space  :   450   500   500   600
[06/09 19:06:54    180s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 19:06:54    180s] (I)       First Track Coord   :     0   700  1300   700
[06/09 19:06:54    180s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[06/09 19:06:54    180s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 19:06:54    180s] (I)       Num of masks        :     1     1     1     1
[06/09 19:06:54    180s] (I)       Num of trim masks   :     0     0     0     0
[06/09 19:06:54    180s] (I)       --------------------------------------------------------
[06/09 19:06:54    180s] 
[06/09 19:06:54    180s] [NR-eGR] ============ Routing rule table ============
[06/09 19:06:54    180s] [NR-eGR] Rule id 0. Nets 10341 
[06/09 19:06:54    180s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 19:06:54    180s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 19:06:54    180s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:06:54    180s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:06:54    180s] [NR-eGR] ========================================
[06/09 19:06:54    180s] [NR-eGR] 
[06/09 19:06:54    180s] (I)       After initializing earlyGlobalRoute syMemory usage = 1442.4 MB
[06/09 19:06:54    180s] (I)       Loading and dumping file time : 0.05 seconds
[06/09 19:06:54    180s] (I)       ============= Initialization =============
[06/09 19:06:54    180s] (I)       totalPins=33342  totalGlobalPin=31178 (93.51%)
[06/09 19:06:54    180s] (I)       total 2D Cap : 401782 = (147615 H, 254167 V)
[06/09 19:06:54    180s] [NR-eGR] Layer group 1: route 10341 net(s) in layer range [2, 4]
[06/09 19:06:54    180s] (I)       ============  Phase 1a Route ============
[06/09 19:06:54    180s] (I)       Phase 1a runs 0.01 seconds
[06/09 19:06:54    180s] (I)       Usage: 61518 = (30381 H, 31137 V) = (20.58% H, 12.25% V) = (3.950e+05um H, 4.048e+05um V)
[06/09 19:06:54    180s] (I)       
[06/09 19:06:54    180s] (I)       ============  Phase 1b Route ============
[06/09 19:06:54    180s] (I)       Usage: 61518 = (30381 H, 31137 V) = (20.58% H, 12.25% V) = (3.950e+05um H, 4.048e+05um V)
[06/09 19:06:54    180s] (I)       
[06/09 19:06:54    180s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 7.997340e+05um
[06/09 19:06:54    180s] (I)       ============  Phase 1c Route ============
[06/09 19:06:54    180s] (I)       Usage: 61518 = (30381 H, 31137 V) = (20.58% H, 12.25% V) = (3.950e+05um H, 4.048e+05um V)
[06/09 19:06:54    180s] (I)       
[06/09 19:06:54    180s] (I)       ============  Phase 1d Route ============
[06/09 19:06:54    180s] (I)       Usage: 61518 = (30381 H, 31137 V) = (20.58% H, 12.25% V) = (3.950e+05um H, 4.048e+05um V)
[06/09 19:06:54    180s] (I)       
[06/09 19:06:54    180s] (I)       ============  Phase 1e Route ============
[06/09 19:06:54    180s] (I)       Phase 1e runs 0.00 seconds
[06/09 19:06:54    180s] (I)       Usage: 61518 = (30381 H, 31137 V) = (20.58% H, 12.25% V) = (3.950e+05um H, 4.048e+05um V)
[06/09 19:06:54    180s] (I)       
[06/09 19:06:54    180s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 7.997340e+05um
[06/09 19:06:54    180s] [NR-eGR] 
[06/09 19:06:54    180s] (I)       ============  Phase 1l Route ============
[06/09 19:06:54    180s] (I)       Phase 1l runs 0.00 seconds
[06/09 19:06:54    180s] (I)       
[06/09 19:06:54    180s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/09 19:06:54    180s] [NR-eGR]                OverCon            
[06/09 19:06:54    180s] [NR-eGR]                 #Gcell     %Gcell
[06/09 19:06:54    180s] [NR-eGR] Layer              (2)    OverCon 
[06/09 19:06:54    180s] [NR-eGR] ------------------------------------
[06/09 19:06:54    180s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/09 19:06:54    180s] [NR-eGR] Layer2      43( 0.29%)   ( 0.29%) 
[06/09 19:06:54    180s] [NR-eGR] Layer3       1( 0.01%)   ( 0.01%) 
[06/09 19:06:54    180s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/09 19:06:54    180s] [NR-eGR] ------------------------------------
[06/09 19:06:54    180s] [NR-eGR] Total       44( 0.09%)   ( 0.09%) 
[06/09 19:06:54    180s] [NR-eGR] 
[06/09 19:06:54    180s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/09 19:06:54    180s] (I)       total 2D Cap : 403157 = (148358 H, 254799 V)
[06/09 19:06:54    180s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/09 19:06:54    180s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/09 19:06:54    180s] (I)       ============= track Assignment ============
[06/09 19:06:54    180s] (I)       extract Global 3D Wires
[06/09 19:06:54    180s] (I)       Extract Global WL : time=0.00
[06/09 19:06:54    180s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/09 19:06:54    180s] (I)       Initialization real time=0.00 seconds
[06/09 19:06:54    180s] (I)       Run Multi-thread track assignment
[06/09 19:06:54    180s] (I)       merging nets...
[06/09 19:06:54    180s] (I)       merging nets done
[06/09 19:06:54    180s] (I)       Kernel real time=0.08 seconds
[06/09 19:06:54    180s] (I)       End Greedy Track Assignment
[06/09 19:06:54    180s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:06:54    180s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 33306
[06/09 19:06:54    180s] [NR-eGR] Layer2(MET2)(V) length: 3.685274e+05um, number of vias: 47846
[06/09 19:06:54    180s] [NR-eGR] Layer3(MET3)(H) length: 4.077332e+05um, number of vias: 1916
[06/09 19:06:54    180s] [NR-eGR] Layer4(MET4)(V) length: 6.382869e+04um, number of vias: 0
[06/09 19:06:54    180s] [NR-eGR] Total length: 8.400893e+05um, number of vias: 83068
[06/09 19:06:54    180s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:06:54    180s] [NR-eGR] Total clock nets wire length: 4.768722e+04um 
[06/09 19:06:54    180s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:06:54    180s] [NR-eGR] End Peak syMemory usage = 1413.4 MB
[06/09 19:06:54    180s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.25 seconds
[06/09 19:06:54    180s] Extraction called for design 'top_io' of instances=9789 and nets=10835 using extraction engine 'preRoute' .
[06/09 19:06:54    180s] PreRoute RC Extraction called for design top_io.
[06/09 19:06:54    180s] RC Extraction called in multi-corner(2) mode.
[06/09 19:06:54    180s] RCMode: PreRoute
[06/09 19:06:54    180s]       RC Corner Indexes            0       1   
[06/09 19:06:54    180s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/09 19:06:54    180s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/09 19:06:54    180s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/09 19:06:54    180s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/09 19:06:54    180s] Shrink Factor                : 1.00000
[06/09 19:06:54    180s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/09 19:06:54    180s] Using capacitance table file ...
[06/09 19:06:54    180s] Updating RC grid for preRoute extraction ...
[06/09 19:06:54    180s] Initializing multi-corner capacitance tables ... 
[06/09 19:06:54    180s] Initializing multi-corner resistance tables ...
[06/09 19:06:54    180s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1413.434M)
[06/09 19:06:54    180s] Compute RC Scale Done ...
[06/09 19:06:54    180s] [hotspot] +------------+---------------+---------------+
[06/09 19:06:54    180s] [hotspot] |            |   max hotspot | total hotspot |
[06/09 19:06:54    180s] [hotspot] +------------+---------------+---------------+
[06/09 19:06:54    180s] [hotspot] | normalized |          0.00 |          0.00 |
[06/09 19:06:54    180s] [hotspot] +------------+---------------+---------------+
[06/09 19:06:54    180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/09 19:06:54    180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/09 19:06:54    180s] #################################################################################
[06/09 19:06:54    180s] # Design Stage: PreRoute
[06/09 19:06:54    180s] # Design Name: top_io
[06/09 19:06:54    180s] # Design Mode: 250nm
[06/09 19:06:54    180s] # Analysis Mode: MMMC Non-OCV 
[06/09 19:06:54    180s] # Parasitics Mode: No SPEF/RCDB
[06/09 19:06:54    180s] # Signoff Settings: SI Off 
[06/09 19:06:54    180s] #################################################################################
[06/09 19:06:54    180s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:06:54    180s] Calculate delays in BcWc mode...
[06/09 19:06:54    180s] Topological Sorting (REAL = 0:00:00.0, MEM = 1482.8M, InitMEM = 1482.8M)
[06/09 19:06:54    180s] Start delay calculation (fullDC) (1 T). (MEM=1482.8)
[06/09 19:06:54    181s] End AAE Lib Interpolated Model. (MEM=1482.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:06:56    182s] Total number of fetched objects 12215
[06/09 19:06:56    182s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:06:56    182s] End delay calculation. (MEM=1470 CPU=0:00:01.2 REAL=0:00:02.0)
[06/09 19:06:56    182s] End delay calculation (fullDC). (MEM=1470 CPU=0:00:01.3 REAL=0:00:02.0)
[06/09 19:06:56    182s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1470.0M) ***
[06/09 19:06:56    182s] Begin: GigaOpt postEco DRV Optimization
[06/09 19:06:56    182s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:06:56    182s] Info: 40 io nets excluded
[06/09 19:06:56    182s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:06:56    182s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:06:56    182s] ### Creating PhyDesignMc. totSessionCpu=0:03:02 mem=1470.0M
[06/09 19:06:56    182s] #spOpts: N=250 
[06/09 19:06:56    182s] Core basic site is standard
[06/09 19:06:56    182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:06:56    182s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:02 mem=1470.0M
[06/09 19:06:56    182s] 
[06/09 19:06:56    182s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/09 19:06:56    182s] ### Creating LA Mngr. totSessionCpu=0:03:02 mem=1470.0M
[06/09 19:06:56    182s] ### Creating LA Mngr, finished. totSessionCpu=0:03:02 mem=1470.0M
[06/09 19:06:57    183s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:06:57    183s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/09 19:06:57    183s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:06:57    183s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/09 19:06:57    183s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:06:57    183s] Info: violation cost 0.876219 (cap = 0.000000, tran = 0.876219, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:06:57    183s] |     8|    58|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.20|     0.00|       0|       0|       0|  70.34|          |         |
[06/09 19:06:57    183s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:06:57    183s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.20|     0.00|       1|       0|       7|  70.35| 0:00:00.0|  1563.6M|
[06/09 19:06:57    183s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:06:57    183s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.20|     0.00|       0|       0|       0|  70.35| 0:00:00.0|  1563.6M|
[06/09 19:06:57    183s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:06:57    183s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:06:57    183s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:06:57    183s] **** End NDR-Layer Usage Statistics ****
[06/09 19:06:57    183s] 
[06/09 19:06:57    183s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1563.6M) ***
[06/09 19:06:57    183s] 
[06/09 19:06:57    183s] *** Starting refinePlace (0:03:04 mem=1579.6M) ***
[06/09 19:06:57    183s] Total net bbox length = 6.485e+05 (3.205e+05 3.280e+05) (ext = 2.549e+04)
[06/09 19:06:57    183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:57    183s] Starting refinePlace ...
[06/09 19:06:57    184s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:57    184s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1579.6MB) @(0:03:04 - 0:03:04).
[06/09 19:06:57    184s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:06:57    184s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.6MB
[06/09 19:06:57    184s] Statistics of distance of Instance movement in refine placement:
[06/09 19:06:57    184s]   maximum (X+Y) =         0.00 um
[06/09 19:06:57    184s]   mean    (X+Y) =         0.00 um
[06/09 19:06:57    184s] Summary Report:
[06/09 19:06:57    184s] Instances move: 0 (out of 9532 movable)
[06/09 19:06:57    184s] Instances flipped: 0
[06/09 19:06:57    184s] Mean displacement: 0.00 um
[06/09 19:06:57    184s] Max displacement: 0.00 um 
[06/09 19:06:57    184s] Total instances moved : 0
[06/09 19:06:57    184s] Total net bbox length = 6.485e+05 (3.205e+05 3.280e+05) (ext = 2.549e+04)
[06/09 19:06:57    184s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.6MB
[06/09 19:06:57    184s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1579.6MB) @(0:03:04 - 0:03:04).
[06/09 19:06:57    184s] *** Finished refinePlace (0:03:04 mem=1579.6M) ***
[06/09 19:06:57    184s] *** maximum move = 0.00 um ***
[06/09 19:06:57    184s] *** Finished re-routing un-routed nets (1579.6M) ***
[06/09 19:06:58    184s] 
[06/09 19:06:58    184s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1579.6M) ***
[06/09 19:06:58    184s] End: GigaOpt postEco DRV Optimization
[06/09 19:06:58    184s] **INFO: Flow update: Design timing is met.
[06/09 19:06:58    184s] **INFO: Flow update: Design timing is met.
[06/09 19:06:58    184s] **INFO: Flow update: Design timing is met.
[06/09 19:06:58    184s] *** Steiner Routed Nets: 0.472%; Threshold: 100; Threshold for Hold: 100
[06/09 19:06:58    184s] Start to check current routing status for nets...
[06/09 19:06:58    184s] All nets are already routed correctly.
[06/09 19:06:58    184s] End to check current routing status for nets (mem=1560.5M)
[06/09 19:06:58    184s] 
[06/09 19:06:58    184s] Active setup views:
[06/09 19:06:58    184s]  setup_func_max
[06/09 19:06:58    184s]   Dominating endpoints: 0
[06/09 19:06:58    184s]   Dominating TNS: -0.000
[06/09 19:06:58    184s] 
[06/09 19:06:58    184s] Extraction called for design 'top_io' of instances=9790 and nets=10836 using extraction engine 'preRoute' .
[06/09 19:06:58    184s] PreRoute RC Extraction called for design top_io.
[06/09 19:06:58    184s] RC Extraction called in multi-corner(2) mode.
[06/09 19:06:58    184s] RCMode: PreRoute
[06/09 19:06:58    184s]       RC Corner Indexes            0       1   
[06/09 19:06:58    184s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/09 19:06:58    184s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/09 19:06:58    184s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/09 19:06:58    184s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/09 19:06:58    184s] Shrink Factor                : 1.00000
[06/09 19:06:58    184s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/09 19:06:58    184s] Using capacitance table file ...
[06/09 19:06:58    184s] Initializing multi-corner capacitance tables ... 
[06/09 19:06:58    184s] Initializing multi-corner resistance tables ...
[06/09 19:06:58    184s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1410.270M)
[06/09 19:06:58    184s] Skewing Data Summary (End_of_FINAL)
[06/09 19:06:58    184s] --------------------------------------------------
[06/09 19:06:58    184s]  Total skewed count:0
[06/09 19:06:58    184s] --------------------------------------------------
[06/09 19:06:58    184s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/09 19:06:58    184s] [PSP]     Started earlyGlobalRoute kernel
[06/09 19:06:58    184s] [PSP]     Initial Peak syMemory usage = 1416.3 MB
[06/09 19:06:58    184s] (I)       Reading DB...
[06/09 19:06:58    184s] (I)       before initializing RouteDB syMemory usage = 1423.4 MB
[06/09 19:06:58    184s] (I)       congestionReportName   : 
[06/09 19:06:58    184s] (I)       layerRangeFor2DCongestion : 
[06/09 19:06:58    184s] (I)       buildTerm2TermWires    : 0
[06/09 19:06:58    184s] (I)       doTrackAssignment      : 1
[06/09 19:06:58    184s] (I)       dumpBookshelfFiles     : 0
[06/09 19:06:58    184s] (I)       numThreads             : 1
[06/09 19:06:58    184s] (I)       bufferingAwareRouting  : false
[06/09 19:06:58    184s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 19:06:58    184s] (I)       honorPin               : false
[06/09 19:06:58    184s] (I)       honorPinGuide          : true
[06/09 19:06:58    184s] (I)       honorPartition         : false
[06/09 19:06:58    184s] (I)       allowPartitionCrossover: false
[06/09 19:06:58    184s] (I)       honorSingleEntry       : true
[06/09 19:06:58    184s] (I)       honorSingleEntryStrong : true
[06/09 19:06:58    184s] (I)       handleViaSpacingRule   : false
[06/09 19:06:58    184s] (I)       handleEolSpacingRule   : false
[06/09 19:06:58    184s] (I)       PDConstraint           : none
[06/09 19:06:58    184s] (I)       expBetterNDRHandling   : false
[06/09 19:06:58    184s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 19:06:58    184s] (I)       routingEffortLevel     : 3
[06/09 19:06:58    184s] (I)       effortLevel            : standard
[06/09 19:06:58    184s] [NR-eGR] minRouteLayer          : 2
[06/09 19:06:58    184s] [NR-eGR] maxRouteLayer          : 127
[06/09 19:06:58    184s] (I)       relaxedTopLayerCeiling : 127
[06/09 19:06:58    184s] (I)       relaxedBottomLayerFloor: 2
[06/09 19:06:58    184s] (I)       numRowsPerGCell        : 1
[06/09 19:06:58    184s] (I)       speedUpLargeDesign     : 0
[06/09 19:06:58    184s] (I)       multiThreadingTA       : 1
[06/09 19:06:58    184s] (I)       blkAwareLayerSwitching : 1
[06/09 19:06:58    184s] (I)       optimizationMode       : false
[06/09 19:06:58    184s] (I)       routeSecondPG          : false
[06/09 19:06:58    184s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 19:06:58    184s] (I)       detourLimitForLayerRelax: 0.00
[06/09 19:06:58    184s] (I)       punchThroughDistance   : 500.00
[06/09 19:06:58    184s] (I)       scenicBound            : 1.15
[06/09 19:06:58    184s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 19:06:58    184s] (I)       source-to-sink ratio   : 0.00
[06/09 19:06:58    184s] (I)       targetCongestionRatioH : 1.00
[06/09 19:06:58    184s] (I)       targetCongestionRatioV : 1.00
[06/09 19:06:58    184s] (I)       layerCongestionRatio   : 0.70
[06/09 19:06:58    184s] (I)       m1CongestionRatio      : 0.10
[06/09 19:06:58    184s] (I)       m2m3CongestionRatio    : 0.70
[06/09 19:06:58    184s] (I)       localRouteEffort       : 1.00
[06/09 19:06:58    184s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 19:06:58    184s] (I)       supplyScaleFactorH     : 1.00
[06/09 19:06:58    184s] (I)       supplyScaleFactorV     : 1.00
[06/09 19:06:58    184s] (I)       highlight3DOverflowFactor: 0.00
[06/09 19:06:58    184s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 19:06:58    184s] (I)       routeVias              : 
[06/09 19:06:58    184s] (I)       readTROption           : true
[06/09 19:06:58    184s] (I)       extraSpacingFactor     : 1.00
[06/09 19:06:58    184s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 19:06:58    184s] (I)       routeSelectedNetsOnly  : false
[06/09 19:06:58    184s] (I)       clkNetUseMaxDemand     : false
[06/09 19:06:58    184s] (I)       extraDemandForClocks   : 0
[06/09 19:06:58    184s] (I)       steinerRemoveLayers    : false
[06/09 19:06:58    184s] (I)       demoteLayerScenicScale : 1.00
[06/09 19:06:58    184s] (I)       nonpreferLayerCostScale : 100.00
[06/09 19:06:58    184s] (I)       similarTopologyRoutingFast : false
[06/09 19:06:58    184s] (I)       spanningTreeRefinement : false
[06/09 19:06:58    184s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 19:06:58    184s] (I)       starting read tracks
[06/09 19:06:58    184s] (I)       build grid graph
[06/09 19:06:58    184s] (I)       build grid graph start
[06/09 19:06:58    184s] [NR-eGR] Layer1 has no routable track
[06/09 19:06:58    184s] [NR-eGR] Layer2 has single uniform track structure
[06/09 19:06:58    184s] [NR-eGR] Layer3 has single uniform track structure
[06/09 19:06:58    184s] [NR-eGR] Layer4 has single uniform track structure
[06/09 19:06:58    184s] (I)       build grid graph end
[06/09 19:06:58    184s] (I)       numViaLayers=4
[06/09 19:06:58    184s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:06:58    184s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:06:58    184s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:06:58    184s] (I)       end build via table
[06/09 19:06:58    184s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 19:06:58    184s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 19:06:58    184s] (I)       readDataFromPlaceDB
[06/09 19:06:58    184s] (I)       Read net information..
[06/09 19:06:58    184s] [NR-eGR] Read numTotalNets=10382  numIgnoredNets=0
[06/09 19:06:58    184s] (I)       Read testcase time = 0.000 seconds
[06/09 19:06:58    184s] 
[06/09 19:06:58    184s] (I)       read default dcut vias
[06/09 19:06:58    184s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:06:58    184s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:06:58    184s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:06:58    184s] (I)       build grid graph start
[06/09 19:06:58    184s] (I)       build grid graph end
[06/09 19:06:58    184s] (I)       Model blockage into capacity
[06/09 19:06:58    184s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 19:06:58    184s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 19:06:58    184s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 19:06:58    184s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 19:06:58    184s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 19:06:58    184s] (I)       Modeling time = 0.000 seconds
[06/09 19:06:58    184s] 
[06/09 19:06:58    184s] (I)       Number of ignored nets = 0
[06/09 19:06:58    184s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 19:06:58    184s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 19:06:58    184s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 19:06:58    184s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 19:06:58    184s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 19:06:58    184s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 19:06:58    184s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 19:06:58    184s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 19:06:58    184s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 19:06:58    184s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 19:06:58    184s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1423.4 MB
[06/09 19:06:58    184s] (I)       Ndr track 0 does not exist
[06/09 19:06:58    184s] (I)       Layer1  viaCost=200.00
[06/09 19:06:58    184s] (I)       Layer2  viaCost=100.00
[06/09 19:06:58    184s] (I)       Layer3  viaCost=200.00
[06/09 19:06:58    184s] (I)       ---------------------Grid Graph Info--------------------
[06/09 19:06:58    184s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 19:06:58    184s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 19:06:58    184s] (I)       Site Width          :  1400  (dbu)
[06/09 19:06:58    184s] (I)       Row Height          : 13000  (dbu)
[06/09 19:06:58    184s] (I)       GCell Width         : 13000  (dbu)
[06/09 19:06:58    184s] (I)       GCell Height        : 13000  (dbu)
[06/09 19:06:58    184s] (I)       grid                :   168   168     4
[06/09 19:06:58    184s] (I)       vertical capacity   :     0 13000     0 13000
[06/09 19:06:58    184s] (I)       horizontal capacity :     0     0 13000     0
[06/09 19:06:58    184s] (I)       Default wire width  :   500   600   600   600
[06/09 19:06:58    184s] (I)       Default wire space  :   450   500   500   600
[06/09 19:06:58    184s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 19:06:58    184s] (I)       First Track Coord   :     0   700  1300   700
[06/09 19:06:58    184s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[06/09 19:06:58    184s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 19:06:58    184s] (I)       Num of masks        :     1     1     1     1
[06/09 19:06:58    184s] (I)       Num of trim masks   :     0     0     0     0
[06/09 19:06:58    184s] (I)       --------------------------------------------------------
[06/09 19:06:58    184s] 
[06/09 19:06:58    184s] [NR-eGR] ============ Routing rule table ============
[06/09 19:06:58    184s] [NR-eGR] Rule id 0. Nets 10342 
[06/09 19:06:58    184s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 19:06:58    184s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 19:06:58    184s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:06:58    184s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:06:58    184s] [NR-eGR] ========================================
[06/09 19:06:58    184s] [NR-eGR] 
[06/09 19:06:58    184s] (I)       After initializing earlyGlobalRoute syMemory usage = 1423.4 MB
[06/09 19:06:58    184s] (I)       Loading and dumping file time : 0.04 seconds
[06/09 19:06:58    184s] (I)       ============= Initialization =============
[06/09 19:06:58    184s] (I)       totalPins=33344  totalGlobalPin=31177 (93.50%)
[06/09 19:06:58    184s] (I)       total 2D Cap : 401782 = (147615 H, 254167 V)
[06/09 19:06:58    184s] [NR-eGR] Layer group 1: route 10342 net(s) in layer range [2, 4]
[06/09 19:06:58    184s] (I)       ============  Phase 1a Route ============
[06/09 19:06:58    184s] (I)       Phase 1a runs 0.01 seconds
[06/09 19:06:58    184s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:06:58    184s] (I)       
[06/09 19:06:58    184s] (I)       ============  Phase 1b Route ============
[06/09 19:06:58    184s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:06:58    184s] (I)       
[06/09 19:06:58    184s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 8.000070e+05um
[06/09 19:06:58    184s] (I)       ============  Phase 1c Route ============
[06/09 19:06:58    184s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:06:58    184s] (I)       
[06/09 19:06:58    184s] (I)       ============  Phase 1d Route ============
[06/09 19:06:58    184s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:06:58    184s] (I)       
[06/09 19:06:58    184s] (I)       ============  Phase 1e Route ============
[06/09 19:06:58    184s] (I)       Phase 1e runs 0.00 seconds
[06/09 19:06:58    184s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:06:58    184s] (I)       
[06/09 19:06:58    184s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 8.000070e+05um
[06/09 19:06:58    184s] [NR-eGR] 
[06/09 19:06:58    184s] (I)       ============  Phase 1l Route ============
[06/09 19:06:58    184s] (I)       Phase 1l runs 0.00 seconds
[06/09 19:06:58    184s] (I)       
[06/09 19:06:58    184s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/09 19:06:58    184s] [NR-eGR]                OverCon            
[06/09 19:06:58    184s] [NR-eGR]                 #Gcell     %Gcell
[06/09 19:06:58    184s] [NR-eGR] Layer              (2)    OverCon 
[06/09 19:06:58    184s] [NR-eGR] ------------------------------------
[06/09 19:06:58    184s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/09 19:06:58    184s] [NR-eGR] Layer2      43( 0.29%)   ( 0.29%) 
[06/09 19:06:58    184s] [NR-eGR] Layer3       1( 0.01%)   ( 0.01%) 
[06/09 19:06:58    184s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/09 19:06:58    184s] [NR-eGR] ------------------------------------
[06/09 19:06:58    184s] [NR-eGR] Total       44( 0.09%)   ( 0.09%) 
[06/09 19:06:58    184s] [NR-eGR] 
[06/09 19:06:58    184s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/09 19:06:58    184s] (I)       total 2D Cap : 403157 = (148358 H, 254799 V)
[06/09 19:06:58    184s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/09 19:06:58    184s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/09 19:06:58    184s] [NR-eGR] End Peak syMemory usage = 1423.4 MB
[06/09 19:06:58    184s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
[06/09 19:06:58    184s] [hotspot] +------------+---------------+---------------+
[06/09 19:06:58    184s] [hotspot] |            |   max hotspot | total hotspot |
[06/09 19:06:58    184s] [hotspot] +------------+---------------+---------------+
[06/09 19:06:58    184s] [hotspot] | normalized |          0.00 |          0.00 |
[06/09 19:06:58    184s] [hotspot] +------------+---------------+---------------+
[06/09 19:06:58    184s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/09 19:06:58    184s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/09 19:06:58    184s] #################################################################################
[06/09 19:06:58    184s] # Design Stage: PreRoute
[06/09 19:06:58    184s] # Design Name: top_io
[06/09 19:06:58    184s] # Design Mode: 250nm
[06/09 19:06:58    184s] # Analysis Mode: MMMC Non-OCV 
[06/09 19:06:58    184s] # Parasitics Mode: No SPEF/RCDB
[06/09 19:06:58    184s] # Signoff Settings: SI Off 
[06/09 19:06:58    184s] #################################################################################
[06/09 19:06:58    184s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:06:58    184s] Calculate delays in BcWc mode...
[06/09 19:06:58    184s] Topological Sorting (REAL = 0:00:00.0, MEM = 1435.6M, InitMEM = 1435.6M)
[06/09 19:06:58    184s] Start delay calculation (fullDC) (1 T). (MEM=1435.55)
[06/09 19:06:58    184s] End AAE Lib Interpolated Model. (MEM=1435.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:06:59    186s] Total number of fetched objects 12216
[06/09 19:06:59    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:06:59    186s] End delay calculation. (MEM=1461.65 CPU=0:00:01.2 REAL=0:00:01.0)
[06/09 19:06:59    186s] End delay calculation (fullDC). (MEM=1461.65 CPU=0:00:01.3 REAL=0:00:01.0)
[06/09 19:06:59    186s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1461.7M) ***
[06/09 19:07:00    186s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:03:06 mem=1461.7M)
[06/09 19:07:00    186s] Reported timing to dir ./timingReports
[06/09 19:07:00    186s] **optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 1139.5M, totSessionCpu=0:03:06 **
[06/09 19:07:00    186s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.197  |  0.197  |  3.380  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.354%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 1141.1M, totSessionCpu=0:03:07 **
[06/09 19:07:00    186s] Deleting Cell Server ...
[06/09 19:07:00    186s] Deleting Lib Analyzer.
[06/09 19:07:00    186s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/09 19:07:00    186s] Type 'man IMPOPT-3195' for more detail.
[06/09 19:07:00    186s] *** Finished optDesign ***
[06/09 19:07:00    186s] 
[06/09 19:07:00    186s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:45 real=  0:01:45)
[06/09 19:07:00    186s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.6 real=0:00:05.6)
[06/09 19:07:00    186s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.3 real=0:00:06.3)
[06/09 19:07:00    186s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:06.4 real=0:00:06.4)
[06/09 19:07:00    186s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:47.4 real=0:00:47.2)
[06/09 19:07:00    186s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:07.5 real=0:00:07.5)
[06/09 19:07:00    186s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[06/09 19:07:00    186s] Info: pop threads available for lower-level modules during optimization.
[06/09 19:13:45    223s] <CMD> optDesign -postCTS
[06/09 19:13:45    223s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/09 19:13:45    223s] #spOpts: N=250 
[06/09 19:13:45    223s] Core basic site is standard
[06/09 19:13:45    223s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:13:45    223s] Creating Cell Server ...(0, 0, 0, 0)
[06/09 19:13:45    223s] Summary for sequential cells identification: 
[06/09 19:13:45    223s]   Identified SBFF number: 32
[06/09 19:13:45    223s]   Identified MBFF number: 0
[06/09 19:13:45    223s]   Identified SB Latch number: 0
[06/09 19:13:45    223s]   Identified MB Latch number: 0
[06/09 19:13:45    223s]   Not identified SBFF number: 34
[06/09 19:13:45    223s]   Not identified MBFF number: 0
[06/09 19:13:45    223s]   Not identified SB Latch number: 0
[06/09 19:13:45    223s]   Not identified MB Latch number: 0
[06/09 19:13:45    223s]   Number of sequential cells which are not FFs: 23
[06/09 19:13:45    223s] Creating Cell Server, finished. 
[06/09 19:13:45    223s] 
[06/09 19:13:45    223s] #spOpts: N=250 mergeVia=F 
[06/09 19:13:45    223s] GigaOpt running with 1 threads.
[06/09 19:13:45    223s] Info: 1 threads available for lower-level modules during optimization.
[06/09 19:13:45    223s] #spOpts: N=250 mergeVia=F 
[06/09 19:13:45    223s] 
[06/09 19:13:45    223s] Creating Lib Analyzer ...
[06/09 19:13:45    223s] 
[06/09 19:13:45    223s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/09 19:13:45    223s]   
[06/09 19:13:45    223s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/09 19:13:45    223s]   Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:13:45    223s] Total number of usable inverters from Lib Analyzer: 20 ( INV3 INV2 INV1 INV0 CLKIN3 CLKIN2 CLKIN1 CLKIN0 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 INV15 CLKIN15)
[06/09 19:13:45    223s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:13:45    223s] 
[06/09 19:13:48    226s] Creating Lib Analyzer, finished. 
[06/09 19:13:48    226s] Effort level <high> specified for reg2reg path_group
[06/09 19:13:48    226s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/09 19:13:48    226s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/09 19:13:48    226s] 			Cell BBC16P is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC16P is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC16SP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC16SP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC1P is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC1P is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC24P is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC24P is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC24SP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC24SP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC4P is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC4P is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC8P is dont_touch but not dont_use
[06/09 19:13:48    226s] 			Cell BBC8P is dont_touch but not dont_use
[06/09 19:13:48    226s] 	...
[06/09 19:13:48    226s] 	Reporting only the 20 first cells found...
[06/09 19:13:48    226s] 
[06/09 19:13:48    226s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1110.8M, totSessionCpu=0:03:46 **
[06/09 19:13:48    226s] *** optDesign -postCTS ***
[06/09 19:13:48    226s] DRC Margin: user margin 0.0; extra margin 0.2
[06/09 19:13:48    226s] Hold Target Slack: user slack 0
[06/09 19:13:48    226s] Setup Target Slack: user slack 0; extra slack 0.1
[06/09 19:13:48    226s] setUsefulSkewMode -ecoRoute false
[06/09 19:13:48    226s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/09 19:13:48    226s] Type 'man IMPOPT-3195' for more detail.
[06/09 19:13:48    226s] Multi-VT timing optimization disabled based on library information.
[06/09 19:13:48    226s] Deleting Cell Server ...
[06/09 19:13:48    226s] Deleting Lib Analyzer.
[06/09 19:13:48    226s] Creating Cell Server ...(0, 0, 0, 0)
[06/09 19:13:48    226s] Summary for sequential cells identification: 
[06/09 19:13:48    226s]   Identified SBFF number: 32
[06/09 19:13:48    226s]   Identified MBFF number: 0
[06/09 19:13:48    226s]   Identified SB Latch number: 0
[06/09 19:13:48    226s]   Identified MB Latch number: 0
[06/09 19:13:48    226s]   Not identified SBFF number: 34
[06/09 19:13:48    226s]   Not identified MBFF number: 0
[06/09 19:13:48    226s]   Not identified SB Latch number: 0
[06/09 19:13:48    226s]   Not identified MB Latch number: 0
[06/09 19:13:48    226s]   Number of sequential cells which are not FFs: 23
[06/09 19:13:48    226s] Creating Cell Server, finished. 
[06/09 19:13:48    226s] 
[06/09 19:13:48    226s] 
[06/09 19:13:48    226s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/09 19:13:48    226s]   
[06/09 19:13:48    226s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/09 19:13:48    226s]   Deleting Cell Server ...
[06/09 19:13:48    226s] Start to check current routing status for nets...
[06/09 19:13:48    226s] All nets are already routed correctly.
[06/09 19:13:48    226s] End to check current routing status for nets (mem=1369.6M)
[06/09 19:13:48    226s] #################################################################################
[06/09 19:13:48    226s] # Design Stage: PreRoute
[06/09 19:13:48    226s] # Design Name: top_io
[06/09 19:13:48    226s] # Design Mode: 250nm
[06/09 19:13:48    226s] # Analysis Mode: MMMC Non-OCV 
[06/09 19:13:48    226s] # Parasitics Mode: No SPEF/RCDB
[06/09 19:13:48    226s] # Signoff Settings: SI Off 
[06/09 19:13:48    226s] #################################################################################
[06/09 19:13:49    226s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:13:49    226s] Calculate delays in BcWc mode...
[06/09 19:13:49    226s] Topological Sorting (REAL = 0:00:00.0, MEM = 1383.7M, InitMEM = 1383.7M)
[06/09 19:13:49    226s] Start delay calculation (fullDC) (1 T). (MEM=1383.74)
[06/09 19:13:49    226s] End AAE Lib Interpolated Model. (MEM=1383.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:13:50    228s] Total number of fetched objects 12216
[06/09 19:13:50    228s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:13:50    228s] End delay calculation. (MEM=1425.11 CPU=0:00:01.2 REAL=0:00:01.0)
[06/09 19:13:50    228s] End delay calculation (fullDC). (MEM=1425.11 CPU=0:00:01.3 REAL=0:00:01.0)
[06/09 19:13:50    228s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1425.1M) ***
[06/09 19:13:50    228s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:03:48 mem=1425.1M)
[06/09 19:13:50    228s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.197  |  0.197  |  3.380  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.354%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1105.0M, totSessionCpu=0:03:48 **
[06/09 19:13:50    228s] ** INFO : this run is activating low effort ccoptDesign flow
[06/09 19:13:50    228s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:13:50    228s] ### Creating PhyDesignMc. totSessionCpu=0:03:48 mem=1359.9M
[06/09 19:13:50    228s] #spOpts: N=250 mergeVia=F 
[06/09 19:13:50    228s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:49 mem=1359.9M
[06/09 19:13:50    228s] *** Starting optimizing excluded clock nets MEM= 1359.9M) ***
[06/09 19:13:50    228s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1359.9M) ***
[06/09 19:13:50    228s] *** Starting optimizing excluded clock nets MEM= 1359.9M) ***
[06/09 19:13:50    228s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1359.9M) ***
[06/09 19:13:51    228s] *** Timing Is met
[06/09 19:13:51    228s] *** Check timing (0:00:00.0)
[06/09 19:13:51    228s] Creating Cell Server ...(0, 0, 0, 0)
[06/09 19:13:51    228s] Summary for sequential cells identification: 
[06/09 19:13:51    228s]   Identified SBFF number: 32
[06/09 19:13:51    228s]   Identified MBFF number: 0
[06/09 19:13:51    228s]   Identified SB Latch number: 0
[06/09 19:13:51    228s]   Identified MB Latch number: 0
[06/09 19:13:51    228s]   Not identified SBFF number: 34
[06/09 19:13:51    228s]   Not identified MBFF number: 0
[06/09 19:13:51    228s]   Not identified SB Latch number: 0
[06/09 19:13:51    228s]   Not identified MB Latch number: 0
[06/09 19:13:51    228s]   Number of sequential cells which are not FFs: 23
[06/09 19:13:51    228s] Creating Cell Server, finished. 
[06/09 19:13:51    228s] 
[06/09 19:13:51    228s] 
[06/09 19:13:51    228s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/09 19:13:51    228s]   
[06/09 19:13:51    228s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/09 19:13:51    228s]   **INFO: Flow update: Design timing is met.
[06/09 19:13:51    228s] **INFO: Flow update: Design timing is met.
[06/09 19:13:51    228s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:13:51    228s] Info: 40 io nets excluded
[06/09 19:13:51    228s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:13:51    228s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=1375.9M
[06/09 19:13:53    231s] ### Creating LA Mngr, finished. totSessionCpu=0:03:52 mem=1381.9M
[06/09 19:13:53    231s] Begin: Area Reclaim Optimization
[06/09 19:13:53    231s] 
[06/09 19:13:53    231s] Creating Lib Analyzer ...
[06/09 19:13:53    231s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:13:53    231s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/09 19:13:53    231s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:13:53    231s] 
[06/09 19:13:56    234s] Creating Lib Analyzer, finished. 
[06/09 19:13:56    234s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:13:56    234s] ### Creating PhyDesignMc. totSessionCpu=0:03:54 mem=1539.4M
[06/09 19:13:56    234s] #spOpts: N=250 
[06/09 19:13:56    234s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:54 mem=1539.4M
[06/09 19:13:56    234s] ### Creating LA Mngr. totSessionCpu=0:03:54 mem=1539.4M
[06/09 19:13:56    234s] ### Creating LA Mngr, finished. totSessionCpu=0:03:54 mem=1539.4M
[06/09 19:13:56    234s] 
[06/09 19:13:56    234s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/09 19:13:56    234s] ### Creating LA Mngr. totSessionCpu=0:03:54 mem=1605.1M
[06/09 19:13:56    234s] ### Creating LA Mngr, finished. totSessionCpu=0:03:54 mem=1605.1M
[06/09 19:13:56    234s] Usable buffer cells for single buffer setup transform:
[06/09 19:13:56    234s] CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15 
[06/09 19:13:56    234s] Number of usable buffer cells above: 12
[06/09 19:13:57    234s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 70.35
[06/09 19:13:57    234s] +----------+---------+--------+--------+------------+--------+
[06/09 19:13:57    234s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/09 19:13:57    234s] +----------+---------+--------+--------+------------+--------+
[06/09 19:13:57    234s] |    70.35%|        -|   0.100|   0.000|   0:00:00.0| 1605.1M|
[06/09 19:13:57    235s] |    70.35%|        0|   0.100|   0.000|   0:00:00.0| 1605.1M|
[06/09 19:13:57    235s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/09 19:13:57    235s] |    70.35%|        0|   0.100|   0.000|   0:00:00.0| 1605.1M|
[06/09 19:13:58    235s] |    70.34%|        6|   0.100|   0.000|   0:00:01.0| 1605.1M|
[06/09 19:13:58    235s] |    70.33%|        1|   0.100|   0.000|   0:00:00.0| 1605.1M|
[06/09 19:13:58    236s] |    70.33%|        1|   0.100|   0.000|   0:00:00.0| 1605.1M|
[06/09 19:13:58    236s] |    70.33%|        0|   0.100|   0.000|   0:00:00.0| 1605.1M|
[06/09 19:13:58    236s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/09 19:13:58    236s] |    70.33%|        0|   0.100|   0.000|   0:00:00.0| 1605.1M|
[06/09 19:13:58    236s] +----------+---------+--------+--------+------------+--------+
[06/09 19:13:58    236s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 70.33
[06/09 19:13:58    236s] 
[06/09 19:13:58    236s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 1 Resize = 1 **
[06/09 19:13:58    236s] --------------------------------------------------------------
[06/09 19:13:58    236s] |                                   | Total     | Sequential |
[06/09 19:13:58    236s] --------------------------------------------------------------
[06/09 19:13:58    236s] | Num insts resized                 |       1  |       0    |
[06/09 19:13:58    236s] | Num insts undone                  |       0  |       0    |
[06/09 19:13:58    236s] | Num insts Downsized               |       1  |       0    |
[06/09 19:13:58    236s] | Num insts Samesized               |       0  |       0    |
[06/09 19:13:58    236s] | Num insts Upsized                 |       0  |       0    |
[06/09 19:13:58    236s] | Num multiple commits+uncommits    |       0  |       -    |
[06/09 19:13:58    236s] --------------------------------------------------------------
[06/09 19:13:58    236s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:13:58    236s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:13:58    236s] **** End NDR-Layer Usage Statistics ****
[06/09 19:13:58    236s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:05.0) **
[06/09 19:13:58    236s] *** Starting refinePlace (0:03:56 mem=1605.1M) ***
[06/09 19:13:58    236s] Total net bbox length = 6.483e+05 (3.204e+05 3.279e+05) (ext = 2.549e+04)
[06/09 19:13:58    236s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:13:58    236s] Starting refinePlace ...
[06/09 19:13:58    236s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:13:58    236s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1605.1MB) @(0:03:56 - 0:03:56).
[06/09 19:13:58    236s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:13:58    236s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1605.1MB
[06/09 19:13:58    236s] Statistics of distance of Instance movement in refine placement:
[06/09 19:13:58    236s]   maximum (X+Y) =         0.00 um
[06/09 19:13:58    236s]   mean    (X+Y) =         0.00 um
[06/09 19:13:58    236s] Summary Report:
[06/09 19:13:58    236s] Instances move: 0 (out of 9525 movable)
[06/09 19:13:58    236s] Instances flipped: 0
[06/09 19:13:58    236s] Mean displacement: 0.00 um
[06/09 19:13:58    236s] Max displacement: 0.00 um 
[06/09 19:13:58    236s] Total instances moved : 0
[06/09 19:13:58    236s] Total net bbox length = 6.483e+05 (3.204e+05 3.279e+05) (ext = 2.549e+04)
[06/09 19:13:58    236s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1605.1MB
[06/09 19:13:58    236s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1605.1MB) @(0:03:56 - 0:03:56).
[06/09 19:13:58    236s] *** Finished refinePlace (0:03:56 mem=1605.1M) ***
[06/09 19:13:58    236s] *** maximum move = 0.00 um ***
[06/09 19:13:58    236s] *** Finished re-routing un-routed nets (1605.1M) ***
[06/09 19:13:58    236s] 
[06/09 19:13:58    236s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1605.1M) ***
[06/09 19:13:58    236s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1434.73M, totSessionCpu=0:03:56).
[06/09 19:13:58    236s] ### Creating LA Mngr. totSessionCpu=0:03:56 mem=1434.7M
[06/09 19:13:58    236s] ### Creating LA Mngr, finished. totSessionCpu=0:03:56 mem=1434.7M
[06/09 19:13:58    236s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/09 19:13:58    236s] [PSP]     Started earlyGlobalRoute kernel
[06/09 19:13:58    236s] [PSP]     Initial Peak syMemory usage = 1434.7 MB
[06/09 19:13:58    236s] (I)       Reading DB...
[06/09 19:13:58    236s] (I)       before initializing RouteDB syMemory usage = 1444.4 MB
[06/09 19:13:58    236s] (I)       congestionReportName   : 
[06/09 19:13:58    236s] (I)       layerRangeFor2DCongestion : 
[06/09 19:13:58    236s] (I)       buildTerm2TermWires    : 1
[06/09 19:13:58    236s] (I)       doTrackAssignment      : 1
[06/09 19:13:58    236s] (I)       dumpBookshelfFiles     : 0
[06/09 19:13:58    236s] (I)       numThreads             : 1
[06/09 19:13:58    236s] (I)       bufferingAwareRouting  : false
[06/09 19:13:58    236s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 19:13:58    236s] (I)       honorPin               : false
[06/09 19:13:58    236s] (I)       honorPinGuide          : true
[06/09 19:13:58    236s] (I)       honorPartition         : false
[06/09 19:13:58    236s] (I)       allowPartitionCrossover: false
[06/09 19:13:58    236s] (I)       honorSingleEntry       : true
[06/09 19:13:58    236s] (I)       honorSingleEntryStrong : true
[06/09 19:13:58    236s] (I)       handleViaSpacingRule   : false
[06/09 19:13:58    236s] (I)       handleEolSpacingRule   : false
[06/09 19:13:58    236s] (I)       PDConstraint           : none
[06/09 19:13:58    236s] (I)       expBetterNDRHandling   : false
[06/09 19:13:58    236s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 19:13:58    236s] (I)       routingEffortLevel     : 3
[06/09 19:13:58    236s] (I)       effortLevel            : standard
[06/09 19:13:58    236s] [NR-eGR] minRouteLayer          : 2
[06/09 19:13:58    236s] [NR-eGR] maxRouteLayer          : 127
[06/09 19:13:58    236s] (I)       relaxedTopLayerCeiling : 127
[06/09 19:13:58    236s] (I)       relaxedBottomLayerFloor: 2
[06/09 19:13:58    236s] (I)       numRowsPerGCell        : 1
[06/09 19:13:58    236s] (I)       speedUpLargeDesign     : 0
[06/09 19:13:58    236s] (I)       multiThreadingTA       : 1
[06/09 19:13:58    236s] (I)       blkAwareLayerSwitching : 1
[06/09 19:13:58    236s] (I)       optimizationMode       : false
[06/09 19:13:58    236s] (I)       routeSecondPG          : false
[06/09 19:13:58    236s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 19:13:58    236s] (I)       detourLimitForLayerRelax: 0.00
[06/09 19:13:58    236s] (I)       punchThroughDistance   : 500.00
[06/09 19:13:58    236s] (I)       scenicBound            : 1.15
[06/09 19:13:58    236s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 19:13:58    236s] (I)       source-to-sink ratio   : 0.00
[06/09 19:13:58    236s] (I)       targetCongestionRatioH : 1.00
[06/09 19:13:58    236s] (I)       targetCongestionRatioV : 1.00
[06/09 19:13:58    236s] (I)       layerCongestionRatio   : 0.70
[06/09 19:13:58    236s] (I)       m1CongestionRatio      : 0.10
[06/09 19:13:58    236s] (I)       m2m3CongestionRatio    : 0.70
[06/09 19:13:58    236s] (I)       localRouteEffort       : 1.00
[06/09 19:13:58    236s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 19:13:58    236s] (I)       supplyScaleFactorH     : 1.00
[06/09 19:13:58    236s] (I)       supplyScaleFactorV     : 1.00
[06/09 19:13:58    236s] (I)       highlight3DOverflowFactor: 0.00
[06/09 19:13:58    236s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 19:13:58    236s] (I)       routeVias              : 
[06/09 19:13:58    236s] (I)       readTROption           : true
[06/09 19:13:58    236s] (I)       extraSpacingFactor     : 1.00
[06/09 19:13:58    236s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 19:13:58    236s] (I)       routeSelectedNetsOnly  : false
[06/09 19:13:58    236s] (I)       clkNetUseMaxDemand     : false
[06/09 19:13:58    236s] (I)       extraDemandForClocks   : 0
[06/09 19:13:58    236s] (I)       steinerRemoveLayers    : false
[06/09 19:13:58    236s] (I)       demoteLayerScenicScale : 1.00
[06/09 19:13:58    236s] (I)       nonpreferLayerCostScale : 100.00
[06/09 19:13:58    236s] (I)       similarTopologyRoutingFast : false
[06/09 19:13:58    236s] (I)       spanningTreeRefinement : false
[06/09 19:13:58    236s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 19:13:58    236s] (I)       starting read tracks
[06/09 19:13:58    236s] (I)       build grid graph
[06/09 19:13:58    236s] (I)       build grid graph start
[06/09 19:13:58    236s] [NR-eGR] Layer1 has no routable track
[06/09 19:13:58    236s] [NR-eGR] Layer2 has single uniform track structure
[06/09 19:13:58    236s] [NR-eGR] Layer3 has single uniform track structure
[06/09 19:13:58    236s] [NR-eGR] Layer4 has single uniform track structure
[06/09 19:13:58    236s] (I)       build grid graph end
[06/09 19:13:58    236s] (I)       numViaLayers=4
[06/09 19:13:58    236s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:13:58    236s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:13:58    236s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:13:58    236s] (I)       end build via table
[06/09 19:13:58    236s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 19:13:58    236s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 19:13:58    236s] (I)       readDataFromPlaceDB
[06/09 19:13:58    236s] (I)       Read net information..
[06/09 19:13:58    236s] [NR-eGR] Read numTotalNets=10375  numIgnoredNets=0
[06/09 19:13:58    236s] (I)       Read testcase time = 0.000 seconds
[06/09 19:13:58    236s] 
[06/09 19:13:58    236s] (I)       read default dcut vias
[06/09 19:13:58    236s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:13:58    236s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:13:58    236s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:13:58    236s] (I)       build grid graph start
[06/09 19:13:58    236s] (I)       build grid graph end
[06/09 19:13:58    236s] (I)       Model blockage into capacity
[06/09 19:13:58    236s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 19:13:58    236s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 19:13:58    236s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 19:13:58    236s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 19:13:58    236s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 19:13:58    236s] (I)       Modeling time = 0.010 seconds
[06/09 19:13:58    236s] 
[06/09 19:13:58    236s] (I)       Number of ignored nets = 0
[06/09 19:13:58    236s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 19:13:58    236s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 19:13:58    236s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 19:13:58    236s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 19:13:58    236s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 19:13:58    236s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 19:13:58    236s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 19:13:58    236s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 19:13:58    236s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 19:13:58    236s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 19:13:58    236s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1446.0 MB
[06/09 19:13:58    236s] (I)       Ndr track 0 does not exist
[06/09 19:13:58    236s] (I)       Layer1  viaCost=200.00
[06/09 19:13:58    236s] (I)       Layer2  viaCost=100.00
[06/09 19:13:58    236s] (I)       Layer3  viaCost=200.00
[06/09 19:13:58    236s] (I)       ---------------------Grid Graph Info--------------------
[06/09 19:13:58    236s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 19:13:58    236s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 19:13:58    236s] (I)       Site Width          :  1400  (dbu)
[06/09 19:13:58    236s] (I)       Row Height          : 13000  (dbu)
[06/09 19:13:58    236s] (I)       GCell Width         : 13000  (dbu)
[06/09 19:13:58    236s] (I)       GCell Height        : 13000  (dbu)
[06/09 19:13:58    236s] (I)       grid                :   168   168     4
[06/09 19:13:58    236s] (I)       vertical capacity   :     0 13000     0 13000
[06/09 19:13:58    236s] (I)       horizontal capacity :     0     0 13000     0
[06/09 19:13:58    236s] (I)       Default wire width  :   500   600   600   600
[06/09 19:13:58    236s] (I)       Default wire space  :   450   500   500   600
[06/09 19:13:58    236s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 19:13:58    236s] (I)       First Track Coord   :     0   700  1300   700
[06/09 19:13:58    236s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[06/09 19:13:58    236s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 19:13:58    236s] (I)       Num of masks        :     1     1     1     1
[06/09 19:13:58    236s] (I)       Num of trim masks   :     0     0     0     0
[06/09 19:13:58    236s] (I)       --------------------------------------------------------
[06/09 19:13:58    236s] 
[06/09 19:13:58    236s] [NR-eGR] ============ Routing rule table ============
[06/09 19:13:58    236s] [NR-eGR] Rule id 0. Nets 10335 
[06/09 19:13:58    236s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 19:13:58    236s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 19:13:58    236s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:13:58    236s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:13:58    236s] [NR-eGR] ========================================
[06/09 19:13:58    236s] [NR-eGR] 
[06/09 19:13:58    236s] (I)       After initializing earlyGlobalRoute syMemory usage = 1446.0 MB
[06/09 19:13:58    236s] (I)       Loading and dumping file time : 0.05 seconds
[06/09 19:13:58    236s] (I)       ============= Initialization =============
[06/09 19:13:58    236s] (I)       totalPins=33330  totalGlobalPin=31165 (93.50%)
[06/09 19:13:58    236s] (I)       total 2D Cap : 401782 = (147615 H, 254167 V)
[06/09 19:13:58    236s] [NR-eGR] Layer group 1: route 10335 net(s) in layer range [2, 4]
[06/09 19:13:58    236s] (I)       ============  Phase 1a Route ============
[06/09 19:13:58    236s] (I)       Phase 1a runs 0.01 seconds
[06/09 19:13:58    236s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:13:58    236s] (I)       
[06/09 19:13:58    236s] (I)       ============  Phase 1b Route ============
[06/09 19:13:58    236s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:13:58    236s] (I)       
[06/09 19:13:58    236s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 8.000070e+05um
[06/09 19:13:58    236s] (I)       ============  Phase 1c Route ============
[06/09 19:13:58    236s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:13:58    236s] (I)       
[06/09 19:13:58    236s] (I)       ============  Phase 1d Route ============
[06/09 19:13:58    236s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:13:58    236s] (I)       
[06/09 19:13:58    236s] (I)       ============  Phase 1e Route ============
[06/09 19:13:58    236s] (I)       Phase 1e runs 0.00 seconds
[06/09 19:13:58    236s] (I)       Usage: 61539 = (30378 H, 31161 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:13:58    236s] (I)       
[06/09 19:13:58    236s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 8.000070e+05um
[06/09 19:13:58    236s] [NR-eGR] 
[06/09 19:13:58    236s] (I)       ============  Phase 1l Route ============
[06/09 19:13:58    236s] (I)       Phase 1l runs 0.01 seconds
[06/09 19:13:58    236s] (I)       
[06/09 19:13:58    236s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/09 19:13:58    236s] [NR-eGR]                OverCon         OverCon            
[06/09 19:13:58    236s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/09 19:13:58    236s] [NR-eGR] Layer              (1)             (3)    OverCon 
[06/09 19:13:58    236s] [NR-eGR] ---------------------------------------------------
[06/09 19:13:58    236s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/09 19:13:58    236s] [NR-eGR] Layer2      44( 0.29%)       1( 0.01%)   ( 0.30%) 
[06/09 19:13:58    236s] [NR-eGR] Layer3       1( 0.01%)       0( 0.00%)   ( 0.01%) 
[06/09 19:13:58    236s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/09 19:13:58    236s] [NR-eGR] ---------------------------------------------------
[06/09 19:13:58    236s] [NR-eGR] Total       45( 0.09%)       1( 0.00%)   ( 0.10%) 
[06/09 19:13:58    236s] [NR-eGR] 
[06/09 19:13:58    236s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/09 19:13:58    236s] (I)       total 2D Cap : 403157 = (148358 H, 254799 V)
[06/09 19:13:58    236s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/09 19:13:58    236s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/09 19:13:58    236s] (I)       ============= track Assignment ============
[06/09 19:13:58    236s] (I)       extract Global 3D Wires
[06/09 19:13:58    236s] (I)       Extract Global WL : time=0.00
[06/09 19:13:58    236s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/09 19:13:58    236s] (I)       Initialization real time=0.00 seconds
[06/09 19:13:58    236s] (I)       Run Multi-thread track assignment
[06/09 19:13:58    236s] (I)       merging nets...
[06/09 19:13:58    236s] (I)       merging nets done
[06/09 19:13:58    236s] (I)       Kernel real time=0.08 seconds
[06/09 19:13:58    236s] (I)       End Greedy Track Assignment
[06/09 19:13:58    236s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:13:58    236s] [NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 33294
[06/09 19:13:58    236s] [NR-eGR] Layer2(MET2)(V) length: 3.684078e+05um, number of vias: 47775
[06/09 19:13:58    236s] [NR-eGR] Layer3(MET3)(H) length: 4.075960e+05um, number of vias: 1927
[06/09 19:13:58    236s] [NR-eGR] Layer4(MET4)(V) length: 6.430839e+04um, number of vias: 0
[06/09 19:13:58    236s] [NR-eGR] Total length: 8.403122e+05um, number of vias: 82996
[06/09 19:13:58    236s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:13:58    236s] [NR-eGR] Total clock nets wire length: 4.769322e+04um 
[06/09 19:13:58    236s] [NR-eGR] --------------------------------------------------------------------------
[06/09 19:13:59    236s] [NR-eGR] End Peak syMemory usage = 1416.9 MB
[06/09 19:13:59    236s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.26 seconds
[06/09 19:13:59    236s] Extraction called for design 'top_io' of instances=9783 and nets=10829 using extraction engine 'preRoute' .
[06/09 19:13:59    236s] PreRoute RC Extraction called for design top_io.
[06/09 19:13:59    236s] RC Extraction called in multi-corner(2) mode.
[06/09 19:13:59    236s] RCMode: PreRoute
[06/09 19:13:59    236s]       RC Corner Indexes            0       1   
[06/09 19:13:59    236s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/09 19:13:59    236s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/09 19:13:59    236s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/09 19:13:59    236s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/09 19:13:59    236s] Shrink Factor                : 1.00000
[06/09 19:13:59    236s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/09 19:13:59    236s] Using capacitance table file ...
[06/09 19:13:59    236s] Updating RC grid for preRoute extraction ...
[06/09 19:13:59    236s] Initializing multi-corner capacitance tables ... 
[06/09 19:13:59    236s] Initializing multi-corner resistance tables ...
[06/09 19:13:59    236s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1414.441M)
[06/09 19:13:59    236s] Compute RC Scale Done ...
[06/09 19:13:59    236s] [hotspot] +------------+---------------+---------------+
[06/09 19:13:59    236s] [hotspot] |            |   max hotspot | total hotspot |
[06/09 19:13:59    236s] [hotspot] +------------+---------------+---------------+
[06/09 19:13:59    236s] [hotspot] | normalized |          0.00 |          0.00 |
[06/09 19:13:59    236s] [hotspot] +------------+---------------+---------------+
[06/09 19:13:59    236s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/09 19:13:59    236s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/09 19:13:59    236s] #################################################################################
[06/09 19:13:59    236s] # Design Stage: PreRoute
[06/09 19:13:59    236s] # Design Name: top_io
[06/09 19:13:59    236s] # Design Mode: 250nm
[06/09 19:13:59    236s] # Analysis Mode: MMMC Non-OCV 
[06/09 19:13:59    236s] # Parasitics Mode: No SPEF/RCDB
[06/09 19:13:59    236s] # Signoff Settings: SI Off 
[06/09 19:13:59    236s] #################################################################################
[06/09 19:13:59    237s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:13:59    237s] Calculate delays in BcWc mode...
[06/09 19:13:59    237s] Topological Sorting (REAL = 0:00:00.0, MEM = 1485.8M, InitMEM = 1485.8M)
[06/09 19:13:59    237s] Start delay calculation (fullDC) (1 T). (MEM=1485.81)
[06/09 19:13:59    237s] End AAE Lib Interpolated Model. (MEM=1485.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:14:00    238s] Total number of fetched objects 12209
[06/09 19:14:00    238s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:14:00    238s] End delay calculation. (MEM=1459.96 CPU=0:00:01.2 REAL=0:00:01.0)
[06/09 19:14:00    238s] End delay calculation (fullDC). (MEM=1459.96 CPU=0:00:01.3 REAL=0:00:01.0)
[06/09 19:14:00    238s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1460.0M) ***
[06/09 19:14:00    238s] Begin: GigaOpt postEco DRV Optimization
[06/09 19:14:00    238s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:14:00    238s] Info: 40 io nets excluded
[06/09 19:14:01    238s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:14:01    238s] PhyDesignGrid: maxLocalDensity 0.98
[06/09 19:14:01    238s] ### Creating PhyDesignMc. totSessionCpu=0:03:59 mem=1460.0M
[06/09 19:14:01    238s] #spOpts: N=250 
[06/09 19:14:01    238s] Core basic site is standard
[06/09 19:14:01    238s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:14:01    238s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:59 mem=1460.0M
[06/09 19:14:01    238s] 
[06/09 19:14:01    238s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/09 19:14:01    238s] ### Creating LA Mngr. totSessionCpu=0:03:59 mem=1460.0M
[06/09 19:14:01    238s] ### Creating LA Mngr, finished. totSessionCpu=0:03:59 mem=1460.0M
[06/09 19:14:02    239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:14:02    239s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/09 19:14:02    239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:14:02    239s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/09 19:14:02    239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:14:02    239s] Info: violation cost 1.077375 (cap = 0.000000, tran = 1.077375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:14:02    239s] |     6|    50|    -0.12|     0|     0|     0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0|  70.33|          |         |
[06/09 19:14:02    240s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:14:02    240s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       6|  70.34| 0:00:00.0|  1559.9M|
[06/09 19:14:02    240s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:14:02    240s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0|  70.34| 0:00:00.0|  1559.9M|
[06/09 19:14:02    240s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:14:02    240s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:14:02    240s] 0 Ndr or Layer constraints added by optimization 
[06/09 19:14:02    240s] **** End NDR-Layer Usage Statistics ****
[06/09 19:14:02    240s] 
[06/09 19:14:02    240s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1559.9M) ***
[06/09 19:14:02    240s] 
[06/09 19:14:02    240s] *** Starting refinePlace (0:04:00 mem=1575.9M) ***
[06/09 19:14:02    240s] Total net bbox length = 6.483e+05 (3.204e+05 3.279e+05) (ext = 2.549e+04)
[06/09 19:14:02    240s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:14:02    240s] Starting refinePlace ...
[06/09 19:14:02    240s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:14:02    240s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1575.9MB) @(0:04:00 - 0:04:00).
[06/09 19:14:02    240s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:14:02    240s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1575.9MB
[06/09 19:14:02    240s] Statistics of distance of Instance movement in refine placement:
[06/09 19:14:02    240s]   maximum (X+Y) =         0.00 um
[06/09 19:14:02    240s]   mean    (X+Y) =         0.00 um
[06/09 19:14:02    240s] Summary Report:
[06/09 19:14:02    240s] Instances move: 0 (out of 9525 movable)
[06/09 19:14:02    240s] Instances flipped: 0
[06/09 19:14:02    240s] Mean displacement: 0.00 um
[06/09 19:14:02    240s] Max displacement: 0.00 um 
[06/09 19:14:02    240s] Total instances moved : 0
[06/09 19:14:02    240s] Total net bbox length = 6.483e+05 (3.204e+05 3.279e+05) (ext = 2.549e+04)
[06/09 19:14:02    240s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1575.9MB
[06/09 19:14:02    240s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1575.9MB) @(0:04:00 - 0:04:00).
[06/09 19:14:02    240s] *** Finished refinePlace (0:04:00 mem=1575.9M) ***
[06/09 19:14:02    240s] *** maximum move = 0.00 um ***
[06/09 19:14:02    240s] *** Finished re-routing un-routed nets (1575.9M) ***
[06/09 19:14:02    240s] 
[06/09 19:14:02    240s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1575.9M) ***
[06/09 19:14:02    240s] End: GigaOpt postEco DRV Optimization
[06/09 19:14:02    240s] **INFO: Flow update: Design timing is met.
[06/09 19:14:02    240s] **INFO: Flow update: Design timing is met.
[06/09 19:14:02    240s] **INFO: Flow update: Design timing is met.
[06/09 19:14:02    240s] *** Steiner Routed Nets: 0.443%; Threshold: 100; Threshold for Hold: 100
[06/09 19:14:02    240s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=1556.8M
[06/09 19:14:02    240s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=1556.8M
[06/09 19:14:02    240s] Re-routed 0 nets
[06/09 19:14:02    240s] 
[06/09 19:14:02    240s] Active setup views:
[06/09 19:14:02    240s]  setup_func_max
[06/09 19:14:02    240s]   Dominating endpoints: 0
[06/09 19:14:02    240s]   Dominating TNS: -0.000
[06/09 19:14:02    240s] 
[06/09 19:14:02    240s] Extraction called for design 'top_io' of instances=9783 and nets=10829 using extraction engine 'preRoute' .
[06/09 19:14:02    240s] PreRoute RC Extraction called for design top_io.
[06/09 19:14:02    240s] RC Extraction called in multi-corner(2) mode.
[06/09 19:14:02    240s] RCMode: PreRoute
[06/09 19:14:02    240s]       RC Corner Indexes            0       1   
[06/09 19:14:02    240s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/09 19:14:02    240s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/09 19:14:02    240s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/09 19:14:02    240s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/09 19:14:02    240s] Shrink Factor                : 1.00000
[06/09 19:14:02    240s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/09 19:14:02    240s] Using capacitance table file ...
[06/09 19:14:02    240s] Initializing multi-corner capacitance tables ... 
[06/09 19:14:02    240s] Initializing multi-corner resistance tables ...
[06/09 19:14:02    240s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1416.988M)
[06/09 19:14:02    240s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/09 19:14:02    240s] [PSP]     Started earlyGlobalRoute kernel
[06/09 19:14:02    240s] [PSP]     Initial Peak syMemory usage = 1417.0 MB
[06/09 19:14:02    240s] (I)       Reading DB...
[06/09 19:14:02    240s] (I)       before initializing RouteDB syMemory usage = 1422.5 MB
[06/09 19:14:02    240s] (I)       congestionReportName   : 
[06/09 19:14:02    240s] (I)       layerRangeFor2DCongestion : 
[06/09 19:14:02    240s] (I)       buildTerm2TermWires    : 0
[06/09 19:14:02    240s] (I)       doTrackAssignment      : 1
[06/09 19:14:02    240s] (I)       dumpBookshelfFiles     : 0
[06/09 19:14:02    240s] (I)       numThreads             : 1
[06/09 19:14:02    240s] (I)       bufferingAwareRouting  : false
[06/09 19:14:02    240s] [NR-eGR] honorMsvRouteConstraint: false
[06/09 19:14:02    240s] (I)       honorPin               : false
[06/09 19:14:02    240s] (I)       honorPinGuide          : true
[06/09 19:14:02    240s] (I)       honorPartition         : false
[06/09 19:14:02    240s] (I)       allowPartitionCrossover: false
[06/09 19:14:02    240s] (I)       honorSingleEntry       : true
[06/09 19:14:02    240s] (I)       honorSingleEntryStrong : true
[06/09 19:14:02    240s] (I)       handleViaSpacingRule   : false
[06/09 19:14:02    240s] (I)       handleEolSpacingRule   : false
[06/09 19:14:02    240s] (I)       PDConstraint           : none
[06/09 19:14:02    240s] (I)       expBetterNDRHandling   : false
[06/09 19:14:02    240s] [NR-eGR] honorClockSpecNDR      : 0
[06/09 19:14:02    240s] (I)       routingEffortLevel     : 3
[06/09 19:14:02    240s] (I)       effortLevel            : standard
[06/09 19:14:02    240s] [NR-eGR] minRouteLayer          : 2
[06/09 19:14:02    240s] [NR-eGR] maxRouteLayer          : 127
[06/09 19:14:02    240s] (I)       relaxedTopLayerCeiling : 127
[06/09 19:14:02    240s] (I)       relaxedBottomLayerFloor: 2
[06/09 19:14:02    240s] (I)       numRowsPerGCell        : 1
[06/09 19:14:02    240s] (I)       speedUpLargeDesign     : 0
[06/09 19:14:02    240s] (I)       multiThreadingTA       : 1
[06/09 19:14:02    240s] (I)       blkAwareLayerSwitching : 1
[06/09 19:14:02    240s] (I)       optimizationMode       : false
[06/09 19:14:02    240s] (I)       routeSecondPG          : false
[06/09 19:14:02    240s] (I)       scenicRatioForLayerRelax: 0.00
[06/09 19:14:02    240s] (I)       detourLimitForLayerRelax: 0.00
[06/09 19:14:02    240s] (I)       punchThroughDistance   : 500.00
[06/09 19:14:02    240s] (I)       scenicBound            : 1.15
[06/09 19:14:02    240s] (I)       maxScenicToAvoidBlk    : 100.00
[06/09 19:14:02    240s] (I)       source-to-sink ratio   : 0.00
[06/09 19:14:02    240s] (I)       targetCongestionRatioH : 1.00
[06/09 19:14:02    240s] (I)       targetCongestionRatioV : 1.00
[06/09 19:14:02    240s] (I)       layerCongestionRatio   : 0.70
[06/09 19:14:02    240s] (I)       m1CongestionRatio      : 0.10
[06/09 19:14:02    240s] (I)       m2m3CongestionRatio    : 0.70
[06/09 19:14:02    240s] (I)       localRouteEffort       : 1.00
[06/09 19:14:02    240s] (I)       numSitesBlockedByOneVia: 8.00
[06/09 19:14:02    240s] (I)       supplyScaleFactorH     : 1.00
[06/09 19:14:02    240s] (I)       supplyScaleFactorV     : 1.00
[06/09 19:14:02    240s] (I)       highlight3DOverflowFactor: 0.00
[06/09 19:14:02    240s] (I)       doubleCutViaModelingRatio: 0.00
[06/09 19:14:02    240s] (I)       routeVias              : 
[06/09 19:14:02    240s] (I)       readTROption           : true
[06/09 19:14:02    240s] (I)       extraSpacingFactor     : 1.00
[06/09 19:14:02    240s] [NR-eGR] numTracksPerClockWire  : 0
[06/09 19:14:02    240s] (I)       routeSelectedNetsOnly  : false
[06/09 19:14:02    240s] (I)       clkNetUseMaxDemand     : false
[06/09 19:14:02    240s] (I)       extraDemandForClocks   : 0
[06/09 19:14:02    240s] (I)       steinerRemoveLayers    : false
[06/09 19:14:02    240s] (I)       demoteLayerScenicScale : 1.00
[06/09 19:14:02    240s] (I)       nonpreferLayerCostScale : 100.00
[06/09 19:14:02    240s] (I)       similarTopologyRoutingFast : false
[06/09 19:14:02    240s] (I)       spanningTreeRefinement : false
[06/09 19:14:02    240s] (I)       spanningTreeRefinementAlpha : 0.50
[06/09 19:14:02    240s] (I)       starting read tracks
[06/09 19:14:02    240s] (I)       build grid graph
[06/09 19:14:02    240s] (I)       build grid graph start
[06/09 19:14:02    240s] [NR-eGR] Layer1 has no routable track
[06/09 19:14:02    240s] [NR-eGR] Layer2 has single uniform track structure
[06/09 19:14:02    240s] [NR-eGR] Layer3 has single uniform track structure
[06/09 19:14:02    240s] [NR-eGR] Layer4 has single uniform track structure
[06/09 19:14:02    240s] (I)       build grid graph end
[06/09 19:14:02    240s] (I)       numViaLayers=4
[06/09 19:14:02    240s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:14:02    240s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:14:02    240s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:14:02    240s] (I)       end build via table
[06/09 19:14:02    240s] [NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=300 numBumpBlks=0 numBoundaryFakeBlks=0
[06/09 19:14:02    240s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/09 19:14:02    240s] (I)       readDataFromPlaceDB
[06/09 19:14:02    240s] (I)       Read net information..
[06/09 19:14:02    240s] [NR-eGR] Read numTotalNets=10375  numIgnoredNets=0
[06/09 19:14:02    240s] (I)       Read testcase time = 0.000 seconds
[06/09 19:14:02    240s] 
[06/09 19:14:02    240s] (I)       read default dcut vias
[06/09 19:14:02    240s] (I)       Reading via VIA1_PR for layer: 0 
[06/09 19:14:02    240s] (I)       Reading via VIA2_PR for layer: 1 
[06/09 19:14:02    240s] (I)       Reading via VIA3_PR for layer: 2 
[06/09 19:14:02    240s] (I)       build grid graph start
[06/09 19:14:02    240s] (I)       build grid graph end
[06/09 19:14:02    240s] (I)       Model blockage into capacity
[06/09 19:14:02    240s] (I)       Read numBlocks=1674  numPreroutedWires=0  numCapScreens=0
[06/09 19:14:02    240s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/09 19:14:02    240s] (I)       blocked area on Layer2 : 4426199820000  (92.67%)
[06/09 19:14:02    240s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/09 19:14:02    240s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/09 19:14:02    240s] (I)       Modeling time = 0.010 seconds
[06/09 19:14:02    240s] 
[06/09 19:14:02    240s] (I)       Number of ignored nets = 0
[06/09 19:14:02    240s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/09 19:14:02    240s] (I)       Number of clock nets = 2.  Ignored: No
[06/09 19:14:02    240s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/09 19:14:02    240s] (I)       Number of special nets = 0.  Ignored: Yes
[06/09 19:14:02    240s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/09 19:14:02    240s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/09 19:14:02    240s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/09 19:14:02    240s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/09 19:14:02    240s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/09 19:14:02    240s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/09 19:14:02    240s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1422.5 MB
[06/09 19:14:02    240s] (I)       Ndr track 0 does not exist
[06/09 19:14:02    240s] (I)       Layer1  viaCost=200.00
[06/09 19:14:02    240s] (I)       Layer2  viaCost=100.00
[06/09 19:14:02    240s] (I)       Layer3  viaCost=200.00
[06/09 19:14:02    240s] (I)       ---------------------Grid Graph Info--------------------
[06/09 19:14:02    240s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/09 19:14:02    240s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/09 19:14:02    240s] (I)       Site Width          :  1400  (dbu)
[06/09 19:14:02    240s] (I)       Row Height          : 13000  (dbu)
[06/09 19:14:02    240s] (I)       GCell Width         : 13000  (dbu)
[06/09 19:14:02    240s] (I)       GCell Height        : 13000  (dbu)
[06/09 19:14:02    240s] (I)       grid                :   168   168     4
[06/09 19:14:02    240s] (I)       vertical capacity   :     0 13000     0 13000
[06/09 19:14:02    240s] (I)       horizontal capacity :     0     0 13000     0
[06/09 19:14:02    240s] (I)       Default wire width  :   500   600   600   600
[06/09 19:14:02    240s] (I)       Default wire space  :   450   500   500   600
[06/09 19:14:02    240s] (I)       Default pitch size  :   950  1400  1300  1400
[06/09 19:14:02    240s] (I)       First Track Coord   :     0   700  1300   700
[06/09 19:14:02    240s] (I)       Num tracks per GCell: 13.68  9.29 10.00  9.29
[06/09 19:14:02    240s] (I)       Total num of tracks :     0  1564  1677  1564
[06/09 19:14:02    240s] (I)       Num of masks        :     1     1     1     1
[06/09 19:14:02    240s] (I)       Num of trim masks   :     0     0     0     0
[06/09 19:14:02    240s] (I)       --------------------------------------------------------
[06/09 19:14:02    240s] 
[06/09 19:14:02    240s] [NR-eGR] ============ Routing rule table ============
[06/09 19:14:02    240s] [NR-eGR] Rule id 0. Nets 10335 
[06/09 19:14:02    240s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/09 19:14:02    240s] [NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[06/09 19:14:02    240s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:14:02    240s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/09 19:14:02    240s] [NR-eGR] ========================================
[06/09 19:14:02    240s] [NR-eGR] 
[06/09 19:14:02    240s] (I)       After initializing earlyGlobalRoute syMemory usage = 1422.5 MB
[06/09 19:14:02    240s] (I)       Loading and dumping file time : 0.05 seconds
[06/09 19:14:02    240s] (I)       ============= Initialization =============
[06/09 19:14:02    240s] (I)       totalPins=33330  totalGlobalPin=31167 (93.51%)
[06/09 19:14:02    240s] (I)       total 2D Cap : 401782 = (147615 H, 254167 V)
[06/09 19:14:02    240s] [NR-eGR] Layer group 1: route 10335 net(s) in layer range [2, 4]
[06/09 19:14:02    240s] (I)       ============  Phase 1a Route ============
[06/09 19:14:02    240s] (I)       Phase 1a runs 0.01 seconds
[06/09 19:14:02    240s] (I)       Usage: 61542 = (30379 H, 31163 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:14:02    240s] (I)       
[06/09 19:14:02    240s] (I)       ============  Phase 1b Route ============
[06/09 19:14:02    240s] (I)       Usage: 61542 = (30379 H, 31163 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:14:02    240s] (I)       
[06/09 19:14:02    240s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 8.000460e+05um
[06/09 19:14:02    240s] (I)       ============  Phase 1c Route ============
[06/09 19:14:02    240s] (I)       Usage: 61542 = (30379 H, 31163 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:14:02    240s] (I)       
[06/09 19:14:02    240s] (I)       ============  Phase 1d Route ============
[06/09 19:14:02    240s] (I)       Usage: 61542 = (30379 H, 31163 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:14:02    240s] (I)       
[06/09 19:14:02    240s] (I)       ============  Phase 1e Route ============
[06/09 19:14:02    240s] (I)       Phase 1e runs 0.00 seconds
[06/09 19:14:02    240s] (I)       Usage: 61542 = (30379 H, 31163 V) = (20.58% H, 12.26% V) = (3.949e+05um H, 4.051e+05um V)
[06/09 19:14:02    240s] (I)       
[06/09 19:14:02    240s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 8.000460e+05um
[06/09 19:14:02    240s] [NR-eGR] 
[06/09 19:14:02    240s] (I)       ============  Phase 1l Route ============
[06/09 19:14:02    240s] (I)       Phase 1l runs 0.01 seconds
[06/09 19:14:02    240s] (I)       
[06/09 19:14:02    240s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/09 19:14:02    240s] [NR-eGR]                OverCon            
[06/09 19:14:02    240s] [NR-eGR]                 #Gcell     %Gcell
[06/09 19:14:02    240s] [NR-eGR] Layer              (2)    OverCon 
[06/09 19:14:02    240s] [NR-eGR] ------------------------------------
[06/09 19:14:02    240s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/09 19:14:02    240s] [NR-eGR] Layer2      44( 0.29%)   ( 0.29%) 
[06/09 19:14:02    240s] [NR-eGR] Layer3       1( 0.01%)   ( 0.01%) 
[06/09 19:14:02    240s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/09 19:14:02    240s] [NR-eGR] ------------------------------------
[06/09 19:14:02    240s] [NR-eGR] Total       45( 0.09%)   ( 0.09%) 
[06/09 19:14:02    240s] [NR-eGR] 
[06/09 19:14:02    240s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/09 19:14:02    240s] (I)       total 2D Cap : 403157 = (148358 H, 254799 V)
[06/09 19:14:02    240s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/09 19:14:02    240s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/09 19:14:02    240s] [NR-eGR] End Peak syMemory usage = 1422.5 MB
[06/09 19:14:02    240s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
[06/09 19:14:02    240s] [hotspot] +------------+---------------+---------------+
[06/09 19:14:02    240s] [hotspot] |            |   max hotspot | total hotspot |
[06/09 19:14:02    240s] [hotspot] +------------+---------------+---------------+
[06/09 19:14:02    240s] [hotspot] | normalized |          0.00 |          0.00 |
[06/09 19:14:02    240s] [hotspot] +------------+---------------+---------------+
[06/09 19:14:02    240s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/09 19:14:02    240s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/09 19:14:02    240s] #################################################################################
[06/09 19:14:02    240s] # Design Stage: PreRoute
[06/09 19:14:02    240s] # Design Name: top_io
[06/09 19:14:02    240s] # Design Mode: 250nm
[06/09 19:14:02    240s] # Analysis Mode: MMMC Non-OCV 
[06/09 19:14:02    240s] # Parasitics Mode: No SPEF/RCDB
[06/09 19:14:02    240s] # Signoff Settings: SI Off 
[06/09 19:14:02    240s] #################################################################################
[06/09 19:14:03    240s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:14:03    240s] Calculate delays in BcWc mode...
[06/09 19:14:03    240s] Topological Sorting (REAL = 0:00:00.0, MEM = 1438.6M, InitMEM = 1438.6M)
[06/09 19:14:03    240s] Start delay calculation (fullDC) (1 T). (MEM=1438.63)
[06/09 19:14:03    240s] End AAE Lib Interpolated Model. (MEM=1438.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:14:04    242s] Total number of fetched objects 12209
[06/09 19:14:04    242s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:14:04    242s] End delay calculation. (MEM=1466.73 CPU=0:00:01.2 REAL=0:00:01.0)
[06/09 19:14:04    242s] End delay calculation (fullDC). (MEM=1466.73 CPU=0:00:01.3 REAL=0:00:01.0)
[06/09 19:14:04    242s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1466.7M) ***
[06/09 19:14:04    242s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:04:02 mem=1466.7M)
[06/09 19:14:04    242s] Reported timing to dir ./timingReports
[06/09 19:14:04    242s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1150.3M, totSessionCpu=0:04:02 **
[06/09 19:14:05    242s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.137  |  0.137  |  3.386  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.341%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1150.7M, totSessionCpu=0:04:03 **
[06/09 19:14:05    242s] Deleting Cell Server ...
[06/09 19:14:05    242s] Deleting Lib Analyzer.
[06/09 19:14:05    242s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/09 19:14:05    242s] Type 'man IMPOPT-3195' for more detail.
[06/09 19:14:05    242s] *** Finished optDesign ***
[06/09 19:14:05    242s] 
[06/09 19:14:05    242s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:22.3 real=0:00:22.3)
[06/09 19:14:05    242s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:07.4 real=0:00:07.4)
[06/09 19:14:05    242s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:03.5 real=0:00:03.4)
[06/09 19:14:05    242s] Info: pop threads available for lower-level modules during optimization.
[06/09 19:14:05    242s] Info: Destroy the CCOpt slew target map.
[06/09 19:16:03    253s] <CMD> report_timing
[06/09 19:19:00    269s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/09 19:19:19    271s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[06/09 19:19:20    271s] <CMD> routeDesign -globalDetail
[06/09 19:19:20    271s] #% Begin routeDesign (date=06/09 19:19:20, mem=1152.5M)
[06/09 19:19:20    271s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.50 (MB), peak = 1177.54 (MB)
[06/09 19:19:20    271s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/09 19:19:20    271s] #**INFO: setDesignMode -flowEffort standard
[06/09 19:19:20    271s] #**INFO: mulit-cut via swapping is disabled by user.
[06/09 19:19:20    271s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/09 19:19:20    271s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[06/09 19:19:20    271s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[06/09 19:19:20    271s] #spOpts: N=250 
[06/09 19:19:20    271s] Core basic site is standard
[06/09 19:19:20    271s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:19:20    271s] Begin checking placement ... (start mem=1409.5M, init mem=1409.5M)
[06/09 19:19:20    271s] *info: Placed = 9731           (Fixed = 206)
[06/09 19:19:20    271s] *info: Unplaced = 0           
[06/09 19:19:20    271s] Placement Density:70.34%(1261915/1793992)
[06/09 19:19:20    271s] Placement Density (including fixed std cells):70.46%(1269414/1801491)
[06/09 19:19:20    271s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1409.5M)
[06/09 19:19:20    271s] #**INFO: auto set of routeWithTimingDriven to true
[06/09 19:19:20    271s] #**INFO: auto set of routeWithSiDriven to true
[06/09 19:19:20    271s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/09 19:19:20    271s] 
[06/09 19:19:20    271s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/09 19:19:20    271s] *** Changed status on (0) nets in Clock.
[06/09 19:19:20    271s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1409.5M) ***
[06/09 19:19:20    271s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.67 (MB), peak = 1177.54 (MB)
[06/09 19:19:20    271s] % Begin globalDetailRoute (date=06/09 19:19:20, mem=1152.7M)
[06/09 19:19:20    271s] 
[06/09 19:19:20    271s] globalDetailRoute
[06/09 19:19:20    271s] 
[06/09 19:19:20    271s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[06/09 19:19:20    271s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[06/09 19:19:20    271s] #setNanoRouteMode -routeWithSiDriven true
[06/09 19:19:20    271s] #setNanoRouteMode -routeWithTimingDriven true
[06/09 19:19:20    271s] #Start globalDetailRoute on Thu Jun  9 19:19:20 2022
[06/09 19:19:20    271s] #
[06/09 19:19:20    271s] #Generating timing data, please wait...
[06/09 19:19:20    271s] #10389 total nets, 0 already routed, 0 will ignore in trialRoute
[06/09 19:19:20    271s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/09 19:19:20    271s] #Reporting timing...
[06/09 19:19:20    272s] End AAE Lib Interpolated Model. (MEM=1387.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:19:22    273s] Total number of fetched objects 12209
[06/09 19:19:22    273s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:19:22    273s] End delay calculation. (MEM=1434.38 CPU=0:00:01.3 REAL=0:00:02.0)
[06/09 19:19:22    273s] #Normalized TNS: 1000.00 20.00 0.00 0.00 0.00 0.00
[06/09 19:19:22    273s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1139.75 (MB), peak = 1177.54 (MB)
[06/09 19:19:22    273s] #Library Standard Delay: 141.70ps
[06/09 19:19:22    273s] #Slack threshold: 283.40ps
[06/09 19:19:22    273s] #*** Analyzed 26 timing critical paths
[06/09 19:19:22    273s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.14 (MB), peak = 1177.54 (MB)
[06/09 19:19:25    276s] #Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1152.76 (MB), peak = 1177.54 (MB)
[06/09 19:19:26    277s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[06/09 19:19:26    277s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1153.27 (MB), peak = 1177.54 (MB)
[06/09 19:19:26    277s] #
[06/09 19:19:26    277s] #*** Enable low timing-driven effort with mode 0.
[06/09 19:19:26    277s] #Dump tif for version 2.1
[06/09 19:19:26    278s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[06/09 19:19:26    278s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[06/09 19:19:27    278s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[06/09 19:19:27    278s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[06/09 19:19:27    278s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/09 19:19:27    278s] #Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1077.43 (MB), peak = 1177.54 (MB)
[06/09 19:19:27    278s] #Done generating timing data.
[06/09 19:19:27    278s] #WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
[06/09 19:19:27    278s] #WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:19:27    279s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/09 19:19:27    279s] #To increase the message display limit, refer to the product command reference manual.
[06/09 19:19:27    279s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/09 19:19:27    279s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[1] of net in_MUX_inSEL15[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/09 19:19:27    279s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[0] of net in_MUX_inSEL15[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/09 19:19:27    279s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_outFIFO_inReadEnable of net in_outFIFO_inReadEnable because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/09 19:19:27    279s] ### Net info: total nets: 10829
[06/09 19:19:27    279s] ### Net info: dirty nets: 0
[06/09 19:19:27    279s] ### Net info: marked as disconnected nets: 0
[06/09 19:19:27    279s] ### Net info: fully routed nets: 0
[06/09 19:19:27    279s] ### Net info: trivial (single pin) nets: 0
[06/09 19:19:27    279s] ### Net info: unrouted nets: 10829
[06/09 19:19:27    279s] ### Net info: re-extraction nets: 0
[06/09 19:19:27    279s] ### Net info: ignored nets: 0
[06/09 19:19:27    279s] ### Net info: skip routing nets: 0
[06/09 19:19:27    279s] ### import route signature (0) = 1126889533
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
[06/09 19:19:27    279s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[06/09 19:19:27    279s] #To increase the message display limit, refer to the product command reference manual.
[06/09 19:19:27    279s] #Start reading timing information from file .timing_file_6682.tif.gz ...
[06/09 19:19:27    279s] #Read in timing information for 44 ports, 9569 instances from timing file .timing_file_6682.tif.gz.
[06/09 19:19:27    279s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[06/09 19:19:27    279s] #RTESIG:78da8d934b4f032114855dfb2b6ea65dd4c4325c0606d81add98a84de36b47a6964e49e6
[06/09 19:19:27    279s] #       1586517fbea8dba60c2b025fce3df770592c5fefb690a12488eb912a6a101eb728a964b8
[06/09 19:19:27    279s] #       6628448ed2c4ab979bec72b17cda3c97650187aa192dac767ddf5cc3345a0fa30dc175f5
[06/09 19:19:27    279s] #       d53f235140f0d3598429c8f2d00eb9ebbafe731a4db0ed60ca5231f3e15adbec0b4d7e37
[06/09 19:19:27    279s] #       c475434d0ede7c0f47560d035234f5eee1feed3defaaaef7fd14ac893ae6d6b59bbaca49
[06/09 19:19:27    279s] #       706d2c63bc1d7a1f90ec33588dc1c7a3d33e24022554d0b8607568fa2a9ce63485ece8ea
[06/09 19:19:27    279s] #       63424e8b59728aaa54426a46d0aa54c061e5ba606beb4f23b1c135a3d1144d9a52258859
[06/09 19:19:27    279s] #       9c022422c9698ac066e8692a5361689c812423d59ca7913289080ec891c87463f1095362
[06/09 19:19:27    279s] #       b280ace9bfce8f9556989c05ad75aa18624c7ac61463a1934121177f3f271902729536c6
[06/09 19:19:27    279s] #       353bc35cfc008d5069e2
[06/09 19:19:27    279s] #
[06/09 19:19:27    279s] #RTESIG:78da8d934b4f032114855dfb2b6ea65dd4c4325c0606d81add98a84de36b47a6964e49e6
[06/09 19:19:27    279s] #       1586517fbea8dba60c2b025fce3df770592c5fefb690a12488eb912a6a101eb728a964b8
[06/09 19:19:27    279s] #       6628448ed2c4ab979bec72b17cda3c97650187aa192dac767ddf5cc3345a0fa30dc175f5
[06/09 19:19:27    279s] #       d53f235140f0d3598429c8f2d00eb9ebbafe731a4db0ed60ca5231f3e15adbec0b4d7e37
[06/09 19:19:27    279s] #       c475434d0ede7c0f47560d035234f5eee1feed3defaaaef7fd14ac893ae6d6b59bbaca49
[06/09 19:19:27    279s] #       706d2c63bc1d7a1f90ec33588dc1c7a3d33e24022554d0b8607568fa2a9ce63485ece8ea
[06/09 19:19:27    279s] #       63424e8b59728aaa54426a46d0aa54c061e5ba606beb4f23b1c135a3d1144d9a52258859
[06/09 19:19:27    279s] #       9c022422c9698ac066e8692a5361689c812423d59ca7913289080ec891c87463f1095362
[06/09 19:19:27    279s] #       b280ace9bfce8f9556989c05ad75aa18624c7ac61463a1934121177f3f271902729536c6
[06/09 19:19:27    279s] #       353bc35cfc008d5069e2
[06/09 19:19:27    279s] #
[06/09 19:19:27    279s] #Start routing data preparation on Thu Jun  9 19:19:27 2022
[06/09 19:19:27    279s] #
[06/09 19:19:27    279s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
[06/09 19:19:27    279s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
[06/09 19:19:27    279s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
[06/09 19:19:27    279s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
[06/09 19:19:27    279s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
[06/09 19:19:27    279s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
[06/09 19:19:27    279s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
[06/09 19:19:27    279s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
[06/09 19:19:27    279s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
[06/09 19:19:27    279s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
[06/09 19:19:27    279s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
[06/09 19:19:27    279s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
[06/09 19:19:27    279s] #Minimum voltage of a net in the design = 0.000.
[06/09 19:19:27    279s] #Maximum voltage of a net in the design = 3.630.
[06/09 19:19:27    279s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/09 19:19:27    279s] #Voltage range [0.000 - 3.630] has 10826 nets.
[06/09 19:19:29    280s] # MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
[06/09 19:19:29    280s] # MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
[06/09 19:19:29    280s] # MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
[06/09 19:19:29    280s] # MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
[06/09 19:19:29    280s] #Regenerating Ggrids automatically.
[06/09 19:19:29    280s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
[06/09 19:19:29    280s] #Using automatically generated G-grids.
[06/09 19:19:29    280s] #Done routing data preparation.
[06/09 19:19:29    280s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1111.00 (MB), peak = 1177.54 (MB)
[06/09 19:19:29    280s] #
[06/09 19:19:29    280s] #Summary of active signal nets routing constraints set by OPT:
[06/09 19:19:29    280s] #	preferred routing layers      : 0
[06/09 19:19:29    280s] #	preferred routing layer effort: 0
[06/09 19:19:29    280s] #	preferred extra space         : 0
[06/09 19:19:29    280s] #	preferred multi-cut via       : 0
[06/09 19:19:29    280s] #	avoid detour                  : 0
[06/09 19:19:29    280s] #	expansion ratio               : 0
[06/09 19:19:29    280s] #	net priority                  : 0
[06/09 19:19:29    280s] #	s2s control                   : 0
[06/09 19:19:29    280s] #	avoid chaining                : 0
[06/09 19:19:29    280s] #	inst-based stacking via       : 0
[06/09 19:19:29    280s] #
[06/09 19:19:29    280s] #Summary of active signal nets routing constraints set by USER:
[06/09 19:19:29    280s] #	preferred routing layers      : 0
[06/09 19:19:29    280s] #	preferred routing layer effort     : 0
[06/09 19:19:29    280s] #	preferred extra space              : 0
[06/09 19:19:29    280s] #	preferred multi-cut via            : 0
[06/09 19:19:29    280s] #	avoid detour                       : 0
[06/09 19:19:29    280s] #	net weight                         : 0
[06/09 19:19:29    280s] #	avoid chaining                     : 0
[06/09 19:19:29    280s] #	cell-based stacking via (required) : 0
[06/09 19:19:29    280s] #	cell-based stacking via (optional) : 0
[06/09 19:19:29    280s] #
[06/09 19:19:29    280s] #Start timing driven prevention iteration
[06/09 19:19:29    280s] #Setup timing driven global route constraints:
[06/09 19:19:29    280s] #Honor OPT layer assignment for 0 nets.
[06/09 19:19:29    280s] #Remove OPT layer assignment for 0 nets.
[06/09 19:19:29    280s] #Honor USER layer assignment for 0 nets.
[06/09 19:19:29    280s] #Remove USER layer assignment for 0 nets.
[06/09 19:19:29    280s] #layer MET1: MET1_RC = 4.51197e-11
[06/09 19:19:29    280s] #layer MET2: MET2_RC = 4.33154e-11
[06/09 19:19:29    280s] #layer MET3: MET3_RC = 4.23051e-11
[06/09 19:19:29    280s] #layer MET4: MET4_RC = 1.27022e-11
[06/09 19:19:29    280s] #Metal stack 1: MET1 - MET2
[06/09 19:19:29    280s] #Metal stack 2: MET3 - MET4
[06/09 19:19:29    280s] #Prevention stack gain threshold: Min=0.2 ps, 1-stack=0.2 ps
[06/09 19:19:29    281s] End AAE Lib Interpolated Model. (MEM=1378.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:19:29    281s] #Start building rc corner(s)...
[06/09 19:19:29    281s] #Number of RC Corner = 2
[06/09 19:19:29    281s] #Corner rc_best /softl1/AMS_410_ISR15/assura/c35b4/c35b4_thick/RCX-best/qrcTechFile -25.000000 (real) 
[06/09 19:19:29    281s] #Corner rc_worst /softl1/AMS_410_ISR15/assura/c35b4/c35b4_thick/RCX-worst/qrcTechFile 125.000000 (real) 
[06/09 19:19:29    281s] #Layer met4 does not exist in nanoroute.
[06/09 19:19:29    281s] #poly2 -> MET1 (1)
[06/09 19:19:29    281s] #met1 -> MET2 (2)
[06/09 19:19:29    281s] #met2 -> MET3 (3)
[06/09 19:19:29    281s] #met3 -> MET4 (4)
[06/09 19:19:29    281s] #Layer met4 does not exist in nanoroute.
[06/09 19:19:29    281s] #SADV_On
[06/09 19:19:29    281s] # Corner(s) : 
[06/09 19:19:29    281s] #rc_best [-25.00] 
[06/09 19:19:29    281s] #rc_worst [125.00]
[06/09 19:19:30    281s] # Corner id: 0
[06/09 19:19:30    281s] # Layout Scale: 1.000000
[06/09 19:19:30    281s] # Has Metal Fill model: yes
[06/09 19:19:30    281s] # Temperature was set
[06/09 19:19:30    281s] # Temperature : -25.000000
[06/09 19:19:30    281s] # Ref. Temp   : 27.000000
[06/09 19:19:30    281s] # Corner id: 1
[06/09 19:19:30    281s] # Layout Scale: 1.000000
[06/09 19:19:30    281s] # Has Metal Fill model: yes
[06/09 19:19:30    281s] # Temperature was set
[06/09 19:19:30    281s] # Temperature : 125.000000
[06/09 19:19:30    281s] # Ref. Temp   : 27.000000
[06/09 19:19:30    281s] #SADV_Off
[06/09 19:19:30    281s] #
[06/09 19:19:30    281s] #layer[1] tech width 500 != ict width 650.0
[06/09 19:19:30    281s] #
[06/09 19:19:30    281s] #layer[1] tech spc 450 != ict spc 650.0
[06/09 19:19:30    281s] #
[06/09 19:19:30    281s] #layer[2] tech width 600 != ict width 500.0
[06/09 19:19:30    281s] #
[06/09 19:19:30    281s] #layer[2] tech spc 500 != ict spc 450.0
[06/09 19:19:30    281s] #
[06/09 19:19:30    281s] #layer[4] tech spc 600 != ict spc 500.0
[06/09 19:19:30    281s] #total pattern=35 [10, 180]
[06/09 19:19:30    281s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/09 19:19:30    281s] #found CAPMODEL /softl1/AMS_410_ISR15/assura/c35b4/c35b4_thick/RCX-best/qrcTechFile
[06/09 19:19:30    281s] #found CAPMODEL /softl1/AMS_410_ISR15/assura/c35b4/c35b4_thick/RCX-worst/qrcTechFile
[06/09 19:19:30    281s] #found RESMODEL /softl1/AMS_410_ISR15/assura/c35b4/c35b4_thick/RCX-best/qrcTechFile -25.000000 
[06/09 19:19:30    281s] #found RESMODEL /softl1/AMS_410_ISR15/assura/c35b4/c35b4_thick/RCX-worst/qrcTechFile 125.000000 
[06/09 19:19:30    281s] #number model r/c [2,2] [10,180] read
[06/09 19:19:30    281s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1131.60 (MB), peak = 1177.54 (MB)
[06/09 19:19:31    282s] Creating channel graph for ccopt_1_2...
[06/09 19:19:31    282s] Creating channel graph for ccopt_1_2 done.
[06/09 19:19:31    282s] Creating channel graph for ccopt_3_4...
[06/09 19:19:31    282s] Creating channel graph for ccopt_3_4 done.
[06/09 19:19:31    282s] #3 nets (716.7 um) assigned to layer MET3
[06/09 19:19:31    282s] #0 inserted nodes are removed
[06/09 19:19:31    282s] ### route signature (5) = 1126889533
[06/09 19:19:31    282s] ### violation signature (3) = 1905142130
[06/09 19:19:31    282s] #Honor OPT extra spacing for 0 nets.
[06/09 19:19:31    282s] #Remove OPT extra spacing for 0 nets.
[06/09 19:19:31    282s] #Honor USER extra spacing for 0 nets.
[06/09 19:19:31    282s] #Remove USER extra spacing for 0 nets.
[06/09 19:19:31    282s] #55 critical nets are selected for extra spacing.
[06/09 19:19:31    282s] #Honor OPT detour control for 0 nets.
[06/09 19:19:31    282s] #Remove OPT detour control for 0 nets.
[06/09 19:19:31    282s] #Honor USER detour control for 0 nets.
[06/09 19:19:31    282s] #Remove USER detour control for 0 nets.
[06/09 19:19:31    282s] #59 critical nets are selected for detour control.
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #--------------------------------------------------------
[06/09 19:19:31    282s] # Summary of active signal nets routing constraints
[06/09 19:19:31    282s] #  Avoid Detour             : 59
[06/09 19:19:31    282s] #  Max Expansion Ratio      : 0
[06/09 19:19:31    282s] #  Cell-based Stacking Via  : 0
[06/09 19:19:31    282s] #  Inst-based Stacking Via  : 0
[06/09 19:19:31    282s] #  Prefer Extra Space       : 55
[06/09 19:19:31    282s] #  Prefer Multi-cut Via     : 0
[06/09 19:19:31    282s] #  S2s Control              : 0
[06/09 19:19:31    282s] #  Preferred Layer Effort   : 3
[06/09 19:19:31    282s] #  Bottom Preferred Layer
[06/09 19:19:31    282s] #  Layer MET3               : 3
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #--------------------------------------------------------
[06/09 19:19:31    282s] #Done timing-driven prevention
[06/09 19:19:31    282s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1137.04 (MB), peak = 1177.54 (MB)
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Finished routing data preparation on Thu Jun  9 19:19:31 2022
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Cpu time = 00:00:00
[06/09 19:19:31    282s] #Elapsed time = 00:00:00
[06/09 19:19:31    282s] #Increased memory = 0.00 (MB)
[06/09 19:19:31    282s] #Total memory = 1137.05 (MB)
[06/09 19:19:31    282s] #Peak memory = 1177.54 (MB)
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Start global routing on Thu Jun  9 19:19:31 2022
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Number of eco nets is 0
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Start global routing data preparation on Thu Jun  9 19:19:31 2022
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Start routing resource analysis on Thu Jun  9 19:19:31 2022
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Routing resource analysis is done on Thu Jun  9 19:19:31 2022
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #  Resource Analysis:
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/09 19:19:31    282s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/09 19:19:31    282s] #  --------------------------------------------------------------
[06/09 19:19:31    282s] #  MET1           H         822         855       10816    81.70%
[06/09 19:19:31    282s] #  MET2           V         755         809       10816    45.86%
[06/09 19:19:31    282s] #  MET3           H         956         721       10816    44.08%
[06/09 19:19:31    282s] #  MET4           V         811         753       10816    44.76%
[06/09 19:19:31    282s] #  --------------------------------------------------------------
[06/09 19:19:31    282s] #  Total                   3345      48.45%       43264    54.10%
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #  55 nets (0.51%) with 1 preferred extra spacing.
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Global routing data preparation is done on Thu Jun  9 19:19:31 2022
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.11 (MB), peak = 1177.54 (MB)
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.16 (MB), peak = 1177.54 (MB)
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #start global routing iteration 1...
[06/09 19:19:31    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.83 (MB), peak = 1177.54 (MB)
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Route nets in 1/2 round...
[06/09 19:19:31    282s] #start global routing iteration 2...
[06/09 19:19:31    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.13 (MB), peak = 1177.54 (MB)
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #start global routing iteration 3...
[06/09 19:19:31    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.14 (MB), peak = 1177.54 (MB)
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #start global routing iteration 4...
[06/09 19:19:31    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.14 (MB), peak = 1177.54 (MB)
[06/09 19:19:31    282s] #
[06/09 19:19:31    282s] #Route nets in 2/2 round...
[06/09 19:19:31    282s] #start global routing iteration 5...
[06/09 19:19:32    283s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1162.57 (MB), peak = 1177.54 (MB)
[06/09 19:19:32    283s] #
[06/09 19:19:32    283s] #start global routing iteration 6...
[06/09 19:19:33    284s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1166.27 (MB), peak = 1177.54 (MB)
[06/09 19:19:33    284s] #
[06/09 19:19:33    284s] #start global routing iteration 7...
[06/09 19:19:33    284s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1166.54 (MB), peak = 1177.54 (MB)
[06/09 19:19:33    284s] #
[06/09 19:19:33    284s] #start global routing iteration 8...
[06/09 19:19:34    285s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1167.02 (MB), peak = 1177.54 (MB)
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #Total number of trivial nets (e.g. < 2 pins) = 494 (skipped).
[06/09 19:19:34    285s] #Total number of routable nets = 10335.
[06/09 19:19:34    285s] #Total number of nets in the design = 10829.
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #10335 routable nets have only global wires.
[06/09 19:19:34    285s] #59 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #Routed nets constraints summary:
[06/09 19:19:34    285s] #----------------------------------------------------------------------------
[06/09 19:19:34    285s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[06/09 19:19:34    285s] #----------------------------------------------------------------------------
[06/09 19:19:34    285s] #      Default                 55            3              4           10276  
[06/09 19:19:34    285s] #----------------------------------------------------------------------------
[06/09 19:19:34    285s] #        Total                 55            3              4           10276  
[06/09 19:19:34    285s] #----------------------------------------------------------------------------
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #Routing constraints summary of the whole design:
[06/09 19:19:34    285s] #----------------------------------------------------------------------------
[06/09 19:19:34    285s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[06/09 19:19:34    285s] #----------------------------------------------------------------------------
[06/09 19:19:34    285s] #      Default                 55            3              4           10276  
[06/09 19:19:34    285s] #----------------------------------------------------------------------------
[06/09 19:19:34    285s] #        Total                 55            3              4           10276  
[06/09 19:19:34    285s] #----------------------------------------------------------------------------
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #                 OverCon       OverCon       OverCon          
[06/09 19:19:34    285s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[06/09 19:19:34    285s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[06/09 19:19:34    285s] #  ------------------------------------------------------------
[06/09 19:19:34    285s] #  MET1          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/09 19:19:34    285s] #  MET2        171(2.92%)     32(0.55%)     11(0.19%)   (3.65%)
[06/09 19:19:34    285s] #  MET3          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/09 19:19:34    285s] #  MET4          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[06/09 19:19:34    285s] #  ------------------------------------------------------------
[06/09 19:19:34    285s] #     Total    171(0.81%)     32(0.15%)     11(0.05%)   (1.02%)
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[06/09 19:19:34    285s] #  Overflow after GR: 0.00% H + 1.80% V
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] [hotspot] +------------+---------------+---------------+
[06/09 19:19:34    285s] [hotspot] |            |   max hotspot | total hotspot |
[06/09 19:19:34    285s] [hotspot] +------------+---------------+---------------+
[06/09 19:19:34    285s] [hotspot] | normalized |          0.00 |          0.00 |
[06/09 19:19:34    285s] [hotspot] +------------+---------------+---------------+
[06/09 19:19:34    285s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/09 19:19:34    285s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/09 19:19:34    285s] #Complete Global Routing.
[06/09 19:19:34    285s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:19:34    285s] #Total wire length = 830760 um.
[06/09 19:19:34    285s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:19:34    285s] #Total wire length on LAYER MET1 = 546 um.
[06/09 19:19:34    285s] #Total wire length on LAYER MET2 = 296268 um.
[06/09 19:19:34    285s] #Total wire length on LAYER MET3 = 391860 um.
[06/09 19:19:34    285s] #Total wire length on LAYER MET4 = 142086 um.
[06/09 19:19:34    285s] #Total number of vias = 52206
[06/09 19:19:34    285s] #Up-Via Summary (total 52206):
[06/09 19:19:34    285s] #           
[06/09 19:19:34    285s] #-----------------------
[06/09 19:19:34    285s] # MET1            31129
[06/09 19:19:34    285s] # MET2            18041
[06/09 19:19:34    285s] # MET3             3036
[06/09 19:19:34    285s] #-----------------------
[06/09 19:19:34    285s] #                 52206 
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #Total number of involved regular nets 1190
[06/09 19:19:34    285s] #Maximum src to sink distance  4423.8
[06/09 19:19:34    285s] #Average of max src_to_sink distance  261.3
[06/09 19:19:34    285s] #Average of ave src_to_sink distance  174.7
[06/09 19:19:34    285s] #Max overcon = 6 tracks.
[06/09 19:19:34    285s] #Total overcon = 1.02%.
[06/09 19:19:34    285s] #Worst layer Gcell overcon rate = 0.00%.
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #Global routing statistics:
[06/09 19:19:34    285s] #Cpu time = 00:00:03
[06/09 19:19:34    285s] #Elapsed time = 00:00:03
[06/09 19:19:34    285s] #Increased memory = 30.88 (MB)
[06/09 19:19:34    285s] #Total memory = 1167.93 (MB)
[06/09 19:19:34    285s] #Peak memory = 1177.54 (MB)
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #Finished global routing on Thu Jun  9 19:19:34 2022
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] #
[06/09 19:19:34    285s] ### route signature (9) = 2081645996
[06/09 19:19:34    285s] ### violation signature (6) = 1905142130
[06/09 19:19:34    285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.13 (MB), peak = 1177.54 (MB)
[06/09 19:19:34    285s] #Start Track Assignment.
[06/09 19:19:35    286s] #Done with 12999 horizontal wires in 1 hboxes and 15020 vertical wires in 1 hboxes.
[06/09 19:19:36    287s] #Done with 3931 horizontal wires in 1 hboxes and 3501 vertical wires in 1 hboxes.
[06/09 19:19:36    287s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/09 19:19:36    287s] #
[06/09 19:19:36    287s] #Track assignment summary:
[06/09 19:19:36    287s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/09 19:19:36    287s] #------------------------------------------------------------------------
[06/09 19:19:36    287s] # MET1         557.10 	  0.00%  	  0.00% 	  0.00%
[06/09 19:19:36    287s] # MET2      290527.91 	  0.12%  	  0.00% 	  0.00%
[06/09 19:19:36    287s] # MET3      380285.62 	  0.16%  	  0.00% 	  0.00%
[06/09 19:19:36    287s] # MET4      141514.31 	  0.03%  	  0.00% 	  0.00%
[06/09 19:19:36    287s] #------------------------------------------------------------------------
[06/09 19:19:36    287s] # All      812884.94  	  0.12% 	  0.00% 	  0.00%
[06/09 19:19:36    287s] #Complete Track Assignment.
[06/09 19:19:36    287s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:19:36    287s] #Total wire length = 885733 um.
[06/09 19:19:36    287s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:19:36    287s] #Total wire length on LAYER MET1 = 44191 um.
[06/09 19:19:36    287s] #Total wire length on LAYER MET2 = 290508 um.
[06/09 19:19:36    287s] #Total wire length on LAYER MET3 = 407422 um.
[06/09 19:19:36    287s] #Total wire length on LAYER MET4 = 143612 um.
[06/09 19:19:36    287s] #Total number of vias = 52206
[06/09 19:19:36    287s] #Up-Via Summary (total 52206):
[06/09 19:19:36    287s] #           
[06/09 19:19:36    287s] #-----------------------
[06/09 19:19:36    287s] # MET1            31129
[06/09 19:19:36    287s] # MET2            18041
[06/09 19:19:36    287s] # MET3             3036
[06/09 19:19:36    287s] #-----------------------
[06/09 19:19:36    287s] #                 52206 
[06/09 19:19:36    287s] #
[06/09 19:19:36    287s] ### route signature (13) = 2090622277
[06/09 19:19:36    287s] ### violation signature (10) = 1905142130
[06/09 19:19:36    287s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1156.23 (MB), peak = 1177.54 (MB)
[06/09 19:19:36    287s] #
[06/09 19:19:36    287s] #number of short segments in preferred routing layers
[06/09 19:19:36    287s] #	MET3      MET4      
[06/09 19:19:36    287s] #	6         8         
[06/09 19:19:36    287s] #
[06/09 19:19:36    287s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/09 19:19:36    287s] #Cpu time = 00:00:09
[06/09 19:19:36    287s] #Elapsed time = 00:00:09
[06/09 19:19:36    287s] #Increased memory = 47.35 (MB)
[06/09 19:19:36    287s] #Total memory = 1149.40 (MB)
[06/09 19:19:36    287s] #Peak memory = 1177.54 (MB)
[06/09 19:19:36    287s] ### max drc and si pitch = 2100 (   2.100 um) MT-safe pitch = 1400 (   1.400 um) patch pitch = 6100 (   6.100 um)
[06/09 19:19:36    287s] #
[06/09 19:19:36    287s] #Start Detail Routing..
[06/09 19:19:36    287s] #start initial detail routing ...
[06/09 19:20:44    355s] #   number of violations = 267
[06/09 19:20:44    355s] #
[06/09 19:20:44    355s] #    By Layer and Type :
[06/09 19:20:44    355s] #	         MetSpc    Short   Totals
[06/09 19:20:44    355s] #	MET1          5      117      122
[06/09 19:20:44    355s] #	MET2         87       58      145
[06/09 19:20:44    355s] #	Totals       92      175      267
[06/09 19:20:44    355s] #cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1203.52 (MB), peak = 1204.51 (MB)
[06/09 19:20:44    355s] #start 1st optimization iteration ...
[06/09 19:20:57    369s] #   number of violations = 73
[06/09 19:20:57    369s] #
[06/09 19:20:57    369s] #    By Layer and Type :
[06/09 19:20:57    369s] #	         MetSpc    Short   Totals
[06/09 19:20:57    369s] #	MET1         18        6       24
[06/09 19:20:57    369s] #	MET2         37       11       48
[06/09 19:20:57    369s] #	MET3          0        1        1
[06/09 19:20:57    369s] #	Totals       55       18       73
[06/09 19:20:57    369s] #    number of process antenna violations = 3
[06/09 19:20:57    369s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1199.09 (MB), peak = 1204.65 (MB)
[06/09 19:20:57    369s] #start 2nd optimization iteration ...
[06/09 19:21:02    373s] #   number of violations = 50
[06/09 19:21:02    373s] #
[06/09 19:21:02    373s] #    By Layer and Type :
[06/09 19:21:02    373s] #	         MetSpc    Short   Totals
[06/09 19:21:02    373s] #	MET1         21        5       26
[06/09 19:21:02    373s] #	MET2         19        5       24
[06/09 19:21:02    373s] #	Totals       40       10       50
[06/09 19:21:02    373s] #    number of process antenna violations = 3
[06/09 19:21:02    373s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1186.95 (MB), peak = 1204.65 (MB)
[06/09 19:21:02    373s] #start 3rd optimization iteration ...
[06/09 19:21:05    377s] #   number of violations = 38
[06/09 19:21:05    377s] #
[06/09 19:21:05    377s] #    By Layer and Type :
[06/09 19:21:05    377s] #	         MetSpc    Short   Totals
[06/09 19:21:05    377s] #	MET1         16        3       19
[06/09 19:21:05    377s] #	MET2         14        5       19
[06/09 19:21:05    377s] #	Totals       30        8       38
[06/09 19:21:05    377s] #    number of process antenna violations = 3
[06/09 19:21:05    377s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1186.96 (MB), peak = 1204.65 (MB)
[06/09 19:21:05    377s] #start 4th optimization iteration ...
[06/09 19:21:08    379s] #   number of violations = 36
[06/09 19:21:08    379s] #
[06/09 19:21:08    379s] #    By Layer and Type :
[06/09 19:21:08    379s] #	         MetSpc    Short   Totals
[06/09 19:21:08    379s] #	MET1         15        2       17
[06/09 19:21:08    379s] #	MET2         15        4       19
[06/09 19:21:08    379s] #	Totals       30        6       36
[06/09 19:21:08    379s] #    number of process antenna violations = 3
[06/09 19:21:08    379s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1186.96 (MB), peak = 1204.65 (MB)
[06/09 19:21:08    379s] #start 5th optimization iteration ...
[06/09 19:21:10    382s] #   number of violations = 36
[06/09 19:21:10    382s] #
[06/09 19:21:10    382s] #    By Layer and Type :
[06/09 19:21:10    382s] #	         MetSpc    Short   Totals
[06/09 19:21:10    382s] #	MET1         15        3       18
[06/09 19:21:10    382s] #	MET2         14        4       18
[06/09 19:21:10    382s] #	Totals       29        7       36
[06/09 19:21:10    382s] #    number of process antenna violations = 3
[06/09 19:21:10    382s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1186.96 (MB), peak = 1204.65 (MB)
[06/09 19:21:10    382s] #start 6th optimization iteration ...
[06/09 19:21:16    387s] #   number of violations = 35
[06/09 19:21:16    387s] #
[06/09 19:21:16    387s] #    By Layer and Type :
[06/09 19:21:16    387s] #	         MetSpc    Short   Totals
[06/09 19:21:16    387s] #	MET1         15        2       17
[06/09 19:21:16    387s] #	MET2         15        3       18
[06/09 19:21:16    387s] #	Totals       30        5       35
[06/09 19:21:16    387s] #    number of process antenna violations = 3
[06/09 19:21:16    387s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1187.04 (MB), peak = 1204.65 (MB)
[06/09 19:21:16    387s] #start 7th optimization iteration ...
[06/09 19:21:24    395s] #   number of violations = 34
[06/09 19:21:24    395s] #
[06/09 19:21:24    395s] #    By Layer and Type :
[06/09 19:21:24    395s] #	         MetSpc    Short   Totals
[06/09 19:21:24    395s] #	MET1         15        2       17
[06/09 19:21:24    395s] #	MET2         14        3       17
[06/09 19:21:24    395s] #	Totals       29        5       34
[06/09 19:21:24    395s] #    number of process antenna violations = 4
[06/09 19:21:24    395s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1187.04 (MB), peak = 1204.65 (MB)
[06/09 19:21:24    395s] #start 8th optimization iteration ...
[06/09 19:21:29    400s] #   number of violations = 34
[06/09 19:21:29    400s] #
[06/09 19:21:29    400s] #    By Layer and Type :
[06/09 19:21:29    400s] #	         MetSpc    Short   Totals
[06/09 19:21:29    400s] #	MET1         15        1       16
[06/09 19:21:29    400s] #	MET2         14        4       18
[06/09 19:21:29    400s] #	Totals       29        5       34
[06/09 19:21:29    400s] #    number of process antenna violations = 4
[06/09 19:21:29    400s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1187.07 (MB), peak = 1204.65 (MB)
[06/09 19:21:29    400s] #start 9th optimization iteration ...
[06/09 19:21:34    405s] #   number of violations = 34
[06/09 19:21:34    405s] #
[06/09 19:21:34    405s] #    By Layer and Type :
[06/09 19:21:34    405s] #	         MetSpc    Short   Totals
[06/09 19:21:34    405s] #	MET1         15        2       17
[06/09 19:21:34    405s] #	MET2         14        3       17
[06/09 19:21:34    405s] #	Totals       29        5       34
[06/09 19:21:34    405s] #    number of process antenna violations = 4
[06/09 19:21:34    405s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1185.87 (MB), peak = 1204.65 (MB)
[06/09 19:21:34    405s] #start 10th optimization iteration ...
[06/09 19:21:40    411s] #   number of violations = 34
[06/09 19:21:40    411s] #
[06/09 19:21:40    411s] #    By Layer and Type :
[06/09 19:21:40    411s] #	         MetSpc    Short   Totals
[06/09 19:21:40    411s] #	MET1         15        1       16
[06/09 19:21:40    411s] #	MET2         15        3       18
[06/09 19:21:40    411s] #	Totals       30        4       34
[06/09 19:21:40    411s] #    number of process antenna violations = 4
[06/09 19:21:40    411s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1181.26 (MB), peak = 1204.65 (MB)
[06/09 19:21:40    411s] #start 11th optimization iteration ...
[06/09 19:21:54    425s] #   number of violations = 34
[06/09 19:21:54    425s] #
[06/09 19:21:54    425s] #    By Layer and Type :
[06/09 19:21:54    425s] #	         MetSpc    Short   Totals
[06/09 19:21:54    425s] #	MET1         15        1       16
[06/09 19:21:54    425s] #	MET2         15        3       18
[06/09 19:21:54    425s] #	Totals       30        4       34
[06/09 19:21:54    425s] #    number of process antenna violations = 4
[06/09 19:21:54    425s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1192.44 (MB), peak = 1204.65 (MB)
[06/09 19:21:54    425s] #start 12th optimization iteration ...
[06/09 19:22:04    436s] #   number of violations = 33
[06/09 19:22:04    436s] #
[06/09 19:22:04    436s] #    By Layer and Type :
[06/09 19:22:04    436s] #	         MetSpc    Short   Totals
[06/09 19:22:04    436s] #	MET1         14        2       16
[06/09 19:22:04    436s] #	MET2         13        4       17
[06/09 19:22:04    436s] #	Totals       27        6       33
[06/09 19:22:04    436s] #    number of process antenna violations = 4
[06/09 19:22:04    436s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1186.86 (MB), peak = 1204.65 (MB)
[06/09 19:22:04    436s] #start 13th optimization iteration ...
[06/09 19:22:15    446s] #   number of violations = 31
[06/09 19:22:15    446s] #
[06/09 19:22:15    446s] #    By Layer and Type :
[06/09 19:22:15    446s] #	         MetSpc    Short   Totals
[06/09 19:22:15    446s] #	MET1         13        1       14
[06/09 19:22:15    446s] #	MET2         15        2       17
[06/09 19:22:15    446s] #	Totals       28        3       31
[06/09 19:22:15    446s] #    number of process antenna violations = 4
[06/09 19:22:15    446s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1187.97 (MB), peak = 1204.65 (MB)
[06/09 19:22:15    446s] #start 14th optimization iteration ...
[06/09 19:22:24    455s] #   number of violations = 31
[06/09 19:22:24    455s] #
[06/09 19:22:24    455s] #    By Layer and Type :
[06/09 19:22:24    455s] #	         MetSpc    Short   Totals
[06/09 19:22:24    455s] #	MET1         13        2       15
[06/09 19:22:24    455s] #	MET2         13        3       16
[06/09 19:22:24    455s] #	Totals       26        5       31
[06/09 19:22:24    455s] #    number of process antenna violations = 4
[06/09 19:22:24    455s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1186.16 (MB), peak = 1204.65 (MB)
[06/09 19:22:24    455s] #start 15th optimization iteration ...
[06/09 19:22:36    467s] #   number of violations = 23
[06/09 19:22:36    467s] #
[06/09 19:22:36    467s] #    By Layer and Type :
[06/09 19:22:36    467s] #	         MetSpc    Short   Totals
[06/09 19:22:36    467s] #	MET1         12        0       12
[06/09 19:22:36    467s] #	MET2          9        2       11
[06/09 19:22:36    467s] #	Totals       21        2       23
[06/09 19:22:36    467s] #    number of process antenna violations = 4
[06/09 19:22:36    467s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1195.38 (MB), peak = 1204.65 (MB)
[06/09 19:22:36    467s] #start 16th optimization iteration ...
[06/09 19:22:48    479s] #   number of violations = 24
[06/09 19:22:48    479s] #
[06/09 19:22:48    479s] #    By Layer and Type :
[06/09 19:22:48    479s] #	         MetSpc    Short   Totals
[06/09 19:22:48    479s] #	MET1         14        1       15
[06/09 19:22:48    479s] #	MET2          8        1        9
[06/09 19:22:48    479s] #	Totals       22        2       24
[06/09 19:22:48    479s] #    number of process antenna violations = 4
[06/09 19:22:48    479s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1237.71 (MB), peak = 1237.71 (MB)
[06/09 19:22:48    479s] #start 17th optimization iteration ...
[06/09 19:22:59    490s] #   number of violations = 22
[06/09 19:22:59    490s] #
[06/09 19:22:59    490s] #    By Layer and Type :
[06/09 19:22:59    490s] #	         MetSpc    Short   Totals
[06/09 19:22:59    490s] #	MET1         11        0       11
[06/09 19:22:59    490s] #	MET2          9        2       11
[06/09 19:22:59    490s] #	Totals       20        2       22
[06/09 19:22:59    490s] #    number of process antenna violations = 4
[06/09 19:22:59    490s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1232.39 (MB), peak = 1237.71 (MB)
[06/09 19:22:59    490s] #start 18th optimization iteration ...
[06/09 19:23:10    501s] #   number of violations = 20
[06/09 19:23:10    501s] #
[06/09 19:23:10    501s] #    By Layer and Type :
[06/09 19:23:10    501s] #	         MetSpc    Short   Totals
[06/09 19:23:10    501s] #	MET1         10        0       10
[06/09 19:23:10    501s] #	MET2          9        1       10
[06/09 19:23:10    501s] #	Totals       19        1       20
[06/09 19:23:10    501s] #    number of process antenna violations = 4
[06/09 19:23:10    501s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1227.70 (MB), peak = 1237.71 (MB)
[06/09 19:23:10    501s] #start 19th optimization iteration ...
[06/09 19:23:23    514s] #   number of violations = 21
[06/09 19:23:23    514s] #
[06/09 19:23:23    514s] #    By Layer and Type :
[06/09 19:23:23    514s] #	         MetSpc    Short   Totals
[06/09 19:23:23    514s] #	MET1         10        0       10
[06/09 19:23:23    514s] #	MET2          9        2       11
[06/09 19:23:23    514s] #	Totals       19        2       21
[06/09 19:23:23    514s] #    number of process antenna violations = 4
[06/09 19:23:23    514s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1227.75 (MB), peak = 1237.71 (MB)
[06/09 19:23:23    514s] #start 20th optimization iteration ...
[06/09 19:23:32    524s] #   number of violations = 20
[06/09 19:23:32    524s] #
[06/09 19:23:32    524s] #    By Layer and Type :
[06/09 19:23:32    524s] #	         MetSpc    Short   Totals
[06/09 19:23:32    524s] #	MET1         10        0       10
[06/09 19:23:32    524s] #	MET2          9        1       10
[06/09 19:23:32    524s] #	Totals       19        1       20
[06/09 19:23:32    524s] #    number of process antenna violations = 4
[06/09 19:23:32    524s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1229.13 (MB), peak = 1237.71 (MB)
[06/09 19:23:32    524s] #Complete Detail Routing.
[06/09 19:23:32    524s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:23:32    524s] #Total wire length = 860138 um.
[06/09 19:23:32    524s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:23:32    524s] #Total wire length on LAYER MET1 = 33175 um.
[06/09 19:23:32    524s] #Total wire length on LAYER MET2 = 324870 um.
[06/09 19:23:32    524s] #Total wire length on LAYER MET3 = 373148 um.
[06/09 19:23:32    524s] #Total wire length on LAYER MET4 = 128946 um.
[06/09 19:23:32    524s] #Total number of vias = 57682
[06/09 19:23:32    524s] #Up-Via Summary (total 57682):
[06/09 19:23:32    524s] #           
[06/09 19:23:32    524s] #-----------------------
[06/09 19:23:32    524s] # MET1            32162
[06/09 19:23:32    524s] # MET2            22232
[06/09 19:23:32    524s] # MET3             3288
[06/09 19:23:32    524s] #-----------------------
[06/09 19:23:32    524s] #                 57682 
[06/09 19:23:32    524s] #
[06/09 19:23:32    524s] #Total number of DRC violations = 20
[06/09 19:23:32    524s] #Total number of violations on LAYER MET1 = 10
[06/09 19:23:32    524s] #Total number of violations on LAYER MET2 = 10
[06/09 19:23:32    524s] #Total number of violations on LAYER MET3 = 0
[06/09 19:23:32    524s] #Total number of violations on LAYER MET4 = 0
[06/09 19:23:32    524s] ### route signature (58) =  393859121
[06/09 19:23:32    524s] ### violation signature (55) =  115065337
[06/09 19:23:32    524s] #Cpu time = 00:03:56
[06/09 19:23:32    524s] #Elapsed time = 00:03:56
[06/09 19:23:32    524s] #Increased memory = 0.66 (MB)
[06/09 19:23:32    524s] #Total memory = 1150.07 (MB)
[06/09 19:23:32    524s] #Peak memory = 1237.71 (MB)
[06/09 19:23:32    524s] #
[06/09 19:23:32    524s] #Start Post Routing Optimization.
[06/09 19:23:32    524s] #start 1st post routing optimization iteration ...
[06/09 19:24:36    588s] #    number of DRC violations = 19
[06/09 19:24:36    588s] #
[06/09 19:24:36    588s] #    By Layer and Type :
[06/09 19:24:36    588s] #	         MetSpc    Short   Totals
[06/09 19:24:36    588s] #	MET1          9        0        9
[06/09 19:24:36    588s] #	MET2          9        1       10
[06/09 19:24:36    588s] #	Totals       18        1       19
[06/09 19:24:36    588s] #cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1148.55 (MB), peak = 1237.71 (MB)
[06/09 19:24:36    588s] #start 2nd post routing optimization iteration ...
[06/09 19:25:39    651s] #    number of DRC violations = 18
[06/09 19:25:39    651s] #
[06/09 19:25:39    651s] #    By Layer and Type :
[06/09 19:25:39    651s] #	         MetSpc    Short   Totals
[06/09 19:25:39    651s] #	MET1          8        0        8
[06/09 19:25:39    651s] #	MET2          9        1       10
[06/09 19:25:39    651s] #	Totals       17        1       18
[06/09 19:25:39    651s] #cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1146.82 (MB), peak = 1238.68 (MB)
[06/09 19:25:39    651s] #start 3rd post routing optimization iteration ...
[06/09 19:25:46    657s] #    number of DRC violations = 18
[06/09 19:25:46    657s] #
[06/09 19:25:46    657s] #    By Layer and Type :
[06/09 19:25:46    657s] #	         MetSpc    Short   Totals
[06/09 19:25:46    657s] #	MET1          8        0        8
[06/09 19:25:46    657s] #	MET2          9        1       10
[06/09 19:25:46    657s] #	Totals       17        1       18
[06/09 19:25:46    657s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1143.72 (MB), peak = 1238.68 (MB)
[06/09 19:25:46    657s] #start 4th post routing optimization iteration ...
[06/09 19:26:49    721s] #    number of DRC violations = 18
[06/09 19:26:49    721s] #
[06/09 19:26:49    721s] #    By Layer and Type :
[06/09 19:26:49    721s] #	         MetSpc    Short   Totals
[06/09 19:26:49    721s] #	MET1          8        0        8
[06/09 19:26:49    721s] #	MET2          9        1       10
[06/09 19:26:49    721s] #	Totals       17        1       18
[06/09 19:26:49    721s] #cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1148.00 (MB), peak = 1238.68 (MB)
[06/09 19:26:49    721s] #Complete Post Routing Optimization.
[06/09 19:26:49    721s] #Cpu time = 00:03:17
[06/09 19:26:49    721s] #Elapsed time = 00:03:17
[06/09 19:26:49    721s] #Increased memory = -2.08 (MB)
[06/09 19:26:49    721s] #Total memory = 1148.00 (MB)
[06/09 19:26:49    721s] #Peak memory = 1238.68 (MB)
[06/09 19:26:49    721s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:26:49    721s] #Total wire length = 860146 um.
[06/09 19:26:49    721s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET1 = 33173 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET2 = 324848 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET3 = 373139 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET4 = 128986 um.
[06/09 19:26:49    721s] #Total number of vias = 57679
[06/09 19:26:49    721s] #Up-Via Summary (total 57679):
[06/09 19:26:49    721s] #           
[06/09 19:26:49    721s] #-----------------------
[06/09 19:26:49    721s] # MET1            32161
[06/09 19:26:49    721s] # MET2            22229
[06/09 19:26:49    721s] # MET3             3289
[06/09 19:26:49    721s] #-----------------------
[06/09 19:26:49    721s] #                 57679 
[06/09 19:26:49    721s] #
[06/09 19:26:49    721s] #Total number of DRC violations = 18
[06/09 19:26:49    721s] #Total number of violations on LAYER MET1 = 8
[06/09 19:26:49    721s] #Total number of violations on LAYER MET2 = 10
[06/09 19:26:49    721s] #Total number of violations on LAYER MET3 = 0
[06/09 19:26:49    721s] #Total number of violations on LAYER MET4 = 0
[06/09 19:26:49    721s] #
[06/09 19:26:49    721s] #start routing for process antenna violation fix ...
[06/09 19:26:49    721s] ### max drc and si pitch = 2100 (   2.100 um) MT-safe pitch = 1400 (   1.400 um) patch pitch = 6100 (   6.100 um)
[06/09 19:26:49    721s] #
[06/09 19:26:49    721s] #    By Layer and Type :
[06/09 19:26:49    721s] #	         MetSpc    Short   Totals
[06/09 19:26:49    721s] #	MET1          8        0        8
[06/09 19:26:49    721s] #	MET2          9        1       10
[06/09 19:26:49    721s] #	Totals       17        1       18
[06/09 19:26:49    721s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.23 (MB), peak = 1238.68 (MB)
[06/09 19:26:49    721s] #
[06/09 19:26:49    721s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:26:49    721s] #Total wire length = 860146 um.
[06/09 19:26:49    721s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET1 = 33173 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET2 = 324848 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET3 = 373137 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET4 = 128989 um.
[06/09 19:26:49    721s] #Total number of vias = 57683
[06/09 19:26:49    721s] #Up-Via Summary (total 57683):
[06/09 19:26:49    721s] #           
[06/09 19:26:49    721s] #-----------------------
[06/09 19:26:49    721s] # MET1            32161
[06/09 19:26:49    721s] # MET2            22229
[06/09 19:26:49    721s] # MET3             3293
[06/09 19:26:49    721s] #-----------------------
[06/09 19:26:49    721s] #                 57683 
[06/09 19:26:49    721s] #
[06/09 19:26:49    721s] #Total number of DRC violations = 18
[06/09 19:26:49    721s] #Total number of net violated process antenna rule = 0
[06/09 19:26:49    721s] #Total number of violations on LAYER MET1 = 8
[06/09 19:26:49    721s] #Total number of violations on LAYER MET2 = 10
[06/09 19:26:49    721s] #Total number of violations on LAYER MET3 = 0
[06/09 19:26:49    721s] #Total number of violations on LAYER MET4 = 0
[06/09 19:26:49    721s] #
[06/09 19:26:49    721s] ### route signature (153) = 1202206272
[06/09 19:26:49    721s] ### violation signature (150) = 1820966028
[06/09 19:26:49    721s] #
[06/09 19:26:49    721s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:26:49    721s] #Total wire length = 860146 um.
[06/09 19:26:49    721s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET1 = 33173 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET2 = 324848 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET3 = 373137 um.
[06/09 19:26:49    721s] #Total wire length on LAYER MET4 = 128989 um.
[06/09 19:26:49    721s] #Total number of vias = 57683
[06/09 19:26:49    721s] #Up-Via Summary (total 57683):
[06/09 19:26:49    721s] #           
[06/09 19:26:49    721s] #-----------------------
[06/09 19:26:49    721s] # MET1            32161
[06/09 19:26:49    721s] # MET2            22229
[06/09 19:26:49    721s] # MET3             3293
[06/09 19:26:49    721s] #-----------------------
[06/09 19:26:49    721s] #                 57683 
[06/09 19:26:49    721s] #
[06/09 19:26:49    721s] #Total number of DRC violations = 18
[06/09 19:26:49    721s] #Total number of net violated process antenna rule = 0
[06/09 19:26:49    721s] #Total number of violations on LAYER MET1 = 8
[06/09 19:26:49    721s] #Total number of violations on LAYER MET2 = 10
[06/09 19:26:49    721s] #Total number of violations on LAYER MET3 = 0
[06/09 19:26:49    721s] #Total number of violations on LAYER MET4 = 0
[06/09 19:26:49    721s] #
[06/09 19:26:50    721s] ### max drc and si pitch = 2100 (   2.100 um) MT-safe pitch = 1400 (   1.400 um) patch pitch = 6100 (   6.100 um)
[06/09 19:26:50    721s] #
[06/09 19:26:50    721s] #Start Post Route wire spreading..
[06/09 19:26:50    721s] ### max drc and si pitch = 2100 (   2.100 um) MT-safe pitch = 1400 (   1.400 um) patch pitch = 6100 (   6.100 um)
[06/09 19:26:50    721s] #
[06/09 19:26:50    721s] #Start DRC checking..
[06/09 19:26:58    730s] #   number of violations = 19
[06/09 19:26:58    730s] #
[06/09 19:26:58    730s] #    By Layer and Type :
[06/09 19:26:58    730s] #	         MetSpc    Short   Totals
[06/09 19:26:58    730s] #	MET1          8        0        8
[06/09 19:26:58    730s] #	MET2         10        1       11
[06/09 19:26:58    730s] #	Totals       18        1       19
[06/09 19:26:58    730s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1173.84 (MB), peak = 1238.68 (MB)
[06/09 19:26:58    730s] #CELL_VIEW top_io,init has 19 DRC violations
[06/09 19:26:58    730s] #Total number of DRC violations = 19
[06/09 19:26:58    730s] #Total number of net violated process antenna rule = 0
[06/09 19:26:58    730s] #Total number of violations on LAYER MET1 = 8
[06/09 19:26:58    730s] #Total number of violations on LAYER MET2 = 11
[06/09 19:26:58    730s] #Total number of violations on LAYER MET3 = 0
[06/09 19:26:58    730s] #Total number of violations on LAYER MET4 = 0
[06/09 19:26:58    730s] ### route signature (159) = 1994990913
[06/09 19:26:58    730s] ### violation signature (156) = 1827774019
[06/09 19:26:58    730s] #
[06/09 19:26:58    730s] #Start data preparation for wire spreading...
[06/09 19:26:58    730s] #
[06/09 19:26:58    730s] #Data preparation is done on Thu Jun  9 19:26:58 2022
[06/09 19:26:58    730s] #
[06/09 19:26:58    730s] #
[06/09 19:26:58    730s] #Start Post Route Wire Spread.
[06/09 19:26:59    731s] #Done with 4094 horizontal wires in 2 hboxes and 2896 vertical wires in 2 hboxes.
[06/09 19:26:59    731s] #Complete Post Route Wire Spread.
[06/09 19:26:59    731s] #
[06/09 19:26:59    731s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:26:59    731s] #Total wire length = 875198 um.
[06/09 19:26:59    731s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:26:59    731s] #Total wire length on LAYER MET1 = 33230 um.
[06/09 19:26:59    731s] #Total wire length on LAYER MET2 = 328880 um.
[06/09 19:26:59    731s] #Total wire length on LAYER MET3 = 382143 um.
[06/09 19:26:59    731s] #Total wire length on LAYER MET4 = 130945 um.
[06/09 19:26:59    731s] #Total number of vias = 57683
[06/09 19:26:59    731s] #Up-Via Summary (total 57683):
[06/09 19:26:59    731s] #           
[06/09 19:26:59    731s] #-----------------------
[06/09 19:26:59    731s] # MET1            32161
[06/09 19:26:59    731s] # MET2            22229
[06/09 19:26:59    731s] # MET3             3293
[06/09 19:26:59    731s] #-----------------------
[06/09 19:26:59    731s] #                 57683 
[06/09 19:26:59    731s] #
[06/09 19:26:59    731s] ### route signature (162) =  237610955
[06/09 19:26:59    731s] ### violation signature (159) = 1827774019
[06/09 19:26:59    731s] ### max drc and si pitch = 2100 (   2.100 um) MT-safe pitch = 1400 (   1.400 um) patch pitch = 6100 (   6.100 um)
[06/09 19:26:59    731s] #
[06/09 19:26:59    731s] #Start DRC checking..
[06/09 19:27:08    739s] #   number of violations = 19
[06/09 19:27:08    739s] #
[06/09 19:27:08    739s] #    By Layer and Type :
[06/09 19:27:08    739s] #	         MetSpc    Short   Totals
[06/09 19:27:08    739s] #	MET1          8        0        8
[06/09 19:27:08    739s] #	MET2         10        1       11
[06/09 19:27:08    739s] #	Totals       18        1       19
[06/09 19:27:08    739s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1177.64 (MB), peak = 1238.68 (MB)
[06/09 19:27:08    739s] #CELL_VIEW top_io,init has 19 DRC violations
[06/09 19:27:08    739s] #Total number of DRC violations = 19
[06/09 19:27:08    739s] #Total number of net violated process antenna rule = 0
[06/09 19:27:08    739s] #Total number of violations on LAYER MET1 = 8
[06/09 19:27:08    739s] #Total number of violations on LAYER MET2 = 11
[06/09 19:27:08    739s] #Total number of violations on LAYER MET3 = 0
[06/09 19:27:08    739s] #Total number of violations on LAYER MET4 = 0
[06/09 19:27:08    740s] ### route signature (167) = 1596835326
[06/09 19:27:08    740s] ### violation signature (164) =  633463341
[06/09 19:27:08    740s] #   number of violations = 19
[06/09 19:27:08    740s] #
[06/09 19:27:08    740s] #    By Layer and Type :
[06/09 19:27:08    740s] #	         MetSpc    Short   Totals
[06/09 19:27:08    740s] #	MET1          8        0        8
[06/09 19:27:08    740s] #	MET2         10        1       11
[06/09 19:27:08    740s] #	Totals       18        1       19
[06/09 19:27:08    740s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1146.65 (MB), peak = 1238.68 (MB)
[06/09 19:27:08    740s] #CELL_VIEW top_io,init has 19 DRC violations
[06/09 19:27:08    740s] #Total number of DRC violations = 19
[06/09 19:27:08    740s] #Total number of net violated process antenna rule = 0
[06/09 19:27:08    740s] #Total number of violations on LAYER MET1 = 8
[06/09 19:27:08    740s] #Total number of violations on LAYER MET2 = 11
[06/09 19:27:08    740s] #Total number of violations on LAYER MET3 = 0
[06/09 19:27:08    740s] #Total number of violations on LAYER MET4 = 0
[06/09 19:27:08    740s] #Post Route wire spread is done.
[06/09 19:27:08    740s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:27:08    740s] #Total wire length = 875198 um.
[06/09 19:27:08    740s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:27:08    740s] #Total wire length on LAYER MET1 = 33230 um.
[06/09 19:27:08    740s] #Total wire length on LAYER MET2 = 328880 um.
[06/09 19:27:08    740s] #Total wire length on LAYER MET3 = 382143 um.
[06/09 19:27:08    740s] #Total wire length on LAYER MET4 = 130945 um.
[06/09 19:27:08    740s] #Total number of vias = 57683
[06/09 19:27:08    740s] #Up-Via Summary (total 57683):
[06/09 19:27:08    740s] #           
[06/09 19:27:08    740s] #-----------------------
[06/09 19:27:08    740s] # MET1            32161
[06/09 19:27:08    740s] # MET2            22229
[06/09 19:27:08    740s] # MET3             3293
[06/09 19:27:08    740s] #-----------------------
[06/09 19:27:08    740s] #                 57683 
[06/09 19:27:08    740s] #
[06/09 19:27:08    740s] ### route signature (169) = 1596835326
[06/09 19:27:08    740s] ### violation signature (166) =  633463341
[06/09 19:27:08    740s] #detailRoute Statistics:
[06/09 19:27:08    740s] #Cpu time = 00:07:32
[06/09 19:27:08    740s] #Elapsed time = 00:07:32
[06/09 19:27:08    740s] #Increased memory = -3.71 (MB)
[06/09 19:27:08    740s] #Total memory = 1145.68 (MB)
[06/09 19:27:08    740s] #Peak memory = 1238.68 (MB)
[06/09 19:27:08    740s] ### export route signature (170) = 1596835326
[06/09 19:27:08    740s] ### export violation signature (167) =  633463341
[06/09 19:27:08    740s] #
[06/09 19:27:08    740s] #globalDetailRoute statistics:
[06/09 19:27:08    740s] #Cpu time = 00:07:49
[06/09 19:27:08    740s] #Elapsed time = 00:07:49
[06/09 19:27:08    740s] #Increased memory = -16.17 (MB)
[06/09 19:27:08    740s] #Total memory = 1136.56 (MB)
[06/09 19:27:08    740s] #Peak memory = 1238.68 (MB)
[06/09 19:27:08    740s] #Number of warnings = 60
[06/09 19:27:08    740s] #Total number of warnings = 61
[06/09 19:27:08    740s] #Number of fails = 0
[06/09 19:27:08    740s] #Total number of fails = 0
[06/09 19:27:08    740s] #Complete globalDetailRoute on Thu Jun  9 19:27:08 2022
[06/09 19:27:08    740s] #
[06/09 19:27:08    740s] % End globalDetailRoute (date=06/09 19:27:08, total cpu=0:07:49, real=0:07:48, peak res=1238.7M, current mem=1136.6M)
[06/09 19:27:08    740s] #routeDesign: cpu time = 00:07:49, elapsed time = 00:07:49, memory = 1136.57 (MB), peak = 1238.68 (MB)
[06/09 19:27:08    740s] 
[06/09 19:27:08    740s] *** Summary of all messages that are not suppressed in this session:
[06/09 19:27:08    740s] Severity  ID               Count  Summary                                  
[06/09 19:27:08    740s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[06/09 19:27:08    740s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/09 19:27:08    740s] WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
[06/09 19:27:08    740s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/09 19:27:08    740s] *** Message Summary: 7 warning(s), 0 error(s)
[06/09 19:27:08    740s] 
[06/09 19:27:08    740s] ### 
[06/09 19:27:08    740s] ###   Scalability Statistics
[06/09 19:27:08    740s] ### 
[06/09 19:27:08    740s] ### ------------------------+----------------+----------------+----------------+
[06/09 19:27:08    740s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[06/09 19:27:08    740s] ### ------------------------+----------------+----------------+----------------+
[06/09 19:27:08    740s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[06/09 19:27:08    740s] ###   Global Routing        |        00:00:03|        00:00:03|             1.0|
[06/09 19:27:08    740s] ###   Track Assignment      |        00:00:02|        00:00:02|             1.0|
[06/09 19:27:08    740s] ###   Detail Routing        |        00:03:56|        00:03:56|             1.0|
[06/09 19:27:08    740s] ###   Antenna Fixing        |        00:00:00|        00:00:00|             1.0|
[06/09 19:27:08    740s] ###   Total                 |        00:07:49|        00:07:49|             1.0|
[06/09 19:27:08    740s] ### ------------------------+----------------+----------------+----------------+
[06/09 19:27:08    740s] ### 
[06/09 19:27:08    740s] #% End routeDesign (date=06/09 19:27:08, total cpu=0:07:49, real=0:07:48, peak res=1238.7M, current mem=1136.6M)
[06/09 19:27:09    740s] <CMD> selectInst {t_op/u_cordic/mycordic/present_Q_table_reg[2][7]}
[06/09 19:27:09    740s] <CMD> deselectAll
[06/09 19:32:22    770s] <CMD> pan 0.543 168.101
[06/09 19:32:23    770s] <CMD> pan 18.738 145.561
[06/09 19:32:24    770s] <CMD> pan -8.148 123.564
[06/09 19:32:25    770s] <CMD> pan -12.763 132.253
[06/09 19:32:26    770s] <CMD> pan 0.000 36.933
[06/09 19:32:35    771s] <CMD> setLayerPreference allM2Cont -isVisible 0
[06/09 19:32:36    771s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/09 19:32:38    771s] <CMD> setLayerPreference allM2 -isVisible 0
[06/09 19:32:38    771s] <CMD> setLayerPreference allM2 -isVisible 1
[06/09 19:32:41    772s] <CMD> setLayerPreference allM2Cont -isVisible 0
[06/09 19:32:42    772s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/09 19:33:29    776s] <CMD> pan -3.007 -183.847
[06/09 19:33:30    776s] <CMD> pan 32.709 -188.358
[06/09 19:36:53    794s] <CMD> pan -365.483 4.285
[06/09 19:36:55    795s] <CMD> pan -762.919 -224.006
[06/09 19:39:37    809s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[06/09 19:39:48    810s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/09 19:39:57    811s] <CMD> optDesign -postRoute
[06/09 19:39:57    811s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/09 19:39:57    811s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/09 19:39:57    811s] #spOpts: N=250 
[06/09 19:39:57    811s] Core basic site is standard
[06/09 19:39:57    811s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:39:57    811s] #spOpts: N=250 mergeVia=F 
[06/09 19:39:57    811s] Switching SI Aware to true by default in postroute mode   
[06/09 19:39:57    811s] GigaOpt running with 1 threads.
[06/09 19:39:57    811s] Info: 1 threads available for lower-level modules during optimization.
[06/09 19:39:57    811s] #spOpts: N=250 mergeVia=F 
[06/09 19:39:57    811s] Effort level <high> specified for reg2reg path_group
[06/09 19:39:57    811s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/09 19:39:57    811s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/09 19:39:57    811s] 			Cell BBC16P is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC16P is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC16SP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC16SP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC1P is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC1P is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC24P is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC24P is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC24SP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC24SP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC4P is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC4P is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC8P is dont_touch but not dont_use
[06/09 19:39:57    811s] 			Cell BBC8P is dont_touch but not dont_use
[06/09 19:39:57    811s] 	...
[06/09 19:39:57    811s] 	Reporting only the 20 first cells found...
[06/09 19:39:57    811s] 
[06/09 19:39:57    811s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1161.5M, totSessionCpu=0:13:32 **
[06/09 19:39:57    811s] #Created 458 library cell signatures
[06/09 19:39:57    811s] #Created 10829 NETS and 0 SPECIALNETS signatures
[06/09 19:39:57    811s] #Created 9783 instance signatures
[06/09 19:39:57    811s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.93 (MB), peak = 1238.68 (MB)
[06/09 19:39:57    811s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.95 (MB), peak = 1238.68 (MB)
[06/09 19:39:57    811s] #spOpts: N=250 
[06/09 19:39:57    811s] Begin checking placement ... (start mem=1470.5M, init mem=1470.5M)
[06/09 19:39:57    811s] *info: Placed = 9731           (Fixed = 206)
[06/09 19:39:57    811s] *info: Unplaced = 0           
[06/09 19:39:57    811s] Placement Density:70.34%(1261915/1793992)
[06/09 19:39:57    811s] Placement Density (including fixed std cells):70.46%(1269414/1801491)
[06/09 19:39:57    811s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1470.5M)
[06/09 19:39:57    811s]  Initial DC engine is -> aae
[06/09 19:39:57    811s]  
[06/09 19:39:57    811s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/09 19:39:57    811s]  
[06/09 19:39:57    811s]  
[06/09 19:39:57    811s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/09 19:39:57    811s]  
[06/09 19:39:57    811s] Reset EOS DB
[06/09 19:39:57    811s] Ignoring AAE DB Resetting ...
[06/09 19:39:57    811s]  Set Options for AAE Based Opt flow 
[06/09 19:39:57    811s] *** optDesign -postRoute ***
[06/09 19:39:57    811s] DRC Margin: user margin 0.0; extra margin 0
[06/09 19:39:57    811s] Setup Target Slack: user slack 0
[06/09 19:39:57    811s] Hold Target Slack: user slack 0
[06/09 19:39:57    811s] Opt: RC extraction mode changed to 'detail'
[06/09 19:39:57    811s] Multi-VT timing optimization disabled based on library information.
[06/09 19:39:57    811s] Deleting Cell Server ...
[06/09 19:39:57    811s] Deleting Lib Analyzer.
[06/09 19:39:57    811s] Creating Cell Server ...(0, 0, 0, 0)
[06/09 19:39:57    811s] Summary for sequential cells identification: 
[06/09 19:39:57    811s]   Identified SBFF number: 32
[06/09 19:39:57    811s]   Identified MBFF number: 0
[06/09 19:39:57    811s]   Identified SB Latch number: 0
[06/09 19:39:57    811s]   Identified MB Latch number: 0
[06/09 19:39:57    811s]   Not identified SBFF number: 34
[06/09 19:39:57    811s]   Not identified MBFF number: 0
[06/09 19:39:57    811s]   Not identified SB Latch number: 0
[06/09 19:39:57    811s]   Not identified MB Latch number: 0
[06/09 19:39:57    811s]   Number of sequential cells which are not FFs: 23
[06/09 19:39:57    811s] Creating Cell Server, finished. 
[06/09 19:39:57    811s] 
[06/09 19:39:57    811s] 
[06/09 19:39:57    811s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/09 19:39:57    811s]   
[06/09 19:39:57    811s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/09 19:39:57    811s]   Deleting Cell Server ...
[06/09 19:39:57    812s] ** INFO : this run is activating 'postRoute' automaton
[06/09 19:39:57    812s] Extraction called for design 'top_io' of instances=9783 and nets=10829 using extraction engine 'postRoute' at effort level 'low' .
[06/09 19:39:57    812s] PostRoute (effortLevel low) RC Extraction called for design top_io.
[06/09 19:39:57    812s] RC Extraction called in multi-corner(2) mode.
[06/09 19:39:57    812s] Process corner(s) are loaded.
[06/09 19:39:57    812s]  Corner: rc_worst
[06/09 19:39:57    812s]  Corner: rc_best
[06/09 19:39:57    812s] extractDetailRC Option : -outfile /tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d  -extended
[06/09 19:39:57    812s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/09 19:39:57    812s]       RC Corner Indexes            0       1   
[06/09 19:39:57    812s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/09 19:39:57    812s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/09 19:39:57    812s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/09 19:39:57    812s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/09 19:39:57    812s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/09 19:39:57    812s] Shrink Factor                : 1.00000
[06/09 19:39:57    812s] Initializing multi-corner capacitance tables ... 
[06/09 19:39:57    812s] Initializing multi-corner resistance tables ...
[06/09 19:39:57    812s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1464.5M)
[06/09 19:39:57    812s] Creating parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for storing RC.
[06/09 19:39:57    812s] Extracted 10.0018% (CPU Time= 0:00:00.2  MEM= 1532.5M)
[06/09 19:39:57    812s] Extracted 20.0013% (CPU Time= 0:00:00.2  MEM= 1532.5M)
[06/09 19:39:57    812s] Extracted 30.002% (CPU Time= 0:00:00.3  MEM= 1532.5M)
[06/09 19:39:57    812s] Extracted 40.0015% (CPU Time= 0:00:00.4  MEM= 1532.5M)
[06/09 19:39:58    812s] Extracted 50.0022% (CPU Time= 0:00:00.4  MEM= 1532.5M)
[06/09 19:39:58    812s] Extracted 60.0018% (CPU Time= 0:00:00.5  MEM= 1532.5M)
[06/09 19:39:58    812s] Extracted 70.0013% (CPU Time= 0:00:00.6  MEM= 1532.5M)
[06/09 19:39:58    812s] Extracted 80.002% (CPU Time= 0:00:00.7  MEM= 1536.6M)
[06/09 19:39:58    812s] Extracted 90.0015% (CPU Time= 0:00:00.8  MEM= 1536.6M)
[06/09 19:39:58    812s] Extracted 100% (CPU Time= 0:00:00.9  MEM= 1536.6M)
[06/09 19:39:58    812s] Number of Extracted Resistors     : 152038
[06/09 19:39:58    812s] Number of Extracted Ground Cap.   : 159856
[06/09 19:39:58    812s] Number of Extracted Coupling Cap. : 346836
[06/09 19:39:58    812s] Opening parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for reading.
[06/09 19:39:58    812s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/09 19:39:58    812s]  Corner: rc_worst
[06/09 19:39:58    812s]  Corner: rc_best
[06/09 19:39:58    813s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1494.5M)
[06/09 19:39:58    813s] Creating parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb_Filter.rcdb.d' for storing RC.
[06/09 19:39:58    813s] Closing parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d'. 10375 times net's RC data read were performed.
[06/09 19:39:58    813s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1502.527M)
[06/09 19:39:58    813s] Opening parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for reading.
[06/09 19:39:58    813s] processing rcdb (/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d) for hinst (top) of cell (top_io);
[06/09 19:39:58    813s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1502.527M)
[06/09 19:39:58    813s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1502.527M)
[06/09 19:39:58    813s] Opening parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for reading.
[06/09 19:39:58    813s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1502.5M)
[06/09 19:39:58    813s] Initializing multi-corner capacitance tables ... 
[06/09 19:39:58    813s] Initializing multi-corner resistance tables ...
[06/09 19:39:58    813s] Unfixed 0 ViaPillar Nets
[06/09 19:39:58    813s] Opening parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for reading.
[06/09 19:39:58    813s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1502.5M)
[06/09 19:39:58    813s] End AAE Lib Interpolated Model. (MEM=1502.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:39:58    813s] **INFO: Starting Blocking QThread with 1 CPU
[06/09 19:39:58    813s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/09 19:39:58    813s] #################################################################################
[06/09 19:39:58    813s] # Design Stage: PostRoute
[06/09 19:39:58    813s] # Design Name: top_io
[06/09 19:39:58    813s] # Design Mode: 250nm
[06/09 19:39:58    813s] # Analysis Mode: MMMC OCV 
[06/09 19:39:58    813s] # Parasitics Mode: SPEF/RCDB
[06/09 19:39:58    813s] # Signoff Settings: SI Off 
[06/09 19:39:58    813s] #################################################################################
[06/09 19:39:58    813s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:39:58    813s] Calculate late delays in OCV mode...
[06/09 19:39:58    813s] Calculate early delays in OCV mode...
[06/09 19:39:58    813s] Topological Sorting (REAL = 0:00:00.0, MEM = 24.7M, InitMEM = 24.7M)
[06/09 19:39:58    813s] Start delay calculation (fullDC) (1 T). (MEM=24.7344)
[06/09 19:39:58    813s] *** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
[06/09 19:39:58    813s] End AAE Lib Interpolated Model. (MEM=24.8672 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:39:58    813s] Total number of fetched objects 12209
[06/09 19:39:58    813s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:39:58    813s] End delay calculation. (MEM=0 CPU=0:00:01.3 REAL=0:00:01.0)
[06/09 19:39:58    813s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
[06/09 19:39:58    813s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 0.0M) ***
[06/09 19:39:58    813s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:00:02.0 mem=0.0M)
[06/09 19:39:58    813s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M ***
[06/09 19:40:00    815s]  
_______________________________________________________________________
[06/09 19:40:01    815s] Starting SI iteration 1 using Infinite Timing Windows
[06/09 19:40:01    815s] Begin IPO call back ...
[06/09 19:40:01    815s] End IPO call back ...
[06/09 19:40:01    815s] #################################################################################
[06/09 19:40:01    815s] # Design Stage: PostRoute
[06/09 19:40:01    815s] # Design Name: top_io
[06/09 19:40:01    815s] # Design Mode: 250nm
[06/09 19:40:01    815s] # Analysis Mode: MMMC OCV 
[06/09 19:40:01    815s] # Parasitics Mode: SPEF/RCDB
[06/09 19:40:01    815s] # Signoff Settings: SI On 
[06/09 19:40:01    815s] #################################################################################
[06/09 19:40:01    815s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:40:01    815s] Setting infinite Tws ...
[06/09 19:40:01    815s] First Iteration Infinite Tw... 
[06/09 19:40:01    815s] Calculate early delays in OCV mode...
[06/09 19:40:01    815s] Calculate late delays in OCV mode...
[06/09 19:40:01    815s] Topological Sorting (REAL = 0:00:00.0, MEM = 1518.7M, InitMEM = 1518.7M)
[06/09 19:40:01    815s] Start delay calculation (fullDC) (1 T). (MEM=1518.68)
[06/09 19:40:01    815s] End AAE Lib Interpolated Model. (MEM=1518.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:40:03    817s] Total number of fetched objects 12209
[06/09 19:40:03    817s] AAE_INFO-618: Total number of nets in the design is 10829,  100.0 percent of the nets selected for SI analysis
[06/09 19:40:03    817s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:40:03    817s] End delay calculation. (MEM=1555.58 CPU=0:00:02.1 REAL=0:00:02.0)
[06/09 19:40:03    817s] End delay calculation (fullDC). (MEM=1555.58 CPU=0:00:02.3 REAL=0:00:02.0)
[06/09 19:40:03    817s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1555.6M) ***
[06/09 19:40:03    818s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1555.6M)
[06/09 19:40:03    818s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/09 19:40:04    818s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1555.6M)
[06/09 19:40:04    818s] 
[06/09 19:40:04    818s] Executing IPO callback for view pruning ..
[06/09 19:40:04    818s] Starting SI iteration 2
[06/09 19:40:04    818s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:40:04    818s] Calculate early delays in OCV mode...
[06/09 19:40:04    818s] Calculate late delays in OCV mode...
[06/09 19:40:04    818s] Start delay calculation (fullDC) (1 T). (MEM=1563.62)
[06/09 19:40:04    818s] End AAE Lib Interpolated Model. (MEM=1563.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:40:04    818s] Glitch Analysis: View setup_func_max -- Total Number of Nets Skipped = 0. 
[06/09 19:40:04    818s] Glitch Analysis: View setup_func_max -- Total Number of Nets Analyzed = 12209. 
[06/09 19:40:04    818s] Total number of fetched objects 12209
[06/09 19:40:04    818s] AAE_INFO-618: Total number of nets in the design is 10829,  0.0 percent of the nets selected for SI analysis
[06/09 19:40:04    818s] End delay calculation. (MEM=1563.62 CPU=0:00:00.1 REAL=0:00:00.0)
[06/09 19:40:04    818s] End delay calculation (fullDC). (MEM=1563.62 CPU=0:00:00.1 REAL=0:00:00.0)
[06/09 19:40:04    818s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1563.6M) ***
[06/09 19:40:04    818s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:13:39 mem=1563.6M)
[06/09 19:40:04    818s] End AAE Lib Interpolated Model. (MEM=1563.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:40:04    819s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.340  |  0.340  |  3.690  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.341%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1184.0M, totSessionCpu=0:13:39 **
[06/09 19:40:04    819s] Setting latch borrow mode to budget during optimization.
[06/09 19:40:05    819s] Glitch fixing enabled
[06/09 19:40:05    819s] **INFO: Start fixing DRV (Mem = 1535.62M) ...
[06/09 19:40:05    819s] Begin: GigaOpt DRV Optimization
[06/09 19:40:05    819s] Glitch fixing enabled
[06/09 19:40:05    819s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[06/09 19:40:05    819s] Info: 40 io nets excluded
[06/09 19:40:05    819s] Info: 2 clock nets excluded from IPO operation.
[06/09 19:40:05    819s] End AAE Lib Interpolated Model. (MEM=1535.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:40:05    819s] PhyDesignGrid: maxLocalDensity 0.96
[06/09 19:40:05    819s] ### Creating PhyDesignMc. totSessionCpu=0:13:40 mem=1535.6M
[06/09 19:40:05    819s] #spOpts: N=250 mergeVia=F 
[06/09 19:40:05    819s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:40 mem=1535.6M
[06/09 19:40:05    819s] ### Creating LA Mngr. totSessionCpu=0:13:40 mem=1535.6M
[06/09 19:40:05    819s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[06/09 19:40:07    822s] ### Creating LA Mngr, finished. totSessionCpu=0:13:42 mem=1557.6M
[06/09 19:40:08    822s] ### Creating LA Mngr. totSessionCpu=0:13:42 mem=1629.5M
[06/09 19:40:08    822s] ### Creating LA Mngr, finished. totSessionCpu=0:13:42 mem=1629.5M
[06/09 19:40:08    822s] 
[06/09 19:40:08    822s] Creating Lib Analyzer ...
[06/09 19:40:08    822s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/09 19:40:08    822s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/09 19:40:08    822s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/09 19:40:08    822s] 
[06/09 19:40:10    825s] Creating Lib Analyzer, finished. 
[06/09 19:40:11    825s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[06/09 19:40:11    825s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:40:11    825s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[06/09 19:40:11    825s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:40:11    825s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/09 19:40:11    825s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:40:11    826s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:40:11    826s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.34|     0.00|       0|       0|       0|  70.34|          |         |
[06/09 19:40:11    826s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/09 19:40:11    826s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.34|     0.00|       0|       0|       0|  70.34| 0:00:00.0|  1744.0M|
[06/09 19:40:11    826s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/09 19:40:11    826s] **** Begin NDR-Layer Usage Statistics ****
[06/09 19:40:11    826s] Layer 3 has 3 constrained nets 
[06/09 19:40:11    826s] **** End NDR-Layer Usage Statistics ****
[06/09 19:40:11    826s] 
[06/09 19:40:11    826s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1744.0M) ***
[06/09 19:40:11    826s] 
[06/09 19:40:11    826s] Begin: glitch net info
[06/09 19:40:11    826s] glitch slack range: number of glitch nets
[06/09 19:40:11    826s] glitch slack < -0.32 : 0
[06/09 19:40:11    826s] -0.32 < glitch slack < -0.28 : 0
[06/09 19:40:11    826s] -0.28 < glitch slack < -0.24 : 0
[06/09 19:40:11    826s] -0.24 < glitch slack < -0.2 : 0
[06/09 19:40:11    826s] -0.2 < glitch slack < -0.16 : 0
[06/09 19:40:11    826s] -0.16 < glitch slack < -0.12 : 0
[06/09 19:40:11    826s] -0.12 < glitch slack < -0.08 : 0
[06/09 19:40:11    826s] -0.08 < glitch slack < -0.04 : 0
[06/09 19:40:11    826s] -0.04 < glitch slack : 0
[06/09 19:40:11    826s] End: glitch net info
[06/09 19:40:11    826s] drv optimizer changes nothing and skips refinePlace
[06/09 19:40:11    826s] End: GigaOpt DRV Optimization
[06/09 19:40:11    826s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1245.6M, totSessionCpu=0:13:46 **
[06/09 19:40:11    826s] *info:
[06/09 19:40:11    826s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 1594.47M).
[06/09 19:40:12    826s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.10min mem=1594.5M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.340  |  0.340  |  3.690  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.341%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1245.8M, totSessionCpu=0:13:46 **
[06/09 19:40:12    826s]   DRV Snapshot: (REF)
[06/09 19:40:12    826s]          Tran DRV: 0
[06/09 19:40:12    826s]           Cap DRV: 1
[06/09 19:40:12    826s]        Fanout DRV: 0
[06/09 19:40:12    826s]            Glitch: 0
[06/09 19:40:12    826s] *** Timing Is met
[06/09 19:40:12    826s] *** Check timing (0:00:00.0)
[06/09 19:40:12    826s] *** Setup timing is met (target slack 0ns)
[06/09 19:40:12    826s]   Timing Snapshot: (REF)
[06/09 19:40:12    826s]      Weighted WNS: 0.000
[06/09 19:40:12    826s]       All  PG WNS: 0.000
[06/09 19:40:12    826s]       High PG WNS: 0.000
[06/09 19:40:12    826s]       All  PG TNS: 0.000
[06/09 19:40:12    826s]       High PG TNS: 0.000
[06/09 19:40:12    826s]    Category Slack: { [L, 0.340] [H, 0.340] }
[06/09 19:40:12    826s] 
[06/09 19:40:12    826s] Running postRoute recovery in preEcoRoute mode
[06/09 19:40:12    826s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1238.2M, totSessionCpu=0:13:47 **
[06/09 19:40:12    826s]   DRV Snapshot: (TGT)
[06/09 19:40:12    826s]          Tran DRV: 0
[06/09 19:40:12    826s]           Cap DRV: 1
[06/09 19:40:12    826s]        Fanout DRV: 0
[06/09 19:40:12    826s]            Glitch: 0
[06/09 19:40:12    826s] Checking DRV degradation...
[06/09 19:40:12    826s] 
[06/09 19:40:12    826s] Recovery Manager:
[06/09 19:40:12    826s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/09 19:40:12    826s]      Cap DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[06/09 19:40:12    826s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/09 19:40:12    826s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/09 19:40:12    826s] 
[06/09 19:40:12    826s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/09 19:40:12    826s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1528.71M, totSessionCpu=0:13:47).
[06/09 19:40:12    826s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1238.3M, totSessionCpu=0:13:47 **
[06/09 19:40:12    826s] 
[06/09 19:40:12    826s]   Timing/DRV Snapshot: (REF)
[06/09 19:40:12    826s]      Weighted WNS: 0.000
[06/09 19:40:12    826s]       All  PG WNS: 0.000
[06/09 19:40:12    826s]       High PG WNS: 0.000
[06/09 19:40:12    826s]       All  PG TNS: 0.000
[06/09 19:40:12    826s]       High PG TNS: 0.000
[06/09 19:40:12    826s]          Tran DRV: 0
[06/09 19:40:12    826s]           Cap DRV: 1
[06/09 19:40:12    826s]        Fanout DRV: 0
[06/09 19:40:12    826s]            Glitch: 0
[06/09 19:40:12    826s]    Category Slack: { [L, 0.340] [H, 0.340] }
[06/09 19:40:12    826s] 
[06/09 19:40:12    826s] ### Creating LA Mngr. totSessionCpu=0:13:47 mem=1528.7M
[06/09 19:40:12    826s] ### Creating LA Mngr, finished. totSessionCpu=0:13:47 mem=1528.7M
[06/09 19:40:12    826s] Default Rule : ""
[06/09 19:40:12    826s] Non Default Rules :
[06/09 19:40:12    826s] Worst Slack : 0.340 ns
[06/09 19:40:12    826s] Total 0 nets layer assigned (0.0).
[06/09 19:40:12    826s] GigaOpt: setting up router preferences
[06/09 19:40:12    826s] GigaOpt: 0 nets assigned router directives
[06/09 19:40:12    826s] 
[06/09 19:40:12    826s] Start Assign Priority Nets ...
[06/09 19:40:12    826s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/09 19:40:12    826s] Existing Priority Nets 0 (0.0%)
[06/09 19:40:12    826s] Total Assign Priority Nets 3 (0.0%)
[06/09 19:40:12    826s] ### Creating LA Mngr. totSessionCpu=0:13:47 mem=1585.9M
[06/09 19:40:12    826s] ### Creating LA Mngr, finished. totSessionCpu=0:13:47 mem=1585.9M
[06/09 19:40:12    826s] ### Creating LA Mngr. totSessionCpu=0:13:47 mem=1585.9M
[06/09 19:40:12    826s] ### Creating LA Mngr, finished. totSessionCpu=0:13:47 mem=1585.9M
[06/09 19:40:12    826s] Default Rule : ""
[06/09 19:40:12    826s] Non Default Rules :
[06/09 19:40:12    826s] Worst Slack : 0.340 ns
[06/09 19:40:12    826s] Total 0 nets layer assigned (0.2).
[06/09 19:40:12    826s] GigaOpt: setting up router preferences
[06/09 19:40:12    826s] GigaOpt: 0 nets assigned router directives
[06/09 19:40:12    826s] 
[06/09 19:40:12    826s] Start Assign Priority Nets ...
[06/09 19:40:12    826s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/09 19:40:12    826s] Existing Priority Nets 0 (0.0%)
[06/09 19:40:12    826s] Total Assign Priority Nets 3 (0.0%)
[06/09 19:40:12    827s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.340  |  0.340  |  3.690  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.341%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1200.9M, totSessionCpu=0:13:47 **
[06/09 19:40:12    827s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/09 19:40:12    827s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/09 19:40:12    827s] #spOpts: N=250 
[06/09 19:40:12    827s] *** Starting refinePlace (0:13:47 mem=1497.5M) ***
[06/09 19:40:12    827s] Total net bbox length = 6.483e+05 (3.204e+05 3.279e+05) (ext = 2.549e+04)
[06/09 19:40:12    827s] Starting refinePlace ...
[06/09 19:40:12    827s] default core: bins with density >  0.75 = 29.8 % ( 36 / 121 )
[06/09 19:40:12    827s] Density distribution unevenness ratio = 5.515%
[06/09 19:40:12    827s]   Spread Effort: high, post-route mode, useDDP on.
[06/09 19:40:12    827s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1497.5MB) @(0:13:47 - 0:13:47).
[06/09 19:40:12    827s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:40:12    827s] wireLenOptFixPriorityInst 0 inst fixed
[06/09 19:40:13    827s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:40:13    827s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1497.5MB) @(0:13:47 - 0:13:47).
[06/09 19:40:13    827s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/09 19:40:13    827s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1497.5MB
[06/09 19:40:13    827s] Statistics of distance of Instance movement in refine placement:
[06/09 19:40:13    827s]   maximum (X+Y) =         0.00 um
[06/09 19:40:13    827s]   mean    (X+Y) =         0.00 um
[06/09 19:40:13    827s] Summary Report:
[06/09 19:40:13    827s] Instances move: 0 (out of 9525 movable)
[06/09 19:40:13    827s] Instances flipped: 0
[06/09 19:40:13    827s] Mean displacement: 0.00 um
[06/09 19:40:13    827s] Max displacement: 0.00 um 
[06/09 19:40:13    827s] Total instances moved : 0
[06/09 19:40:13    827s] Total net bbox length = 6.483e+05 (3.204e+05 3.279e+05) (ext = 2.549e+04)
[06/09 19:40:13    827s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1497.5MB
[06/09 19:40:13    827s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1497.5MB) @(0:13:47 - 0:13:47).
[06/09 19:40:13    827s] *** Finished refinePlace (0:13:47 mem=1497.5M) ***
[06/09 19:40:13    827s] #spOpts: N=250 
[06/09 19:40:13    827s] default core: bins with density >  0.75 = 29.8 % ( 36 / 121 )
[06/09 19:40:13    827s] Density distribution unevenness ratio = 5.406%
[06/09 19:40:13    827s] -routeWithEco false                       # bool, default=false
[06/09 19:40:13    827s] -routeWithEco true                        # bool, default=false, user setting
[06/09 19:40:13    827s] -routeSelectedNetOnly false               # bool, default=false
[06/09 19:40:13    827s] -routeWithTimingDriven false              # bool, default=false
[06/09 19:40:13    827s] -routeWithSiDriven false                  # bool, default=false
[06/09 19:40:13    827s] 
[06/09 19:40:13    827s] globalDetailRoute
[06/09 19:40:13    827s] 
[06/09 19:40:13    827s] #setNanoRouteMode -routeWithEco true
[06/09 19:40:13    827s] #Start globalDetailRoute on Thu Jun  9 19:40:13 2022
[06/09 19:40:13    827s] #
[06/09 19:40:13    827s] Closing parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d'. 10426 times net's RC data read were performed.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/09 19:40:13    827s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/09 19:40:13    827s] #To increase the message display limit, refer to the product command reference manual.
[06/09 19:40:13    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/09 19:40:13    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[1] of net in_MUX_inSEL15[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/09 19:40:13    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[0] of net in_MUX_inSEL15[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/09 19:40:13    827s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_outFIFO_inReadEnable of net in_outFIFO_inReadEnable because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/09 19:40:13    827s] ### Net info: total nets: 10829
[06/09 19:40:13    827s] ### Net info: dirty nets: 0
[06/09 19:40:13    827s] ### Net info: marked as disconnected nets: 0
[06/09 19:40:13    827s] ### Net info: fully routed nets: 10335
[06/09 19:40:13    827s] ### Net info: trivial (single pin) nets: 0
[06/09 19:40:13    827s] ### Net info: unrouted nets: 494
[06/09 19:40:13    827s] ### Net info: re-extraction nets: 0
[06/09 19:40:13    827s] ### Net info: ignored nets: 0
[06/09 19:40:13    827s] ### Net info: skip routing nets: 0
[06/09 19:40:13    827s] ### import route signature (171) = 1245997229
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
[06/09 19:40:13    827s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[06/09 19:40:13    827s] #To increase the message display limit, refer to the product command reference manual.
[06/09 19:40:13    827s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[06/09 19:40:13    827s] #RTESIG:78da85cfc96ac3301000d09efb158393430a8dac9117d9d7d25e0a6d4348979bb063d915
[06/09 19:40:13    827s] #       580b925cfaf975a0c760cf698679ccb2d97e3c1d21414e10f781565420bc1e9153ce70cf
[06/09 19:40:13    827s] #       b02852e4626ebd3f24b79beddbe1541614127f16da767224ad3209ec42f4ca0cf73005e9
[06/09 19:40:13    827s] #       21c818e7eaee9f9719f4cd1824ec5a6bc7ab86b30a92346a972a63eccf144494da89b2ac
[06/09 19:40:13    827s] #       98382b2dc72eabc92521cab881f45efcba6fd6388714c5d0be3c7f7ea5a631d6db294a31
[06/09 19:40:13    827s] #       cf118f4a1f86262551e9798df0d2591f9174cbb7d6450e9823e1f412b0eb47dbc4ab725e
[06/09 19:40:13    827s] #       cc56df4256e510fdb468322c564d5ed17553e382b9f903b5de9752
[06/09 19:40:13    827s] #
[06/09 19:40:13    827s] #Loading the last recorded routing design signature
[06/09 19:40:13    827s] #Created 7710 NETS and 0 SPECIALNETS new signatures
[06/09 19:40:13    827s] #No placement changes detected since last routing
[06/09 19:40:13    827s] #RTESIG:78da85cfc96ac3301000d09efb158393430a8dac9117d9d7d25e0a6d4348979bb063d915
[06/09 19:40:13    827s] #       580b925cfaf975a0c760cf698679ccb2d97e3c1d21414e10f781565420bc1e9153ce70cf
[06/09 19:40:13    827s] #       b02852e4626ebd3f24b79beddbe1541614127f16da767224ad3209ec42f4ca0cf73005e9
[06/09 19:40:13    827s] #       21c818e7eaee9f9719f4cd1824ec5a6bc7ab86b30a92346a972a63eccf144494da89b2ac
[06/09 19:40:13    827s] #       98382b2dc72eabc92521cab881f45efcba6fd6388714c5d0be3c7f7ea5a631d6db294a31
[06/09 19:40:13    827s] #       cf118f4a1f86262551e9798df0d2591f9174cbb7d6450e9823e1f412b0eb47dbc4ab725e
[06/09 19:40:13    827s] #       cc56df4256e510fdb468322c564d5ed17553e382b9f903b5de9752
[06/09 19:40:13    827s] #
[06/09 19:40:13    827s] #Start routing data preparation on Thu Jun  9 19:40:13 2022
[06/09 19:40:13    827s] #
[06/09 19:40:13    827s] #Minimum voltage of a net in the design = 0.000.
[06/09 19:40:13    827s] #Maximum voltage of a net in the design = 3.630.
[06/09 19:40:13    827s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/09 19:40:13    827s] #Voltage range [0.000 - 3.630] has 10826 nets.
[06/09 19:40:13    827s] # MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
[06/09 19:40:13    827s] # MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
[06/09 19:40:13    827s] # MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
[06/09 19:40:13    827s] # MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
[06/09 19:40:13    828s] #Regenerating Ggrids automatically.
[06/09 19:40:13    828s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
[06/09 19:40:13    828s] #Using automatically generated G-grids.
[06/09 19:40:13    828s] #Done routing data preparation.
[06/09 19:40:13    828s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.87 (MB), peak = 1250.96 (MB)
[06/09 19:40:13    828s] #Merging special wires...
[06/09 19:40:13    828s] #
[06/09 19:40:13    828s] #Connectivity extraction summary:
[06/09 19:40:13    828s] #7301 routed nets are extracted.
[06/09 19:40:13    828s] #3034 routed net(s) are imported.
[06/09 19:40:13    828s] #494 nets are fixed|skipped|trivial (not extracted).
[06/09 19:40:13    828s] #Total number of nets = 10829.
[06/09 19:40:13    828s] #
[06/09 19:40:13    828s] #Found 0 nets for post-route si or timing fixing.
[06/09 19:40:13    828s] #
[06/09 19:40:13    828s] #Finished routing data preparation on Thu Jun  9 19:40:13 2022
[06/09 19:40:13    828s] #
[06/09 19:40:13    828s] #Cpu time = 00:00:00
[06/09 19:40:13    828s] #Elapsed time = 00:00:00
[06/09 19:40:13    828s] #Increased memory = 3.82 (MB)
[06/09 19:40:13    828s] #Total memory = 1194.88 (MB)
[06/09 19:40:13    828s] #Peak memory = 1250.96 (MB)
[06/09 19:40:13    828s] #
[06/09 19:40:13    828s] #
[06/09 19:40:13    828s] #Start global routing on Thu Jun  9 19:40:13 2022
[06/09 19:40:13    828s] #
[06/09 19:40:13    828s] #WARNING (NRGR-22) Design is already detail routed.
[06/09 19:40:13    828s] ### route signature (174) = 1617922416
[06/09 19:40:13    828s] ### violation signature (170) = 1204325224
[06/09 19:40:13    828s] ### route signature (177) = 1318930238
[06/09 19:40:13    828s] ### violation signature (173) = 1204325224
[06/09 19:40:14    828s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/09 19:40:14    828s] #Cpu time = 00:00:00
[06/09 19:40:14    828s] #Elapsed time = 00:00:00
[06/09 19:40:14    828s] #Increased memory = 3.82 (MB)
[06/09 19:40:14    828s] #Total memory = 1194.88 (MB)
[06/09 19:40:14    828s] #Peak memory = 1250.96 (MB)
[06/09 19:40:14    828s] ### max drc and si pitch = 2100 (   2.100 um) MT-safe pitch = 1400 (   1.400 um) patch pitch = 6100 (   6.100 um)
[06/09 19:40:14    828s] #
[06/09 19:40:14    828s] #Start Detail Routing..
[06/09 19:40:14    828s] #start initial detail routing ...
[06/09 19:40:14    828s] #   number of violations = 18
[06/09 19:40:14    828s] #
[06/09 19:40:14    828s] #    By Layer and Type :
[06/09 19:40:14    828s] #	         MetSpc    Short   Totals
[06/09 19:40:14    828s] #	MET1          8        0        8
[06/09 19:40:14    828s] #	MET2          9        1       10
[06/09 19:40:14    828s] #	Totals       17        1       18
[06/09 19:40:14    828s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.85 (MB), peak = 1250.96 (MB)
[06/09 19:40:14    828s] #start 1st optimization iteration ...
[06/09 19:40:15    829s] #   number of violations = 18
[06/09 19:40:15    829s] #
[06/09 19:40:15    829s] #    By Layer and Type :
[06/09 19:40:15    829s] #	         MetSpc    Short   Totals
[06/09 19:40:15    829s] #	MET1          8        0        8
[06/09 19:40:15    829s] #	MET2          9        1       10
[06/09 19:40:15    829s] #	Totals       17        1       18
[06/09 19:40:15    829s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1206.74 (MB), peak = 1250.96 (MB)
[06/09 19:40:15    829s] #start 2nd optimization iteration ...
[06/09 19:40:16    831s] #   number of violations = 18
[06/09 19:40:16    831s] #
[06/09 19:40:16    831s] #    By Layer and Type :
[06/09 19:40:16    831s] #	         MetSpc    Short   Totals
[06/09 19:40:16    831s] #	MET1          8        0        8
[06/09 19:40:16    831s] #	MET2          9        1       10
[06/09 19:40:16    831s] #	Totals       17        1       18
[06/09 19:40:16    831s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1207.41 (MB), peak = 1250.96 (MB)
[06/09 19:40:16    831s] #start 3rd optimization iteration ...
[06/09 19:40:18    832s] #   number of violations = 18
[06/09 19:40:18    832s] #
[06/09 19:40:18    832s] #    By Layer and Type :
[06/09 19:40:18    832s] #	         MetSpc    Short   Totals
[06/09 19:40:18    832s] #	MET1          8        0        8
[06/09 19:40:18    832s] #	MET2          9        1       10
[06/09 19:40:18    832s] #	Totals       17        1       18
[06/09 19:40:18    832s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1207.52 (MB), peak = 1250.96 (MB)
[06/09 19:40:18    832s] #start 4th optimization iteration ...
[06/09 19:40:19    833s] #   number of violations = 17
[06/09 19:40:19    833s] #
[06/09 19:40:19    833s] #    By Layer and Type :
[06/09 19:40:19    833s] #	         MetSpc    Short   Totals
[06/09 19:40:19    833s] #	MET1          7        0        7
[06/09 19:40:19    833s] #	MET2          9        1       10
[06/09 19:40:19    833s] #	Totals       16        1       17
[06/09 19:40:19    833s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1207.54 (MB), peak = 1250.96 (MB)
[06/09 19:40:19    833s] #start 5th optimization iteration ...
[06/09 19:40:20    834s] #   number of violations = 17
[06/09 19:40:20    834s] #
[06/09 19:40:20    834s] #    By Layer and Type :
[06/09 19:40:20    834s] #	         MetSpc    Short   Totals
[06/09 19:40:20    834s] #	MET1          7        0        7
[06/09 19:40:20    834s] #	MET2          9        1       10
[06/09 19:40:20    834s] #	Totals       16        1       17
[06/09 19:40:20    834s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1207.61 (MB), peak = 1250.96 (MB)
[06/09 19:40:20    834s] #start 6th optimization iteration ...
[06/09 19:40:23    837s] #   number of violations = 17
[06/09 19:40:23    837s] #
[06/09 19:40:23    837s] #    By Layer and Type :
[06/09 19:40:23    837s] #	         MetSpc    Short   Totals
[06/09 19:40:23    837s] #	MET1          7        0        7
[06/09 19:40:23    837s] #	MET2          9        1       10
[06/09 19:40:23    837s] #	Totals       16        1       17
[06/09 19:40:23    837s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1222.35 (MB), peak = 1250.96 (MB)
[06/09 19:40:23    837s] #start 7th optimization iteration ...
[06/09 19:40:27    841s] #   number of violations = 18
[06/09 19:40:27    841s] #
[06/09 19:40:27    841s] #    By Layer and Type :
[06/09 19:40:27    841s] #	         MetSpc    Short   Totals
[06/09 19:40:27    841s] #	MET1         10        0       10
[06/09 19:40:27    841s] #	MET2          7        1        8
[06/09 19:40:27    841s] #	Totals       17        1       18
[06/09 19:40:27    841s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1221.77 (MB), peak = 1250.96 (MB)
[06/09 19:40:27    841s] #start 8th optimization iteration ...
[06/09 19:40:29    844s] #   number of violations = 17
[06/09 19:40:29    844s] #
[06/09 19:40:29    844s] #    By Layer and Type :
[06/09 19:40:29    844s] #	         MetSpc    Short   Totals
[06/09 19:40:29    844s] #	MET1          7        0        7
[06/09 19:40:29    844s] #	MET2          9        1       10
[06/09 19:40:29    844s] #	Totals       16        1       17
[06/09 19:40:29    844s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1221.77 (MB), peak = 1250.96 (MB)
[06/09 19:40:29    844s] #start 9th optimization iteration ...
[06/09 19:40:32    846s] #   number of violations = 17
[06/09 19:40:32    846s] #
[06/09 19:40:32    846s] #    By Layer and Type :
[06/09 19:40:32    846s] #	         MetSpc    Short   Totals
[06/09 19:40:32    846s] #	MET1          7        0        7
[06/09 19:40:32    846s] #	MET2          9        1       10
[06/09 19:40:32    846s] #	Totals       16        1       17
[06/09 19:40:32    846s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1221.32 (MB), peak = 1250.96 (MB)
[06/09 19:40:32    846s] #start 10th optimization iteration ...
[06/09 19:40:34    849s] #   number of violations = 16
[06/09 19:40:34    849s] #
[06/09 19:40:34    849s] #    By Layer and Type :
[06/09 19:40:34    849s] #	         MetSpc    Short   Totals
[06/09 19:40:34    849s] #	MET1          6        0        6
[06/09 19:40:34    849s] #	MET2          9        1       10
[06/09 19:40:34    849s] #	Totals       15        1       16
[06/09 19:40:34    849s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1217.63 (MB), peak = 1250.96 (MB)
[06/09 19:40:34    849s] #start 11th optimization iteration ...
[06/09 19:40:41    855s] #   number of violations = 16
[06/09 19:40:41    855s] #
[06/09 19:40:41    855s] #    By Layer and Type :
[06/09 19:40:41    855s] #	         MetSpc    Short   Totals
[06/09 19:40:41    855s] #	MET1          7        0        7
[06/09 19:40:41    855s] #	MET2          8        1        9
[06/09 19:40:41    855s] #	Totals       15        1       16
[06/09 19:40:41    855s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1245.47 (MB), peak = 1250.96 (MB)
[06/09 19:40:41    855s] #start 12th optimization iteration ...
[06/09 19:40:45    860s] #   number of violations = 16
[06/09 19:40:45    860s] #
[06/09 19:40:45    860s] #    By Layer and Type :
[06/09 19:40:45    860s] #	         MetSpc    Short   Totals
[06/09 19:40:45    860s] #	MET1          6        1        7
[06/09 19:40:45    860s] #	MET2          8        1        9
[06/09 19:40:45    860s] #	Totals       14        2       16
[06/09 19:40:45    860s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1244.86 (MB), peak = 1250.96 (MB)
[06/09 19:40:45    860s] #start 13th optimization iteration ...
[06/09 19:40:50    864s] #   number of violations = 16
[06/09 19:40:50    864s] #
[06/09 19:40:50    864s] #    By Layer and Type :
[06/09 19:40:50    864s] #	         MetSpc    Short   Totals
[06/09 19:40:50    864s] #	MET1          5        0        5
[06/09 19:40:50    864s] #	MET2         10        1       11
[06/09 19:40:50    864s] #	Totals       15        1       16
[06/09 19:40:50    864s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1243.18 (MB), peak = 1250.96 (MB)
[06/09 19:40:50    864s] #Complete Detail Routing.
[06/09 19:40:50    864s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:40:50    864s] #Total wire length = 875007 um.
[06/09 19:40:50    864s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:40:50    864s] #Total wire length on LAYER MET1 = 33230 um.
[06/09 19:40:50    864s] #Total wire length on LAYER MET2 = 328640 um.
[06/09 19:40:50    864s] #Total wire length on LAYER MET3 = 381980 um.
[06/09 19:40:50    864s] #Total wire length on LAYER MET4 = 131157 um.
[06/09 19:40:50    864s] #Total number of vias = 57725
[06/09 19:40:50    864s] #Up-Via Summary (total 57725):
[06/09 19:40:50    864s] #           
[06/09 19:40:50    864s] #-----------------------
[06/09 19:40:50    864s] # MET1            32169
[06/09 19:40:50    864s] # MET2            22237
[06/09 19:40:50    864s] # MET3             3319
[06/09 19:40:50    864s] #-----------------------
[06/09 19:40:50    864s] #                 57725 
[06/09 19:40:50    864s] #
[06/09 19:40:50    864s] #Total number of DRC violations = 16
[06/09 19:40:50    864s] #Total number of violations on LAYER MET1 = 5
[06/09 19:40:50    864s] #Total number of violations on LAYER MET2 = 11
[06/09 19:40:50    864s] #Total number of violations on LAYER MET3 = 0
[06/09 19:40:50    864s] #Total number of violations on LAYER MET4 = 0
[06/09 19:40:50    864s] ### route signature (208) =  393259418
[06/09 19:40:50    864s] ### violation signature (204) = 1937221760
[06/09 19:40:50    864s] #Cpu time = 00:00:37
[06/09 19:40:50    864s] #Elapsed time = 00:00:37
[06/09 19:40:50    864s] #Increased memory = 11.84 (MB)
[06/09 19:40:50    864s] #Total memory = 1206.72 (MB)
[06/09 19:40:50    864s] #Peak memory = 1250.96 (MB)
[06/09 19:40:50    864s] #
[06/09 19:40:50    864s] #Start Post Routing Optimization.
[06/09 19:40:50    864s] #start 1st post routing optimization iteration ...
[06/09 19:40:52    866s] #    number of DRC violations = 16
[06/09 19:40:52    866s] #
[06/09 19:40:52    866s] #    By Layer and Type :
[06/09 19:40:52    866s] #	         MetSpc    Short   Totals
[06/09 19:40:52    866s] #	MET1          5        0        5
[06/09 19:40:52    866s] #	MET2         10        1       11
[06/09 19:40:52    866s] #	Totals       15        1       16
[06/09 19:40:52    866s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1207.80 (MB), peak = 1250.96 (MB)
[06/09 19:40:52    866s] #Complete Post Routing Optimization.
[06/09 19:40:52    866s] #Cpu time = 00:00:02
[06/09 19:40:52    866s] #Elapsed time = 00:00:02
[06/09 19:40:52    866s] #Increased memory = 1.08 (MB)
[06/09 19:40:52    866s] #Total memory = 1207.80 (MB)
[06/09 19:40:52    866s] #Peak memory = 1250.96 (MB)
[06/09 19:40:52    866s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:40:52    866s] #Total wire length = 875007 um.
[06/09 19:40:52    866s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET1 = 33230 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET2 = 328640 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET3 = 381980 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET4 = 131157 um.
[06/09 19:40:52    866s] #Total number of vias = 57725
[06/09 19:40:52    866s] #Up-Via Summary (total 57725):
[06/09 19:40:52    866s] #           
[06/09 19:40:52    866s] #-----------------------
[06/09 19:40:52    866s] # MET1            32169
[06/09 19:40:52    866s] # MET2            22237
[06/09 19:40:52    866s] # MET3             3319
[06/09 19:40:52    866s] #-----------------------
[06/09 19:40:52    866s] #                 57725 
[06/09 19:40:52    866s] #
[06/09 19:40:52    866s] #Total number of DRC violations = 16
[06/09 19:40:52    866s] #Total number of violations on LAYER MET1 = 5
[06/09 19:40:52    866s] #Total number of violations on LAYER MET2 = 11
[06/09 19:40:52    866s] #Total number of violations on LAYER MET3 = 0
[06/09 19:40:52    866s] #Total number of violations on LAYER MET4 = 0
[06/09 19:40:52    866s] #
[06/09 19:40:52    866s] #start routing for process antenna violation fix ...
[06/09 19:40:52    866s] ### max drc and si pitch = 2100 (   2.100 um) MT-safe pitch = 1400 (   1.400 um) patch pitch = 6100 (   6.100 um)
[06/09 19:40:52    866s] #
[06/09 19:40:52    866s] #    By Layer and Type :
[06/09 19:40:52    866s] #	         MetSpc    Short   Totals
[06/09 19:40:52    866s] #	MET1          5        0        5
[06/09 19:40:52    866s] #	MET2         10        1       11
[06/09 19:40:52    866s] #	Totals       15        1       16
[06/09 19:40:52    866s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.77 (MB), peak = 1250.96 (MB)
[06/09 19:40:52    866s] #
[06/09 19:40:52    866s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:40:52    866s] #Total wire length = 875007 um.
[06/09 19:40:52    866s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET1 = 33230 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET2 = 328640 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET3 = 381980 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET4 = 131157 um.
[06/09 19:40:52    866s] #Total number of vias = 57725
[06/09 19:40:52    866s] #Up-Via Summary (total 57725):
[06/09 19:40:52    866s] #           
[06/09 19:40:52    866s] #-----------------------
[06/09 19:40:52    866s] # MET1            32169
[06/09 19:40:52    866s] # MET2            22237
[06/09 19:40:52    866s] # MET3             3319
[06/09 19:40:52    866s] #-----------------------
[06/09 19:40:52    866s] #                 57725 
[06/09 19:40:52    866s] #
[06/09 19:40:52    866s] #Total number of DRC violations = 16
[06/09 19:40:52    866s] #Total number of net violated process antenna rule = 0
[06/09 19:40:52    866s] #Total number of violations on LAYER MET1 = 5
[06/09 19:40:52    866s] #Total number of violations on LAYER MET2 = 11
[06/09 19:40:52    866s] #Total number of violations on LAYER MET3 = 0
[06/09 19:40:52    866s] #Total number of violations on LAYER MET4 = 0
[06/09 19:40:52    866s] #
[06/09 19:40:52    866s] ### route signature (216) =  393259418
[06/09 19:40:52    866s] ### violation signature (212) = 1937221760
[06/09 19:40:52    866s] #
[06/09 19:40:52    866s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:40:52    866s] #Total wire length = 875007 um.
[06/09 19:40:52    866s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET1 = 33230 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET2 = 328640 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET3 = 381980 um.
[06/09 19:40:52    866s] #Total wire length on LAYER MET4 = 131157 um.
[06/09 19:40:52    866s] #Total number of vias = 57725
[06/09 19:40:52    866s] #Up-Via Summary (total 57725):
[06/09 19:40:52    866s] #           
[06/09 19:40:52    866s] #-----------------------
[06/09 19:40:52    866s] # MET1            32169
[06/09 19:40:52    866s] # MET2            22237
[06/09 19:40:52    866s] # MET3             3319
[06/09 19:40:52    866s] #-----------------------
[06/09 19:40:52    866s] #                 57725 
[06/09 19:40:52    866s] #
[06/09 19:40:52    866s] #Total number of DRC violations = 16
[06/09 19:40:52    866s] #Total number of net violated process antenna rule = 0
[06/09 19:40:52    866s] #Total number of violations on LAYER MET1 = 5
[06/09 19:40:52    866s] #Total number of violations on LAYER MET2 = 11
[06/09 19:40:52    866s] #Total number of violations on LAYER MET3 = 0
[06/09 19:40:52    866s] #Total number of violations on LAYER MET4 = 0
[06/09 19:40:52    866s] #
[06/09 19:40:52    867s] ### max drc and si pitch = 2100 (   2.100 um) MT-safe pitch = 1400 (   1.400 um) patch pitch = 6100 (   6.100 um)
[06/09 19:40:52    867s] #
[06/09 19:40:52    867s] #Start Post Route wire spreading..
[06/09 19:40:52    867s] #
[06/09 19:40:52    867s] #Start data preparation for wire spreading...
[06/09 19:40:52    867s] #
[06/09 19:40:52    867s] #Data preparation is done on Thu Jun  9 19:40:52 2022
[06/09 19:40:52    867s] #
[06/09 19:40:53    867s] #
[06/09 19:40:53    867s] #Start Post Route Wire Spread.
[06/09 19:40:53    867s] #Done with 944 horizontal wires in 2 hboxes and 583 vertical wires in 2 hboxes.
[06/09 19:40:53    867s] #Complete Post Route Wire Spread.
[06/09 19:40:53    867s] #
[06/09 19:40:53    867s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:40:53    867s] #Total wire length = 876855 um.
[06/09 19:40:53    867s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:40:53    867s] #Total wire length on LAYER MET1 = 33233 um.
[06/09 19:40:53    867s] #Total wire length on LAYER MET2 = 329187 um.
[06/09 19:40:53    867s] #Total wire length on LAYER MET3 = 383096 um.
[06/09 19:40:53    867s] #Total wire length on LAYER MET4 = 131338 um.
[06/09 19:40:53    867s] #Total number of vias = 57725
[06/09 19:40:53    867s] #Up-Via Summary (total 57725):
[06/09 19:40:53    867s] #           
[06/09 19:40:53    867s] #-----------------------
[06/09 19:40:53    867s] # MET1            32169
[06/09 19:40:53    867s] # MET2            22237
[06/09 19:40:53    867s] # MET3             3319
[06/09 19:40:53    867s] #-----------------------
[06/09 19:40:53    867s] #                 57725 
[06/09 19:40:53    867s] #
[06/09 19:40:53    867s] ### route signature (220) = 1212848469
[06/09 19:40:53    867s] ### violation signature (216) = 1937221760
[06/09 19:40:53    868s] #   number of violations = 16
[06/09 19:40:53    868s] #
[06/09 19:40:53    868s] #    By Layer and Type :
[06/09 19:40:53    868s] #	         MetSpc    Short   Totals
[06/09 19:40:53    868s] #	MET1          5        0        5
[06/09 19:40:53    868s] #	MET2         10        1       11
[06/09 19:40:53    868s] #	Totals       15        1       16
[06/09 19:40:53    868s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1220.30 (MB), peak = 1250.96 (MB)
[06/09 19:40:53    868s] #CELL_VIEW top_io,init has 16 DRC violations
[06/09 19:40:53    868s] #Total number of DRC violations = 16
[06/09 19:40:53    868s] #Total number of net violated process antenna rule = 0
[06/09 19:40:53    868s] #Total number of violations on LAYER MET1 = 5
[06/09 19:40:53    868s] #Total number of violations on LAYER MET2 = 11
[06/09 19:40:53    868s] #Total number of violations on LAYER MET3 = 0
[06/09 19:40:53    868s] #Total number of violations on LAYER MET4 = 0
[06/09 19:40:53    868s] #Post Route wire spread is done.
[06/09 19:40:53    868s] #Total number of nets with non-default rule or having extra spacing = 55
[06/09 19:40:53    868s] #Total wire length = 876855 um.
[06/09 19:40:53    868s] #Total half perimeter of net bounding box = 711259 um.
[06/09 19:40:53    868s] #Total wire length on LAYER MET1 = 33233 um.
[06/09 19:40:53    868s] #Total wire length on LAYER MET2 = 329187 um.
[06/09 19:40:53    868s] #Total wire length on LAYER MET3 = 383096 um.
[06/09 19:40:53    868s] #Total wire length on LAYER MET4 = 131338 um.
[06/09 19:40:53    868s] #Total number of vias = 57725
[06/09 19:40:53    868s] #Up-Via Summary (total 57725):
[06/09 19:40:53    868s] #           
[06/09 19:40:53    868s] #-----------------------
[06/09 19:40:53    868s] # MET1            32169
[06/09 19:40:53    868s] # MET2            22237
[06/09 19:40:53    868s] # MET3             3319
[06/09 19:40:53    868s] #-----------------------
[06/09 19:40:53    868s] #                 57725 
[06/09 19:40:53    868s] #
[06/09 19:40:53    868s] ### route signature (222) = 1212848469
[06/09 19:40:53    868s] ### violation signature (218) = 1937221760
[06/09 19:40:53    868s] #detailRoute Statistics:
[06/09 19:40:53    868s] #Cpu time = 00:00:40
[06/09 19:40:53    868s] #Elapsed time = 00:00:40
[06/09 19:40:53    868s] #Increased memory = 9.91 (MB)
[06/09 19:40:53    868s] #Total memory = 1204.79 (MB)
[06/09 19:40:53    868s] #Peak memory = 1250.96 (MB)
[06/09 19:40:53    868s] #Updating routing design signature
[06/09 19:40:53    868s] #Created 458 library cell signatures
[06/09 19:40:53    868s] #Created 10829 NETS and 0 SPECIALNETS signatures
[06/09 19:40:53    868s] #Created 9783 instance signatures
[06/09 19:40:53    868s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.80 (MB), peak = 1250.96 (MB)
[06/09 19:40:53    868s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1204.81 (MB), peak = 1250.96 (MB)
[06/09 19:40:53    868s] ### export route signature (223) = 1212848469
[06/09 19:40:54    868s] ### export violation signature (219) = 1937221760
[06/09 19:40:54    868s] #
[06/09 19:40:54    868s] #globalDetailRoute statistics:
[06/09 19:40:54    868s] #Cpu time = 00:00:41
[06/09 19:40:54    868s] #Elapsed time = 00:00:41
[06/09 19:40:54    868s] #Increased memory = -26.25 (MB)
[06/09 19:40:54    868s] #Total memory = 1177.79 (MB)
[06/09 19:40:54    868s] #Peak memory = 1250.96 (MB)
[06/09 19:40:54    868s] #Number of warnings = 47
[06/09 19:40:54    868s] #Total number of warnings = 108
[06/09 19:40:54    868s] #Number of fails = 0
[06/09 19:40:54    868s] #Total number of fails = 0
[06/09 19:40:54    868s] #Complete globalDetailRoute on Thu Jun  9 19:40:54 2022
[06/09 19:40:54    868s] #
[06/09 19:40:54    868s] ### 
[06/09 19:40:54    868s] ###   Scalability Statistics
[06/09 19:40:54    868s] ### 
[06/09 19:40:54    868s] ### ------------------------+----------------+----------------+----------------+
[06/09 19:40:54    868s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[06/09 19:40:54    868s] ### ------------------------+----------------+----------------+----------------+
[06/09 19:40:54    868s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[06/09 19:40:54    868s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[06/09 19:40:54    868s] ###   Detail Routing        |        00:00:37|        00:00:37|             1.0|
[06/09 19:40:54    868s] ###   Antenna Fixing        |        00:00:00|        00:00:00|             1.0|
[06/09 19:40:54    868s] ###   Total                 |        00:00:41|        00:00:41|             1.0|
[06/09 19:40:54    868s] ### ------------------------+----------------+----------------+----------------+
[06/09 19:40:54    868s] ### 
[06/09 19:40:54    868s] **optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1153.2M, totSessionCpu=0:14:29 **
[06/09 19:40:54    868s] -routeWithEco false                       # bool, default=false
[06/09 19:40:54    868s] -routeSelectedNetOnly false               # bool, default=false
[06/09 19:40:54    868s] -routeWithTimingDriven false              # bool, default=false
[06/09 19:40:54    868s] -routeWithSiDriven false                  # bool, default=false
[06/09 19:40:54    868s] Extraction called for design 'top_io' of instances=9783 and nets=10829 using extraction engine 'postRoute' at effort level 'low' .
[06/09 19:40:54    868s] PostRoute (effortLevel low) RC Extraction called for design top_io.
[06/09 19:40:54    868s] RC Extraction called in multi-corner(2) mode.
[06/09 19:40:54    868s] Process corner(s) are loaded.
[06/09 19:40:54    868s]  Corner: rc_worst
[06/09 19:40:54    868s]  Corner: rc_best
[06/09 19:40:54    868s] extractDetailRC Option : -outfile /tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d -maxResLength 200  -extended
[06/09 19:40:54    868s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[06/09 19:40:54    868s]       RC Corner Indexes            0       1   
[06/09 19:40:54    868s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/09 19:40:54    868s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[06/09 19:40:54    868s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/09 19:40:54    868s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/09 19:40:54    868s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/09 19:40:54    868s] Shrink Factor                : 1.00000
[06/09 19:40:54    868s] Initializing multi-corner capacitance tables ... 
[06/09 19:40:54    868s] Initializing multi-corner resistance tables ...
[06/09 19:40:54    868s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1458.2M)
[06/09 19:40:54    868s] Creating parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for storing RC.
[06/09 19:40:54    868s] Extracted 10.0015% (CPU Time= 0:00:00.2  MEM= 1534.2M)
[06/09 19:40:54    868s] Extracted 20.0019% (CPU Time= 0:00:00.2  MEM= 1534.2M)
[06/09 19:40:54    868s] Extracted 30.0013% (CPU Time= 0:00:00.3  MEM= 1534.2M)
[06/09 19:40:54    868s] Extracted 40.0017% (CPU Time= 0:00:00.4  MEM= 1534.2M)
[06/09 19:40:54    868s] Extracted 50.0021% (CPU Time= 0:00:00.5  MEM= 1534.2M)
[06/09 19:40:54    869s] Extracted 60.0015% (CPU Time= 0:00:00.6  MEM= 1534.2M)
[06/09 19:40:54    869s] Extracted 70.0019% (CPU Time= 0:00:00.6  MEM= 1534.2M)
[06/09 19:40:54    869s] Extracted 80.0013% (CPU Time= 0:00:00.7  MEM= 1538.2M)
[06/09 19:40:54    869s] Extracted 90.0017% (CPU Time= 0:00:00.8  MEM= 1538.2M)
[06/09 19:40:55    869s] Extracted 100% (CPU Time= 0:00:00.9  MEM= 1538.2M)
[06/09 19:40:55    869s] Number of Extracted Resistors     : 155448
[06/09 19:40:55    869s] Number of Extracted Ground Cap.   : 163263
[06/09 19:40:55    869s] Number of Extracted Coupling Cap. : 357748
[06/09 19:40:55    869s] Opening parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for reading.
[06/09 19:40:55    869s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[06/09 19:40:55    869s]  Corner: rc_worst
[06/09 19:40:55    869s]  Corner: rc_best
[06/09 19:40:55    869s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1500.2M)
[06/09 19:40:55    869s] Creating parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb_Filter.rcdb.d' for storing RC.
[06/09 19:40:55    869s] Closing parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d'. 10375 times net's RC data read were performed.
[06/09 19:40:55    869s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1504.199M)
[06/09 19:40:55    869s] Opening parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for reading.
[06/09 19:40:55    869s] processing rcdb (/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d) for hinst (top) of cell (top_io);
[06/09 19:40:55    869s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1504.199M)
[06/09 19:40:55    869s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1504.199M)
[06/09 19:40:55    869s] **optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1152.1M, totSessionCpu=0:14:30 **
[06/09 19:40:55    869s] Starting SI iteration 1 using Infinite Timing Windows
[06/09 19:40:55    869s] Begin IPO call back ...
[06/09 19:40:55    869s] End IPO call back ...
[06/09 19:40:55    870s] #################################################################################
[06/09 19:40:55    870s] # Design Stage: PostRoute
[06/09 19:40:55    870s] # Design Name: top_io
[06/09 19:40:55    870s] # Design Mode: 250nm
[06/09 19:40:55    870s] # Analysis Mode: MMMC OCV 
[06/09 19:40:55    870s] # Parasitics Mode: SPEF/RCDB
[06/09 19:40:55    870s] # Signoff Settings: SI On 
[06/09 19:40:55    870s] #################################################################################
[06/09 19:40:55    870s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:40:55    870s] Setting infinite Tws ...
[06/09 19:40:55    870s] First Iteration Infinite Tw... 
[06/09 19:40:55    870s] Calculate early delays in OCV mode...
[06/09 19:40:55    870s] Calculate late delays in OCV mode...
[06/09 19:40:55    870s] Topological Sorting (REAL = 0:00:00.0, MEM = 1504.2M, InitMEM = 1502.7M)
[06/09 19:40:55    870s] Start delay calculation (fullDC) (1 T). (MEM=1504.16)
[06/09 19:40:55    870s] Initializing multi-corner capacitance tables ... 
[06/09 19:40:55    870s] Initializing multi-corner resistance tables ...
[06/09 19:40:55    870s] End AAE Lib Interpolated Model. (MEM=1504.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:40:55    870s] Opening parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for reading.
[06/09 19:40:55    870s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1506.3M)
[06/09 19:40:55    870s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:40:58    872s] Total number of fetched objects 12209
[06/09 19:40:58    872s] AAE_INFO-618: Total number of nets in the design is 10829,  100.0 percent of the nets selected for SI analysis
[06/09 19:40:58    872s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:40:58    872s] End delay calculation. (MEM=1543.05 CPU=0:00:02.0 REAL=0:00:02.0)
[06/09 19:40:58    872s] End delay calculation (fullDC). (MEM=1543.05 CPU=0:00:02.3 REAL=0:00:03.0)
[06/09 19:40:58    872s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1543.1M) ***
[06/09 19:40:58    872s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1543.1M)
[06/09 19:40:58    872s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/09 19:40:58    872s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1543.1M)
[06/09 19:40:58    872s] Starting SI iteration 2
[06/09 19:40:58    872s] AAE_INFO: 1 threads acquired from CTE.
[06/09 19:40:58    872s] Calculate early delays in OCV mode...
[06/09 19:40:58    872s] Calculate late delays in OCV mode...
[06/09 19:40:58    872s] Start delay calculation (fullDC) (1 T). (MEM=1551.1)
[06/09 19:40:58    873s] End AAE Lib Interpolated Model. (MEM=1551.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:40:58    873s] Glitch Analysis: View setup_func_max -- Total Number of Nets Skipped = 0. 
[06/09 19:40:58    873s] Glitch Analysis: View setup_func_max -- Total Number of Nets Analyzed = 12209. 
[06/09 19:40:58    873s] Total number of fetched objects 12209
[06/09 19:40:58    873s] AAE_INFO-618: Total number of nets in the design is 10829,  0.0 percent of the nets selected for SI analysis
[06/09 19:40:58    873s] End delay calculation. (MEM=1551.1 CPU=0:00:00.1 REAL=0:00:00.0)
[06/09 19:40:58    873s] End delay calculation (fullDC). (MEM=1551.1 CPU=0:00:00.1 REAL=0:00:00.0)
[06/09 19:40:58    873s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1551.1M) ***
[06/09 19:40:59    873s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:14:34 mem=1551.1M)
[06/09 19:40:59    873s] **optDesign ... cpu = 0:01:02, real = 0:01:02, mem = 1214.0M, totSessionCpu=0:14:34 **
[06/09 19:40:59    873s] Executing marking Critical Nets1
[06/09 19:40:59    873s] Running postRoute recovery in postEcoRoute mode
[06/09 19:40:59    873s] **optDesign ... cpu = 0:01:02, real = 0:01:02, mem = 1214.1M, totSessionCpu=0:14:34 **
[06/09 19:40:59    873s]   Timing/DRV Snapshot: (TGT)
[06/09 19:40:59    873s]      Weighted WNS: 0.000
[06/09 19:40:59    873s]       All  PG WNS: 0.000
[06/09 19:40:59    873s]       High PG WNS: 0.000
[06/09 19:40:59    873s]       All  PG TNS: 0.000
[06/09 19:40:59    873s]       High PG TNS: 0.000
[06/09 19:40:59    873s]          Tran DRV: 0
[06/09 19:40:59    873s]           Cap DRV: 1
[06/09 19:40:59    873s]        Fanout DRV: 0
[06/09 19:40:59    873s]            Glitch: 0
[06/09 19:40:59    873s]    Category Slack: { [L, 0.341] [H, 0.341] }
[06/09 19:40:59    873s] 
[06/09 19:40:59    873s] Checking setup slack degradation ...
[06/09 19:40:59    873s] 
[06/09 19:40:59    873s] Recovery Manager:
[06/09 19:40:59    873s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[06/09 19:40:59    873s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[06/09 19:40:59    873s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[06/09 19:40:59    873s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/09 19:40:59    873s] 
[06/09 19:40:59    873s] Checking DRV degradation...
[06/09 19:40:59    873s] 
[06/09 19:40:59    873s] Recovery Manager:
[06/09 19:40:59    873s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/09 19:40:59    873s]      Cap DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[06/09 19:40:59    873s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/09 19:40:59    873s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[06/09 19:40:59    873s] 
[06/09 19:40:59    873s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/09 19:40:59    873s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1486.33M, totSessionCpu=0:14:34).
[06/09 19:40:59    873s] **optDesign ... cpu = 0:01:02, real = 0:01:02, mem = 1214.2M, totSessionCpu=0:14:34 **
[06/09 19:40:59    873s] 
[06/09 19:40:59    873s] Latch borrow mode reset to max_borrow
[06/09 19:40:59    874s] Reported timing to dir ./timingReports
[06/09 19:40:59    874s] **optDesign ... cpu = 0:01:02, real = 0:01:02, mem = 1214.2M, totSessionCpu=0:14:34 **
[06/09 19:40:59    874s] End AAE Lib Interpolated Model. (MEM=1486.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/09 19:40:59    874s] Begin: glitch net info
[06/09 19:40:59    874s] glitch slack range: number of glitch nets
[06/09 19:40:59    874s] glitch slack < -0.32 : 0
[06/09 19:40:59    874s] -0.32 < glitch slack < -0.28 : 0
[06/09 19:40:59    874s] -0.28 < glitch slack < -0.24 : 0
[06/09 19:40:59    874s] -0.24 < glitch slack < -0.2 : 0
[06/09 19:40:59    874s] -0.2 < glitch slack < -0.16 : 0
[06/09 19:40:59    874s] -0.16 < glitch slack < -0.12 : 0
[06/09 19:40:59    874s] -0.12 < glitch slack < -0.08 : 0
[06/09 19:40:59    874s] -0.08 < glitch slack < -0.04 : 0
[06/09 19:40:59    874s] -0.04 < glitch slack : 0
[06/09 19:40:59    874s] End: glitch net info
[06/09 19:41:00    874s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.341  |  0.341  |  3.689  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.341%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 1214.2M, totSessionCpu=0:14:35 **
[06/09 19:41:00    874s]  ReSet Options after AAE Based Opt flow 
[06/09 19:41:00    874s] Deleting Cell Server ...
[06/09 19:41:00    874s] Deleting Lib Analyzer.
[06/09 19:41:00    874s] Opt: RC extraction mode changed to 'detail'
[06/09 19:41:00    874s] *** Finished optDesign ***
[06/09 19:41:00    874s] 
[06/09 19:41:00    874s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:03 real=  0:01:03)
[06/09 19:41:00    874s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/09 19:41:00    874s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:02.4 real=0:00:02.3)
[06/09 19:41:00    874s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.3 real=0:00:06.5)
[06/09 19:41:00    874s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/09 19:41:00    874s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/09 19:41:00    874s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.0 real=0:00:06.9)
[06/09 19:41:00    874s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[06/09 19:41:00    874s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[06/09 19:41:00    874s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:41.3 real=0:00:41.2)
[06/09 19:41:00    874s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.9 real=0:00:03.8)
[06/09 19:41:00    874s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[06/09 19:41:00    874s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[06/09 19:41:00    874s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[06/09 19:41:00    874s] Info: pop threads available for lower-level modules during optimization.
[06/09 19:41:00    874s] Opening parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d' for reading.
[06/09 19:41:00    874s] Closing parasitic data file '/tmp/innovus_temp_6682_cimeld39.cime.inpg.fr_xph2app101_gbMJWX/top_io_6682_NAc1t3.rcdb.d'. 10372 times net's RC data read were performed.
[06/09 19:41:00    874s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1516.3M)
[06/09 19:41:00    874s] Info: Destroy the CCOpt slew target map.
[06/09 19:41:06    875s] <CMD> selectWire 422.8000 588.4000 1768.2000 592.0000 1 gnd!
[06/09 19:41:11    875s] <CMD> deselectAll
[06/09 19:45:24    899s] <CMD> addFiller -cell FILL25 -prefix FILLER -doDRC
[06/09 19:45:24    899s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/09 19:45:24    899s] Type 'man IMPSP-5217' for more detail.
[06/09 19:45:24    899s] #spOpts: N=250 
[06/09 19:45:24    899s] Core basic site is standard
[06/09 19:45:24    899s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:45:24    899s]   Signal wire search tree: 154447 elements. (cpu=0:00:00.0, mem=0.0M)
[06/09 19:45:24    899s] *INFO: Adding fillers to top-module.
[06/09 19:45:24    899s] *INFO:   Added 17 filler insts (cell FILL25 / prefix FILLER).
[06/09 19:45:24    899s] *INFO: Total 17 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[06/09 19:45:24    899s] For 17 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 19:45:24    899s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/09 19:45:24    899s] *INFO: Second pass addFiller without DRC checking.
[06/09 19:45:24    899s] *INFO: Adding fillers to top-module.
[06/09 19:45:24    899s] *INFO:   Added 4 filler insts (cell FILL25 / prefix FILLER_incr).
[06/09 19:45:24    899s] *INFO: Total 4 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[06/09 19:45:24    899s] For 4 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 19:45:24    899s] Pre-route DRC Violation:	4
[06/09 19:47:06    909s] <CMD> addFiller -cell FILL10 -prefix FILLER -doDRC
[06/09 19:47:06    909s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/09 19:47:06    909s] Type 'man IMPSP-5217' for more detail.
[06/09 19:47:06    909s] #spOpts: N=250 
[06/09 19:47:06    909s] Core basic site is standard
[06/09 19:47:06    909s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:47:06    909s]   Signal wire search tree: 154447 elements. (cpu=0:00:00.0, mem=0.0M)
[06/09 19:47:06    909s] *INFO: Adding fillers to top-module.
[06/09 19:47:06    909s] *INFO:   Added 217 filler insts (cell FILL10 / prefix FILLER).
[06/09 19:47:06    909s] *INFO: Total 217 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[06/09 19:47:06    909s] For 217 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 19:47:06    909s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/09 19:47:06    909s] *INFO: Second pass addFiller without DRC checking.
[06/09 19:47:06    909s] *INFO: Adding fillers to top-module.
[06/09 19:47:06    909s] *INFO:   Added 186 filler insts (cell FILL10 / prefix FILLER_incr).
[06/09 19:47:06    909s] *INFO: Total 186 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[06/09 19:47:06    909s] For 186 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 19:47:06    909s] Pre-route DRC Violation:	186
[06/09 19:47:41    912s] <CMD> addFiller -cell FILL5 -prefix FILLER -doDRC
[06/09 19:47:41    912s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/09 19:47:41    912s] Type 'man IMPSP-5217' for more detail.
[06/09 19:47:41    912s] #spOpts: N=250 
[06/09 19:47:41    912s] Core basic site is standard
[06/09 19:47:41    912s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:47:42    912s]   Signal wire search tree: 154447 elements. (cpu=0:00:00.0, mem=0.0M)
[06/09 19:47:42    912s] *INFO: Adding fillers to top-module.
[06/09 19:47:42    912s] *INFO:   Added 889 filler insts (cell FILL5 / prefix FILLER).
[06/09 19:47:42    912s] *INFO: Total 889 filler insts added - prefix FILLER (CPU: 0:00:00.3).
[06/09 19:47:42    912s] For 889 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 19:47:42    912s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/09 19:47:42    912s] *INFO: Second pass addFiller without DRC checking.
[06/09 19:47:42    912s] *INFO: Adding fillers to top-module.
[06/09 19:47:42    912s] *INFO:   Added 940 filler insts (cell FILL5 / prefix FILLER_incr).
[06/09 19:47:42    912s] *INFO: Total 940 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[06/09 19:47:42    912s] For 940 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 19:47:42    912s] Pre-route DRC Violation:	940
[06/09 19:47:59    914s] <CMD> addFiller -cell FILL2 -prefix FILLER -doDRC
[06/09 19:47:59    914s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/09 19:47:59    914s] Type 'man IMPSP-5217' for more detail.
[06/09 19:47:59    914s] #spOpts: N=250 
[06/09 19:47:59    914s] Core basic site is standard
[06/09 19:47:59    914s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:47:59    914s]   Signal wire search tree: 154447 elements. (cpu=0:00:00.0, mem=0.0M)
[06/09 19:47:59    914s] *INFO: Adding fillers to top-module.
[06/09 19:47:59    914s] *INFO:   Added 1852 filler insts (cell FILL2 / prefix FILLER).
[06/09 19:47:59    914s] *INFO: Total 1852 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[06/09 19:47:59    914s] For 1852 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 19:47:59    914s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/09 19:47:59    914s] *INFO: Second pass addFiller without DRC checking.
[06/09 19:47:59    914s] *INFO: Adding fillers to top-module.
[06/09 19:47:59    914s] *INFO:   Added 3521 filler insts (cell FILL2 / prefix FILLER_incr).
[06/09 19:47:59    914s] *INFO: Total 3521 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
[06/09 19:47:59    914s] For 3521 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 19:47:59    914s] Pre-route DRC Violation:	3521
[06/09 19:48:48    919s] <CMD> addFiller -cell FILL1 -prefix FILLER -doDRC
[06/09 19:48:48    919s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/09 19:48:48    919s] Type 'man IMPSP-5217' for more detail.
[06/09 19:48:48    919s] #spOpts: N=250 
[06/09 19:48:48    919s] Core basic site is standard
[06/09 19:48:48    919s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/09 19:48:48    919s]   Signal wire search tree: 154447 elements. (cpu=0:00:00.0, mem=0.0M)
[06/09 19:48:48    919s] *INFO: Adding fillers to top-module.
[06/09 19:48:48    919s] *INFO:   Added 4789 filler insts (cell FILL1 / prefix FILLER).
[06/09 19:48:48    919s] *INFO: Total 4789 filler insts added - prefix FILLER (CPU: 0:00:00.3).
[06/09 19:48:48    919s] For 4789 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/09 19:50:17    927s] <CMD> verify_drc -lmit 1000000
[06/09 19:50:17    927s] 
[06/09 19:50:17    927s] Usage: verify_drc [-help] [-area {x1 y1 x2 y2}] [-check_implant_across_rows] [-check_ndr_spacing]
[06/09 19:50:17    927s]                   [-check_only {all | regular | special | cell}] [-check_routing_halo] [-check_same_via_cell] [-check_trim_length]
[06/09 19:50:17    927s]                   [-check_uncolored] [-exclude_pg_net] [-ignore_trial_route] [-layer_range {layer1 [layer2]}] [-limit <max_error>]
[06/09 19:50:17    927s]                   [-report <file_name>] [-view_window]
[06/09 19:50:17    927s] 
[06/09 19:50:17    927s] **ERROR: (IMPTCM-48):	"-lmit" is not a legal option for command "verify_drc". Either the current option or an option prior to it is not specified correctly.

[06/09 19:50:25    928s] <CMD> verify_drc -limit 1000000
[06/09 19:50:25    928s] #-limit 1000000                          # int, default=1000000, user setting
[06/09 19:50:25    928s]  *** Starting Verify DRC (MEM: 1516.3) ***
[06/09 19:50:25    928s] 
[06/09 19:50:25    928s]   VERIFY DRC ...... Starting Verification
[06/09 19:50:25    928s]   VERIFY DRC ...... Initializing
[06/09 19:50:25    928s]   VERIFY DRC ...... Deleting Existing Violations
[06/09 19:50:25    928s]   VERIFY DRC ...... Creating Sub-Areas
[06/09 19:50:25    928s]   VERIFY DRC ...... Using new threading
[06/09 19:50:25    928s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 548.800 548.800} 1 of 16
[06/09 19:50:25    928s]   VERIFY DRC ...... Sub-Area : 1 complete 222 Viols.
[06/09 19:50:25    928s]   VERIFY DRC ...... Sub-Area: {548.800 0.000 1097.600 548.800} 2 of 16
[06/09 19:50:25    929s]   VERIFY DRC ...... Sub-Area : 2 complete 755 Viols.
[06/09 19:50:25    929s]   VERIFY DRC ...... Sub-Area: {1097.600 0.000 1646.400 548.800} 3 of 16
[06/09 19:50:25    929s]   VERIFY DRC ...... Sub-Area : 3 complete 185 Viols.
[06/09 19:50:25    929s]   VERIFY DRC ...... Sub-Area: {1646.400 0.000 2189.800 548.800} 4 of 16
[06/09 19:50:25    929s]   VERIFY DRC ...... Sub-Area : 4 complete 24 Viols.
[06/09 19:50:25    929s]   VERIFY DRC ...... Sub-Area: {0.000 548.800 548.800 1097.600} 5 of 16
[06/09 19:50:26    929s]   VERIFY DRC ...... Sub-Area : 5 complete 856 Viols.
[06/09 19:50:26    929s]   VERIFY DRC ...... Sub-Area: {548.800 548.800 1097.600 1097.600} 6 of 16
[06/09 19:50:28    931s]   VERIFY DRC ...... Sub-Area : 6 complete 2334 Viols.
[06/09 19:50:28    931s]   VERIFY DRC ...... Sub-Area: {1097.600 548.800 1646.400 1097.600} 7 of 16
[06/09 19:50:29    933s]   VERIFY DRC ...... Sub-Area : 7 complete 2300 Viols.
[06/09 19:50:29    933s]   VERIFY DRC ...... Sub-Area: {1646.400 548.800 2189.800 1097.600} 8 of 16
[06/09 19:50:30    933s]   VERIFY DRC ...... Sub-Area : 8 complete 444 Viols.
[06/09 19:50:30    933s]   VERIFY DRC ...... Sub-Area: {0.000 1097.600 548.800 1646.400} 9 of 16
[06/09 19:50:30    934s]   VERIFY DRC ...... Sub-Area : 9 complete 748 Viols.
[06/09 19:50:30    934s]   VERIFY DRC ...... Sub-Area: {548.800 1097.600 1097.600 1646.400} 10 of 16
[06/09 19:50:31    935s]   VERIFY DRC ...... Sub-Area : 10 complete 2933 Viols.
[06/09 19:50:31    935s]   VERIFY DRC ...... Sub-Area: {1097.600 1097.600 1646.400 1646.400} 11 of 16
[06/09 19:50:33    936s]   VERIFY DRC ...... Sub-Area : 11 complete 2083 Viols.
[06/09 19:50:33    936s]   VERIFY DRC ...... Sub-Area: {1646.400 1097.600 2189.800 1646.400} 12 of 16
[06/09 19:50:33    937s]   VERIFY DRC ...... Sub-Area : 12 complete 474 Viols.
[06/09 19:50:33    937s]   VERIFY DRC ...... Sub-Area: {0.000 1646.400 548.800 2181.200} 13 of 16
[06/09 19:50:33    937s]   VERIFY DRC ...... Sub-Area : 13 complete 125 Viols.
[06/09 19:50:33    937s]   VERIFY DRC ...... Sub-Area: {548.800 1646.400 1097.600 2181.200} 14 of 16
[06/09 19:50:33    937s]   VERIFY DRC ...... Sub-Area : 14 complete 840 Viols.
[06/09 19:50:33    937s]   VERIFY DRC ...... Sub-Area: {1097.600 1646.400 1646.400 2181.200} 15 of 16
[06/09 19:50:34    937s]   VERIFY DRC ...... Sub-Area : 15 complete 564 Viols.
[06/09 19:50:34    937s]   VERIFY DRC ...... Sub-Area: {1646.400 1646.400 2189.800 2181.200} 16 of 16
[06/09 19:50:34    937s]   VERIFY DRC ...... Sub-Area : 16 complete 163 Viols.
[06/09 19:50:34    937s] 
[06/09 19:50:34    937s]   Verification Complete : 15050 Viols.
[06/09 19:50:34    937s] 
[06/09 19:50:34    937s]  *** End Verify DRC (CPU: 0:00:09.3  ELAPSED TIME: 9.00  MEM: 119.6M) ***
[06/09 19:50:34    937s] 
[06/09 19:51:12    941s] <CMD> pan 8.543 -5.333
[06/09 19:51:32    943s] <CMD> setLayerPreference mGrid -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference pGrid -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference userGrid -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference iGrid -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference fmGrid -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference fiGrid -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference fpGrid -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference gcell -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference trimGridObj -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference pgViaGridObj -isVisible 1
[06/09 19:51:32    943s] <CMD> setLayerPreference mGrid -isVisible 0
[06/09 19:51:32    943s] <CMD> setLayerPreference pGrid -isVisible 0
[06/09 19:51:32    943s] <CMD> setLayerPreference userGrid -isVisible 0
[06/09 19:51:32    943s] <CMD> setLayerPreference iGrid -isVisible 0
[06/09 19:51:32    943s] <CMD> setLayerPreference fmGrid -isVisible 0
[06/09 19:51:32    943s] <CMD> setLayerPreference fiGrid -isVisible 0
[06/09 19:51:32    943s] <CMD> setLayerPreference fpGrid -isVisible 0
[06/09 19:51:32    943s] <CMD> setLayerPreference gcell -isVisible 0
[06/09 19:51:32    943s] <CMD> setLayerPreference trimGridObj -isVisible 0
[06/09 19:51:32    943s] <CMD> setLayerPreference pgViaGridObj -isVisible 0
[06/09 19:51:34    944s] <CMD> setLayerPreference densityMap -isVisible 1
[06/09 19:51:34    944s] <CMD> setLayerPreference pinDensityMap -isVisible 1
[06/09 19:51:34    944s] <CMD> setLayerPreference timingMap -isVisible 1
[06/09 19:51:34    944s] <CMD> setLayerPreference metalDensityMap -isVisible 1
[06/09 19:51:34    944s] <CMD> setLayerPreference powerDensity -isVisible 1
[06/09 19:51:35    944s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[06/09 19:51:35    944s] <CMD> ::fit main.layout.win
[06/09 19:51:37    944s] <CMD> setLayerPreference densityMap -isVisible 0
[06/09 19:51:37    944s] <CMD> setLayerPreference pinDensityMap -isVisible 0
[06/09 19:51:37    944s] <CMD> setLayerPreference timingMap -isVisible 0
[06/09 19:51:37    944s] <CMD> setLayerPreference metalDensityMap -isVisible 0
[06/09 19:51:37    944s] <CMD> setLayerPreference powerDensity -isVisible 0
[06/09 19:51:37    944s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[06/09 19:51:39    944s] <CMD> setLayerPreference densityMap -isVisible 1
[06/09 19:51:39    944s] <CMD> setLayerPreference pinDensityMap -isVisible 1
[06/09 19:51:39    944s] <CMD> setLayerPreference timingMap -isVisible 1
[06/09 19:51:39    944s] <CMD> setLayerPreference metalDensityMap -isVisible 1
[06/09 19:51:39    944s] <CMD> setLayerPreference powerDensity -isVisible 1
[06/09 19:51:39    944s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[06/09 19:51:39    944s] <CMD> ::fit main.layout.win
[06/09 19:51:47    945s] <CMD> setLayerPreference densityMap -isVisible 0
[06/09 19:51:47    945s] <CMD> setLayerPreference pinDensityMap -isVisible 0
[06/09 19:51:47    945s] <CMD> setLayerPreference timingMap -isVisible 0
[06/09 19:51:47    945s] <CMD> setLayerPreference metalDensityMap -isVisible 0
[06/09 19:51:47    945s] <CMD> setLayerPreference powerDensity -isVisible 0
[06/09 19:51:47    945s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[06/09 19:51:48    946s] <CMD> setLayerPreference trackObj -isVisible 1
[06/09 19:51:48    946s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 1
[06/09 19:51:54    946s] <CMD> setLayerPreference trackObj -isVisible 0
[06/09 19:51:54    946s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0
[06/09 19:51:57    946s] <CMD> setLayerPreference mGrid -isVisible 1
[06/09 19:51:57    946s] <CMD> setLayerPreference pGrid -isVisible 1
[06/09 19:51:57    946s] <CMD> setLayerPreference userGrid -isVisible 1
[06/09 19:51:57    946s] <CMD> setLayerPreference iGrid -isVisible 1
[06/09 19:51:57    946s] <CMD> setLayerPreference fmGrid -isVisible 1
[06/09 19:51:57    946s] <CMD> setLayerPreference fiGrid -isVisible 1
[06/09 19:51:57    946s] <CMD> setLayerPreference fpGrid -isVisible 1
[06/09 19:51:57    946s] <CMD> setLayerPreference gcell -isVisible 1
[06/09 19:51:57    946s] <CMD> setLayerPreference trimGridObj -isVisible 1
[06/09 19:51:57    946s] <CMD> setLayerPreference pgViaGridObj -isVisible 1
[06/09 19:51:57    947s] <CMD> setLayerPreference mGrid -isVisible 0
[06/09 19:51:57    947s] <CMD> setLayerPreference pGrid -isVisible 0
[06/09 19:51:57    947s] <CMD> setLayerPreference userGrid -isVisible 0
[06/09 19:51:57    947s] <CMD> setLayerPreference iGrid -isVisible 0
[06/09 19:51:57    947s] <CMD> setLayerPreference fmGrid -isVisible 0
[06/09 19:51:57    947s] <CMD> setLayerPreference fiGrid -isVisible 0
[06/09 19:51:57    947s] <CMD> setLayerPreference fpGrid -isVisible 0
[06/09 19:51:57    947s] <CMD> setLayerPreference gcell -isVisible 0
[06/09 19:51:57    947s] <CMD> setLayerPreference trimGridObj -isVisible 0
[06/09 19:51:57    947s] <CMD> setLayerPreference pgViaGridObj -isVisible 0
[06/09 19:52:04    947s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:08    948s] <CMD> deselectAll
[06/09 19:52:08    948s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:11    948s] <CMD> deselectAll
[06/09 19:52:11    948s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:12    948s] <CMD> deselectAll
[06/09 19:52:12    948s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:12    948s] <CMD> deselectAll
[06/09 19:52:12    948s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:12    948s] <CMD> setLayerPreference violation -isVisible 1
[06/09 19:52:12    948s] <CMD> violationBrowser -all -no_display_false
[06/09 19:52:12    948s] <CMD> zoomBox 894.5 987.35 896.2 988.75
[06/09 19:52:12    948s] <CMD> zoomBox 894.5 987.35 896.2 988.75
[06/09 19:52:13    948s] <CMD> deselectAll
[06/09 19:52:13    948s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:14    948s] <CMD> deselectAll
[06/09 19:52:14    948s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:14    948s] <CMD> redraw
[06/09 19:52:14    949s] <CMD> zoomBox 894.5 987.35 896.2 988.75
[06/09 19:52:14    949s] <CMD> zoomBox 894.5 987.35 896.2 988.75
[06/09 19:52:15    949s] <CMD> deselectAll
[06/09 19:52:15    949s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:15    949s] <CMD> deselectAll
[06/09 19:52:15    949s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:16    949s] <CMD> deselectAll
[06/09 19:52:16    949s] <CMD> selectMarker 895.0000 987.8500 895.7000 988.2500 1 1 6
[06/09 19:52:16    949s] <CMD> redraw
[06/09 19:52:16    949s] <CMD> zoomBox 894.5 987.35 896.2 988.75
[06/09 19:52:16    949s] <CMD> zoomBox 894.5 987.35 896.2 988.75
[06/09 19:53:06    953s] <CMD> redraw
[06/09 19:54:10    959s] <CMD> report_timing
[06/09 19:55:03    965s] <CMD> pan 24.840 -2.402
[06/09 19:55:05    965s] <CMD> deselectAll
[06/09 19:55:05    965s] <CMD> selectInst {t_op/u_outFIFO/FIFO_reg[42][2]}
[06/09 19:55:05    965s] Set RLRP Inst: t_op/u_outFIFO/FIFO_reg[42][2]
[06/09 19:55:07    965s] <CMD> deselectAll
[06/09 19:55:07    965s] <CMD> selectMarker 873.6000 993.2000 876.4000 1006.2000 -1 12 89
[06/09 19:55:16    966s] <CMD> pan -6.086 -8.625
[06/09 19:56:39    974s] <CMD> streamOut gdsII_axel.gds -mapFile gdsII.map -libName DesignLib -units 1000 -mode ALL
[06/09 19:56:39    974s] Parse map file...
[06/09 19:56:39    974s] Writing GDSII file ...
[06/09 19:56:39    974s] 	****** db unit per micron = 1000 ******
[06/09 19:56:39    974s] 	****** output gds2 file unit per micron = 1000 ******
[06/09 19:56:39    974s] 	****** unit scaling factor = 1 ******
[06/09 19:56:39    974s] Output for instance
[06/09 19:56:39    974s] Output for bump
[06/09 19:56:39    974s] Output for physical terminals
[06/09 19:56:39    974s] Output for logical terminals
[06/09 19:56:39    974s] Output for regular nets
[06/09 19:56:39    974s] Output for special nets and metal fills
[06/09 19:56:39    974s] Output for via structure generation
[06/09 19:56:39    974s] Statistics for GDS generated (version 3)
[06/09 19:56:39    974s] ----------------------------------------
[06/09 19:56:39    974s] Stream Out Layer Mapping Information:
[06/09 19:56:39    974s] GDS Layer Number          GDS Layer Name
[06/09 19:56:39    974s] ----------------------------------------
[06/09 19:56:39    974s]     35                              MET1
[06/09 19:56:39    974s]     36                              VIA1
[06/09 19:56:39    974s]     37                              MET2
[06/09 19:56:39    974s]     38                              VIA2
[06/09 19:56:39    974s]     39                              MET3
[06/09 19:56:39    974s]     41                              VIA3
[06/09 19:56:39    974s]     42                              MET4
[06/09 19:56:39    974s]     61                              MET1
[06/09 19:56:39    974s]     61                              MET2
[06/09 19:56:39    974s]     61                              MET3
[06/09 19:56:39    974s]     61                              MET4
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Stream Out Information Processed for GDS version 3:
[06/09 19:56:39    974s] Units: 1000 DBU
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Object                             Count
[06/09 19:56:39    974s] ----------------------------------------
[06/09 19:56:39    974s] Instances                          22198
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Ports/Pins                             0
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Nets                               96722
[06/09 19:56:39    974s]     metal layer MET1                8064
[06/09 19:56:39    974s]     metal layer MET2               50057
[06/09 19:56:39    974s]     metal layer MET3               33560
[06/09 19:56:39    974s]     metal layer MET4                5041
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s]     Via Instances                  57725
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Special Nets                         350
[06/09 19:56:39    974s]     metal layer MET1                 316
[06/09 19:56:39    974s]     metal layer MET2                  32
[06/09 19:56:39    974s]     metal layer MET4                   2
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s]     Via Instances                    266
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Metal Fills                            0
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s]     Via Instances                      0
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Metal FillOPCs                         0
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s]     Via Instances                      0
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Text                                  40
[06/09 19:56:39    974s]     metal layer MET4                  40
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Blockages                              0
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Custom Text                            0
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Custom Box                             0
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] Trim Metal                             0
[06/09 19:56:39    974s] 
[06/09 19:56:39    974s] ######Streamout is finished!
[06/09 20:06:15   1025s] <CMD> pan 36.794 5.294
[06/09 20:06:18   1025s] <CMD> pan -0.094 -1.036
[06/09 20:06:19   1025s] <CMD> pan -1.264 -5.842
[06/09 20:06:48   1028s] <CMD> pan 10.047 1.645
[06/09 20:06:50   1028s] <CMD> pan 26.022 22.386
[06/09 20:07:15   1031s] <CMD> pan 49.297 9.567
[06/09 20:11:24   1050s] <CMD> verify_connectivity
[06/09 20:11:24   1050s] VERIFY_CONNECTIVITY use new engine.
[06/09 20:11:24   1050s] 
[06/09 20:11:24   1050s] ******** Start: VERIFY CONNECTIVITY ********
[06/09 20:11:24   1050s] Start Time: Thu Jun  9 20:11:24 2022
[06/09 20:11:24   1050s] 
[06/09 20:11:24   1050s] Design Name: top_io
[06/09 20:11:24   1050s] Database Units: 1000
[06/09 20:11:24   1050s] Design Boundary: (0.0000, 0.0000) (2189.8000, 2181.2000)
[06/09 20:11:24   1050s] Error Limit = 1000; Warning Limit = 50
[06/09 20:11:24   1050s] Check all nets
[06/09 20:11:25   1050s] **** 20:11:25 **** Processed 5000 nets.
[06/09 20:11:25   1050s] **** 20:11:25 **** Processed 10000 nets.
[06/09 20:11:25   1050s] 
[06/09 20:11:25   1050s] Begin Summary 
[06/09 20:11:25   1050s]   Found no problems or warnings.
[06/09 20:11:25   1050s] End Summary
[06/09 20:11:25   1050s] 
[06/09 20:11:25   1050s] End Time: Thu Jun  9 20:11:25 2022
[06/09 20:11:25   1050s] Time Elapsed: 0:00:01.0
[06/09 20:11:25   1050s] 
[06/09 20:11:25   1050s] ******** End: VERIFY CONNECTIVITY ********
[06/09 20:11:25   1050s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/09 20:11:25   1050s]   (CPU Time: 0:00:00.8  MEM: 0.000M)
[06/09 20:11:25   1050s] 
[06/09 20:13:25   1061s] <CMD_INTERNAL> violationBrowserClose
[06/09 20:14:13   1066s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/09 20:14:56   1070s] 
[06/09 20:14:56   1070s] *** Memory Usage v#1 (Current mem = 1637.566M, initial mem = 184.402M) ***
[06/09 20:14:56   1070s] 
[06/09 20:14:56   1070s] *** Summary of all messages that are not suppressed in this session:
[06/09 20:14:56   1070s] Severity  ID               Count  Summary                                  
[06/09 20:14:56   1070s] WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/09 20:14:56   1070s] WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/09 20:14:56   1070s] WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
[06/09 20:14:56   1070s] WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
[06/09 20:14:56   1070s] WARNING   IMPFP-710            1  File version %s is too old.              
[06/09 20:14:56   1070s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[06/09 20:14:56   1070s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/09 20:14:56   1070s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[06/09 20:14:56   1070s] WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
[06/09 20:14:56   1070s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/09 20:14:56   1070s] WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
[06/09 20:14:56   1070s] WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
[06/09 20:14:56   1070s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/09 20:14:56   1070s] WARNING   IMPSR-1255           1  Cannot find any non 'CLASS CORE' pad pin...
[06/09 20:14:56   1070s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[06/09 20:14:56   1070s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[06/09 20:14:56   1070s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/09 20:14:56   1070s] WARNING   IMPSP-5217           5  addFiller command is running on a postRo...
[06/09 20:14:56   1070s] WARNING   IMPSP-5224           2  Option '%s' for command addEndCap is obs...
[06/09 20:14:56   1070s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[06/09 20:14:56   1070s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[06/09 20:14:56   1070s] WARNING   IMPOPT-7098          8  WARNING: %s is an undriven net with %d f...
[06/09 20:14:56   1070s] WARNING   IMPOPT-6118          3  The following cells have a dont_touch pr...
[06/09 20:14:56   1070s] WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
[06/09 20:14:56   1070s] WARNING   IMPTCM-77           20  Option "%s" for command %s is obsolete a...
[06/09 20:14:56   1070s] ERROR     IMPTCM-48            2  "%s" is not a legal option for command "...
[06/09 20:14:56   1070s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[06/09 20:14:56   1070s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[06/09 20:14:56   1070s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/09 20:14:56   1070s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/09 20:14:56   1070s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/09 20:14:56   1070s] *** Message Summary: 2229 warning(s), 26 error(s)
[06/09 20:14:56   1070s] 
[06/09 20:14:56   1070s] --- Ending "Innovus" (totcpu=0:17:50, real=1:18:30, mem=1637.6M) ---
