<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › net › pc300-falc-lh.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pc300-falc-lh.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * falc.h	Description of the Siemens FALC T1/E1 framer.</span>
<span class="cm"> *</span>
<span class="cm"> * Author:	Ivan Passos &lt;ivan@cyclades.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright:	(c) 2000-2001 Cyclades Corp.</span>
<span class="cm"> *</span>
<span class="cm"> *	This program is free software; you can redistribute it and/or</span>
<span class="cm"> *	modify it under the terms of the GNU General Public License</span>
<span class="cm"> *	as published by the Free Software Foundation; either version</span>
<span class="cm"> *	2 of the License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * $Log: falc-lh.h,v $</span>
<span class="cm"> * Revision 3.1  2001/06/15 12:41:10  regina</span>
<span class="cm"> * upping major version number</span>
<span class="cm"> *</span>
<span class="cm"> * Revision 1.1.1.1  2001/06/13 20:24:47  daniela</span>
<span class="cm"> * PC300 initial CVS version (3.4.0-pre1)</span>
<span class="cm"> *</span>
<span class="cm"> * Revision 1.1 2000/05/15 ivan</span>
<span class="cm"> * Included DJA bits for the LIM2 register.</span>
<span class="cm"> *</span>
<span class="cm"> * Revision 1.0 2000/02/22 ivan</span>
<span class="cm"> * Initial version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _FALC_LH_H</span>
<span class="cp">#define _FALC_LH_H</span>

<span class="cp">#define NUM_OF_T1_CHANNELS	24</span>
<span class="cp">#define NUM_OF_E1_CHANNELS	32</span>

<span class="cm">/*&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;  FALC Register Bits (Transmit Mode)  &lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt; */</span>

<span class="cm">/* CMDR (Command Register)</span>
<span class="cm">   ---------------- E1 &amp; T1 ------------------------------ */</span>
<span class="cp">#define CMDR_RMC	0x80</span>
<span class="cp">#define CMDR_RRES	0x40</span>
<span class="cp">#define CMDR_XREP	0x20</span>
<span class="cp">#define CMDR_XRES	0x10</span>
<span class="cp">#define CMDR_XHF	0x08</span>
<span class="cp">#define CMDR_XTF	0x04</span>
<span class="cp">#define CMDR_XME	0x02</span>
<span class="cp">#define CMDR_SRES	0x01</span>

<span class="cm">/* MODE (Mode Register)</span>
<span class="cm">   ----------------- E1 &amp; T1 ----------------------------- */</span>
<span class="cp">#define MODE_MDS2	0x80</span>
<span class="cp">#define MODE_MDS1	0x40</span>
<span class="cp">#define MODE_MDS0	0x20</span>
<span class="cp">#define MODE_BRAC	0x10</span>
<span class="cp">#define MODE_HRAC	0x08</span>

<span class="cm">/* IPC (Interrupt Port Configuration)</span>
<span class="cm">   ----------------- E1 &amp; T1 ----------------------------- */</span>
<span class="cp">#define IPC_VIS		0x80</span>
<span class="cp">#define IPC_SCI		0x04</span>
<span class="cp">#define IPC_IC1		0x02</span>
<span class="cp">#define IPC_IC0		0x01</span>

<span class="cm">/* CCR1 (Common Configuration Register 1)</span>
<span class="cm">   ----------------- E1 &amp; T1 ----------------------------- */</span>
<span class="cp">#define CCR1_SFLG       0x80</span>
<span class="cp">#define CCR1_XTS16RA    0x40</span>
<span class="cp">#define CCR1_BRM        0x40</span>
<span class="cp">#define CCR1_CASSYM     0x20</span>
<span class="cp">#define CCR1_EDLX       0x20</span>
<span class="cp">#define CCR1_EITS       0x10</span>
<span class="cp">#define CCR1_ITF        0x08</span>
<span class="cp">#define CCR1_RFT1       0x02</span>
<span class="cp">#define CCR1_RFT0       0x01</span>

<span class="cm">/* CCR3 (Common Configuration Register 3)</span>
<span class="cm">   ---------------- E1 &amp; T1 ------------------------------ */</span>

<span class="cp">#define CCR3_PRE1       0x80</span>
<span class="cp">#define CCR3_PRE0       0x40</span>
<span class="cp">#define CCR3_EPT        0x20</span>
<span class="cp">#define CCR3_RADD       0x10</span>
<span class="cp">#define CCR3_RCRC       0x04</span>
<span class="cp">#define CCR3_XCRC       0x02</span>


<span class="cm">/* RTR1-4 (Receive Timeslot Register 1-4)</span>
<span class="cm">   ---------------- E1 &amp; T1 ------------------------------ */</span>

<span class="cp">#define RTR1_TS0        0x80</span>
<span class="cp">#define RTR1_TS1        0x40</span>
<span class="cp">#define RTR1_TS2        0x20</span>
<span class="cp">#define RTR1_TS3        0x10</span>
<span class="cp">#define RTR1_TS4        0x08</span>
<span class="cp">#define RTR1_TS5        0x04</span>
<span class="cp">#define RTR1_TS6        0x02</span>
<span class="cp">#define RTR1_TS7        0x01</span>

<span class="cp">#define RTR2_TS8        0x80</span>
<span class="cp">#define RTR2_TS9        0x40</span>
<span class="cp">#define RTR2_TS10       0x20</span>
<span class="cp">#define RTR2_TS11       0x10</span>
<span class="cp">#define RTR2_TS12       0x08</span>
<span class="cp">#define RTR2_TS13       0x04</span>
<span class="cp">#define RTR2_TS14       0x02</span>
<span class="cp">#define RTR2_TS15       0x01</span>

<span class="cp">#define RTR3_TS16       0x80</span>
<span class="cp">#define RTR3_TS17       0x40</span>
<span class="cp">#define RTR3_TS18       0x20</span>
<span class="cp">#define RTR3_TS19       0x10</span>
<span class="cp">#define RTR3_TS20       0x08</span>
<span class="cp">#define RTR3_TS21       0x04</span>
<span class="cp">#define RTR3_TS22       0x02</span>
<span class="cp">#define RTR3_TS23       0x01</span>

<span class="cp">#define RTR4_TS24       0x80</span>
<span class="cp">#define RTR4_TS25       0x40</span>
<span class="cp">#define RTR4_TS26       0x20</span>
<span class="cp">#define RTR4_TS27       0x10</span>
<span class="cp">#define RTR4_TS28       0x08</span>
<span class="cp">#define RTR4_TS29       0x04</span>
<span class="cp">#define RTR4_TS30       0x02</span>
<span class="cp">#define RTR4_TS31       0x01</span>


<span class="cm">/* TTR1-4 (Transmit Timeslot Register 1-4)</span>
<span class="cm">   ---------------- E1 &amp; T1 ------------------------------ */</span>

<span class="cp">#define TTR1_TS0        0x80</span>
<span class="cp">#define TTR1_TS1        0x40</span>
<span class="cp">#define TTR1_TS2        0x20</span>
<span class="cp">#define TTR1_TS3        0x10</span>
<span class="cp">#define TTR1_TS4        0x08</span>
<span class="cp">#define TTR1_TS5        0x04</span>
<span class="cp">#define TTR1_TS6        0x02</span>
<span class="cp">#define TTR1_TS7        0x01</span>

<span class="cp">#define TTR2_TS8        0x80</span>
<span class="cp">#define TTR2_TS9        0x40</span>
<span class="cp">#define TTR2_TS10       0x20</span>
<span class="cp">#define TTR2_TS11       0x10</span>
<span class="cp">#define TTR2_TS12       0x08</span>
<span class="cp">#define TTR2_TS13       0x04</span>
<span class="cp">#define TTR2_TS14       0x02</span>
<span class="cp">#define TTR2_TS15       0x01</span>

<span class="cp">#define TTR3_TS16       0x80</span>
<span class="cp">#define TTR3_TS17       0x40</span>
<span class="cp">#define TTR3_TS18       0x20</span>
<span class="cp">#define TTR3_TS19       0x10</span>
<span class="cp">#define TTR3_TS20       0x08</span>
<span class="cp">#define TTR3_TS21       0x04</span>
<span class="cp">#define TTR3_TS22       0x02</span>
<span class="cp">#define TTR3_TS23       0x01</span>

<span class="cp">#define TTR4_TS24       0x80</span>
<span class="cp">#define TTR4_TS25       0x40</span>
<span class="cp">#define TTR4_TS26       0x20</span>
<span class="cp">#define TTR4_TS27       0x10</span>
<span class="cp">#define TTR4_TS28       0x08</span>
<span class="cp">#define TTR4_TS29       0x04</span>
<span class="cp">#define TTR4_TS30       0x02</span>
<span class="cp">#define TTR4_TS31       0x01</span>



<span class="cm">/* IMR0-4 (Interrupt Mask Register 0-4)</span>

<span class="cm">   ----------------- E1 &amp; T1 ----------------------------- */</span>

<span class="cp">#define IMR0_RME        0x80</span>
<span class="cp">#define IMR0_RFS        0x40</span>
<span class="cp">#define IMR0_T8MS       0x20</span>
<span class="cp">#define IMR0_ISF        0x20</span>
<span class="cp">#define IMR0_RMB        0x10</span>
<span class="cp">#define IMR0_CASC       0x08</span>
<span class="cp">#define IMR0_RSC        0x08</span>
<span class="cp">#define IMR0_CRC6       0x04</span>
<span class="cp">#define IMR0_CRC4       0x04</span>
<span class="cp">#define IMR0_PDEN	0x02</span>
<span class="cp">#define IMR0_RPF        0x01</span>

<span class="cp">#define IMR1_CASE       0x80</span>
<span class="cp">#define IMR1_RDO        0x40</span>
<span class="cp">#define IMR1_ALLS       0x20</span>
<span class="cp">#define IMR1_XDU        0x10</span>
<span class="cp">#define IMR1_XMB        0x08</span>
<span class="cp">#define IMR1_XLSC       0x02</span>
<span class="cp">#define IMR1_XPR        0x01</span>
<span class="cp">#define IMR1_LLBSC	0x80</span>

<span class="cp">#define IMR2_FAR        0x80</span>
<span class="cp">#define IMR2_LFA        0x40</span>
<span class="cp">#define IMR2_MFAR       0x20</span>
<span class="cp">#define IMR2_T400MS     0x10</span>
<span class="cp">#define IMR2_LMFA       0x10</span>
<span class="cp">#define IMR2_AIS        0x08</span>
<span class="cp">#define IMR2_LOS        0x04</span>
<span class="cp">#define IMR2_RAR        0x02</span>
<span class="cp">#define IMR2_RA         0x01</span>

<span class="cp">#define IMR3_ES         0x80</span>
<span class="cp">#define IMR3_SEC        0x40</span>
<span class="cp">#define IMR3_LMFA16     0x20</span>
<span class="cp">#define IMR3_AIS16      0x10</span>
<span class="cp">#define IMR3_RA16       0x08</span>
<span class="cp">#define IMR3_API        0x04</span>
<span class="cp">#define IMR3_XSLP       0x20</span>
<span class="cp">#define IMR3_XSLN       0x10</span>
<span class="cp">#define IMR3_LLBSC      0x08</span>
<span class="cp">#define IMR3_XRS        0x04</span>
<span class="cp">#define IMR3_SLN        0x02</span>
<span class="cp">#define IMR3_SLP        0x01</span>

<span class="cp">#define IMR4_LFA        0x80</span>
<span class="cp">#define IMR4_FER        0x40</span>
<span class="cp">#define IMR4_CER        0x20</span>
<span class="cp">#define IMR4_AIS        0x10</span>
<span class="cp">#define IMR4_LOS        0x08</span>
<span class="cp">#define IMR4_CVE        0x04</span>
<span class="cp">#define IMR4_SLIP       0x02</span>
<span class="cp">#define IMR4_EBE        0x01</span>

<span class="cm">/* FMR0-5 for E1 and T1  (Framer Mode Register ) */</span>

<span class="cp">#define FMR0_XC1        0x80</span>
<span class="cp">#define FMR0_XC0        0x40</span>
<span class="cp">#define FMR0_RC1        0x20</span>
<span class="cp">#define FMR0_RC0        0x10</span>
<span class="cp">#define FMR0_EXTD       0x08</span>
<span class="cp">#define FMR0_ALM        0x04</span>
<span class="cp">#define E1_FMR0_FRS     0x02</span>
<span class="cp">#define T1_FMR0_FRS     0x08</span>
<span class="cp">#define FMR0_SRAF       0x04</span>
<span class="cp">#define FMR0_EXLS       0x02</span>
<span class="cp">#define FMR0_SIM        0x01</span>

<span class="cp">#define FMR1_MFCS       0x80</span>
<span class="cp">#define FMR1_AFR        0x40</span>
<span class="cp">#define FMR1_ENSA       0x20</span>
<span class="cp">#define FMR1_CTM        0x80</span>
<span class="cp">#define FMR1_SIGM       0x40</span>
<span class="cp">#define FMR1_EDL        0x20</span>
<span class="cp">#define FMR1_PMOD       0x10</span>
<span class="cp">#define FMR1_XFS        0x08</span>
<span class="cp">#define FMR1_CRC        0x08</span>
<span class="cp">#define FMR1_ECM        0x04</span>
<span class="cp">#define FMR1_IMOD       0x02</span>
<span class="cp">#define FMR1_XAIS       0x01</span>

<span class="cp">#define FMR2_RFS1       0x80</span>
<span class="cp">#define FMR2_RFS0       0x40</span>
<span class="cp">#define FMR2_MCSP	0x40</span>
<span class="cp">#define FMR2_RTM        0x20</span>
<span class="cp">#define FMR2_SSP        0x20</span>
<span class="cp">#define FMR2_DAIS       0x10</span>
<span class="cp">#define FMR2_SAIS       0x08</span>
<span class="cp">#define FMR2_PLB        0x04</span>
<span class="cp">#define FMR2_AXRA       0x02</span>
<span class="cp">#define FMR2_ALMF       0x01</span>
<span class="cp">#define FMR2_EXZE       0x01</span>

<span class="cp">#define LOOP_RTM	0x40</span>
<span class="cp">#define LOOP_SFM	0x40</span>
<span class="cp">#define LOOP_ECLB	0x20</span>
<span class="cp">#define LOOP_CLA	0x1f</span>

<span class="cm">/*--------------------- E1 ----------------------------*/</span>
<span class="cp">#define FMR3_XLD	0x20</span>
<span class="cp">#define FMR3_XLU	0x10</span>

<span class="cm">/*--------------------- T1 ----------------------------*/</span>
<span class="cp">#define FMR4_AIS3       0x80</span>
<span class="cp">#define FMR4_TM         0x40</span>
<span class="cp">#define FMR4_XRA        0x20</span>
<span class="cp">#define FMR4_SSC1       0x10</span>
<span class="cp">#define FMR4_SSC0       0x08</span>
<span class="cp">#define FMR4_AUTO       0x04</span>
<span class="cp">#define FMR4_FM1        0x02</span>
<span class="cp">#define FMR4_FM0        0x01</span>

<span class="cp">#define FMR5_SRS        0x80</span>
<span class="cp">#define FMR5_EIBR       0x40</span>
<span class="cp">#define FMR5_XLD        0x20</span>
<span class="cp">#define FMR5_XLU        0x10</span>


<span class="cm">/* LOOP (Channel Loop Back)</span>

<span class="cm">   ------------------ E1 &amp; T1 ---------------------------- */</span>

<span class="cp">#define LOOP_SFM        0x40</span>
<span class="cp">#define LOOP_ECLB       0x20</span>
<span class="cp">#define LOOP_CLA4       0x10</span>
<span class="cp">#define LOOP_CLA3       0x08</span>
<span class="cp">#define LOOP_CLA2       0x04</span>
<span class="cp">#define LOOP_CLA1       0x02</span>
<span class="cp">#define LOOP_CLA0       0x01</span>



<span class="cm">/* XSW (Transmit Service Word Pulseframe)</span>

<span class="cm">   ------------------- E1 --------------------------- */</span>

<span class="cp">#define XSW_XSIS        0x80</span>
<span class="cp">#define XSW_XTM         0x40</span>
<span class="cp">#define XSW_XRA         0x20</span>
<span class="cp">#define XSW_XY0         0x10</span>
<span class="cp">#define XSW_XY1         0x08</span>
<span class="cp">#define XSW_XY2         0x04</span>
<span class="cp">#define XSW_XY3         0x02</span>
<span class="cp">#define XSW_XY4         0x01</span>


<span class="cm">/* XSP (Transmit Spare Bits)</span>

<span class="cm">   ------------------- E1 --------------------------- */</span>

<span class="cp">#define XSP_XAP         0x80</span>
<span class="cp">#define XSP_CASEN       0x40</span>
<span class="cp">#define XSP_TT0         0x20</span>
<span class="cp">#define XSP_EBP         0x10</span>
<span class="cp">#define XSP_AXS         0x08</span>
<span class="cp">#define XSP_XSIF        0x04</span>
<span class="cp">#define XSP_XS13        0x02</span>
<span class="cp">#define XSP_XS15        0x01</span>


<span class="cm">/* XC0/1 (Transmit Control 0/1)</span>
<span class="cm">   ------------------ E1 &amp; T1 ---------------------------- */</span>

<span class="cp">#define XC0_SA8E        0x80</span>
<span class="cp">#define XC0_SA7E        0x40</span>
<span class="cp">#define XC0_SA6E        0x20</span>
<span class="cp">#define XC0_SA5E        0x10</span>
<span class="cp">#define XC0_SA4E        0x08</span>
<span class="cp">#define XC0_BRM         0x80</span>
<span class="cp">#define XC0_MFBS        0x40</span>
<span class="cp">#define XC0_SFRZ        0x10</span>
<span class="cp">#define XC0_XCO2        0x04</span>
<span class="cp">#define XC0_XCO1        0x02</span>
<span class="cp">#define XC0_XCO0        0x01</span>

<span class="cp">#define XC1_XTO5        0x20</span>
<span class="cp">#define XC1_XTO4        0x10</span>
<span class="cp">#define XC1_XTO3        0x08</span>
<span class="cp">#define XC1_XTO2        0x04</span>
<span class="cp">#define XC1_XTO1        0x02</span>
<span class="cp">#define XC1_XTO0        0x01</span>


<span class="cm">/* RC0/1 (Receive Control 0/1)</span>
<span class="cm">   ------------------ E1 &amp; T1 ---------------------------- */</span>

<span class="cp">#define RC0_SICS        0x40</span>
<span class="cp">#define RC0_CRCI        0x20</span>
<span class="cp">#define RC0_XCRCI       0x10</span>
<span class="cp">#define RC0_RDIS        0x08</span>
<span class="cp">#define RC0_RCO2        0x04</span>
<span class="cp">#define RC0_RCO1        0x02</span>
<span class="cp">#define RC0_RCO0        0x01</span>

<span class="cp">#define RC1_SWD         0x80</span>
<span class="cp">#define RC1_ASY4        0x40</span>
<span class="cp">#define RC1_RRAM        0x40</span>
<span class="cp">#define RC1_RTO5        0x20</span>
<span class="cp">#define RC1_RTO4        0x10</span>
<span class="cp">#define RC1_RTO3        0x08</span>
<span class="cp">#define RC1_RTO2        0x04</span>
<span class="cp">#define RC1_RTO1        0x02</span>
<span class="cp">#define RC1_RTO0        0x01</span>



<span class="cm">/* XPM0-2 (Transmit Pulse Mask 0-2)</span>
<span class="cm">   --------------------- E1 &amp; T1 ------------------------- */</span>

<span class="cp">#define XPM0_XP12       0x80</span>
<span class="cp">#define XPM0_XP11       0x40</span>
<span class="cp">#define XPM0_XP10       0x20</span>
<span class="cp">#define XPM0_XP04       0x10</span>
<span class="cp">#define XPM0_XP03       0x08</span>
<span class="cp">#define XPM0_XP02       0x04</span>
<span class="cp">#define XPM0_XP01       0x02</span>
<span class="cp">#define XPM0_XP00       0x01</span>

<span class="cp">#define XPM1_XP30       0x80</span>
<span class="cp">#define XPM1_XP24       0x40</span>
<span class="cp">#define XPM1_XP23       0x20</span>
<span class="cp">#define XPM1_XP22       0x10</span>
<span class="cp">#define XPM1_XP21       0x08</span>
<span class="cp">#define XPM1_XP20       0x04</span>
<span class="cp">#define XPM1_XP14       0x02</span>
<span class="cp">#define XPM1_XP13       0x01</span>

<span class="cp">#define XPM2_XLHP       0x80</span>
<span class="cp">#define XPM2_XLT        0x40</span>
<span class="cp">#define XPM2_DAXLT      0x20</span>
<span class="cp">#define XPM2_XP34       0x08</span>
<span class="cp">#define XPM2_XP33       0x04</span>
<span class="cp">#define XPM2_XP32       0x02</span>
<span class="cp">#define XPM2_XP31       0x01</span>


<span class="cm">/* TSWM (Transparent Service Word Mask)</span>
<span class="cm">   ------------------ E1 ---------------------------- */</span>

<span class="cp">#define TSWM_TSIS       0x80</span>
<span class="cp">#define TSWM_TSIF       0x40</span>
<span class="cp">#define TSWM_TRA        0x20</span>
<span class="cp">#define TSWM_TSA4       0x10</span>
<span class="cp">#define TSWM_TSA5       0x08</span>
<span class="cp">#define TSWM_TSA6       0x04</span>
<span class="cp">#define TSWM_TSA7       0x02</span>
<span class="cp">#define TSWM_TSA8       0x01</span>

<span class="cm">/* IDLE &lt;Idle Channel Code Register&gt;</span>

<span class="cm">   ------------------ E1 &amp; T1 ----------------------- */</span>

<span class="cp">#define IDLE_IDL7       0x80</span>
<span class="cp">#define IDLE_IDL6       0x40</span>
<span class="cp">#define IDLE_IDL5       0x20</span>
<span class="cp">#define IDLE_IDL4       0x10</span>
<span class="cp">#define IDLE_IDL3       0x08</span>
<span class="cp">#define IDLE_IDL2       0x04</span>
<span class="cp">#define IDLE_IDL1       0x02</span>
<span class="cp">#define IDLE_IDL0       0x01</span>


<span class="cm">/* XSA4-8 &lt;Transmit SA4-8 Register(Read/Write) &gt;</span>
<span class="cm">   -------------------E1 ----------------------------- */</span>

<span class="cp">#define XSA4_XS47       0x80</span>
<span class="cp">#define XSA4_XS46       0x40</span>
<span class="cp">#define XSA4_XS45       0x20</span>
<span class="cp">#define XSA4_XS44       0x10</span>
<span class="cp">#define XSA4_XS43       0x08</span>
<span class="cp">#define XSA4_XS42       0x04</span>
<span class="cp">#define XSA4_XS41       0x02</span>
<span class="cp">#define XSA4_XS40       0x01</span>

<span class="cp">#define XSA5_XS57       0x80</span>
<span class="cp">#define XSA5_XS56       0x40</span>
<span class="cp">#define XSA5_XS55       0x20</span>
<span class="cp">#define XSA5_XS54       0x10</span>
<span class="cp">#define XSA5_XS53       0x08</span>
<span class="cp">#define XSA5_XS52       0x04</span>
<span class="cp">#define XSA5_XS51       0x02</span>
<span class="cp">#define XSA5_XS50       0x01</span>

<span class="cp">#define XSA6_XS67       0x80</span>
<span class="cp">#define XSA6_XS66       0x40</span>
<span class="cp">#define XSA6_XS65       0x20</span>
<span class="cp">#define XSA6_XS64       0x10</span>
<span class="cp">#define XSA6_XS63       0x08</span>
<span class="cp">#define XSA6_XS62       0x04</span>
<span class="cp">#define XSA6_XS61       0x02</span>
<span class="cp">#define XSA6_XS60       0x01</span>

<span class="cp">#define XSA7_XS77       0x80</span>
<span class="cp">#define XSA7_XS76       0x40</span>
<span class="cp">#define XSA7_XS75       0x20</span>
<span class="cp">#define XSA7_XS74       0x10</span>
<span class="cp">#define XSA7_XS73       0x08</span>
<span class="cp">#define XSA7_XS72       0x04</span>
<span class="cp">#define XSA7_XS71       0x02</span>
<span class="cp">#define XSA7_XS70       0x01</span>

<span class="cp">#define XSA8_XS87       0x80</span>
<span class="cp">#define XSA8_XS86       0x40</span>
<span class="cp">#define XSA8_XS85       0x20</span>
<span class="cp">#define XSA8_XS84       0x10</span>
<span class="cp">#define XSA8_XS83       0x08</span>
<span class="cp">#define XSA8_XS82       0x04</span>
<span class="cp">#define XSA8_XS81       0x02</span>
<span class="cp">#define XSA8_XS80       0x01</span>


<span class="cm">/* XDL1-3 (Transmit DL-Bit Register1-3 (read/write))</span>
<span class="cm">   ----------------------- T1 --------------------- */</span>

<span class="cp">#define XDL1_XDL17      0x80</span>
<span class="cp">#define XDL1_XDL16      0x40</span>
<span class="cp">#define XDL1_XDL15      0x20</span>
<span class="cp">#define XDL1_XDL14      0x10</span>
<span class="cp">#define XDL1_XDL13      0x08</span>
<span class="cp">#define XDL1_XDL12      0x04</span>
<span class="cp">#define XDL1_XDL11      0x02</span>
<span class="cp">#define XDL1_XDL10      0x01</span>

<span class="cp">#define XDL2_XDL27      0x80</span>
<span class="cp">#define XDL2_XDL26      0x40</span>
<span class="cp">#define XDL2_XDL25      0x20</span>
<span class="cp">#define XDL2_XDL24      0x10</span>
<span class="cp">#define XDL2_XDL23      0x08</span>
<span class="cp">#define XDL2_XDL22      0x04</span>
<span class="cp">#define XDL2_XDL21      0x02</span>
<span class="cp">#define XDL2_XDL20      0x01</span>

<span class="cp">#define XDL3_XDL37      0x80</span>
<span class="cp">#define XDL3_XDL36      0x40</span>
<span class="cp">#define XDL3_XDL35      0x20</span>
<span class="cp">#define XDL3_XDL34      0x10</span>
<span class="cp">#define XDL3_XDL33      0x08</span>
<span class="cp">#define XDL3_XDL32      0x04</span>
<span class="cp">#define XDL3_XDL31      0x02</span>
<span class="cp">#define XDL3_XDL30      0x01</span>


<span class="cm">/* ICB1-4 (Idle Channel Register 1-4)</span>
<span class="cm">   ------------------ E1 ---------------------------- */</span>

<span class="cp">#define E1_ICB1_IC0	0x80</span>
<span class="cp">#define E1_ICB1_IC1	0x40</span>
<span class="cp">#define E1_ICB1_IC2	0x20</span>
<span class="cp">#define E1_ICB1_IC3	0x10</span>
<span class="cp">#define E1_ICB1_IC4	0x08</span>
<span class="cp">#define E1_ICB1_IC5	0x04</span>
<span class="cp">#define E1_ICB1_IC6	0x02</span>
<span class="cp">#define E1_ICB1_IC7	0x01</span>

<span class="cp">#define E1_ICB2_IC8	0x80</span>
<span class="cp">#define E1_ICB2_IC9	0x40</span>
<span class="cp">#define E1_ICB2_IC10	0x20</span>
<span class="cp">#define E1_ICB2_IC11	0x10</span>
<span class="cp">#define E1_ICB2_IC12	0x08</span>
<span class="cp">#define E1_ICB2_IC13	0x04</span>
<span class="cp">#define E1_ICB2_IC14	0x02</span>
<span class="cp">#define E1_ICB2_IC15	0x01</span>

<span class="cp">#define E1_ICB3_IC16	0x80</span>
<span class="cp">#define E1_ICB3_IC17	0x40</span>
<span class="cp">#define E1_ICB3_IC18	0x20</span>
<span class="cp">#define E1_ICB3_IC19	0x10</span>
<span class="cp">#define E1_ICB3_IC20	0x08</span>
<span class="cp">#define E1_ICB3_IC21	0x04</span>
<span class="cp">#define E1_ICB3_IC22	0x02</span>
<span class="cp">#define E1_ICB3_IC23	0x01</span>

<span class="cp">#define E1_ICB4_IC24	0x80</span>
<span class="cp">#define E1_ICB4_IC25	0x40</span>
<span class="cp">#define E1_ICB4_IC26	0x20</span>
<span class="cp">#define E1_ICB4_IC27	0x10</span>
<span class="cp">#define E1_ICB4_IC28	0x08</span>
<span class="cp">#define E1_ICB4_IC29	0x04</span>
<span class="cp">#define E1_ICB4_IC30	0x02</span>
<span class="cp">#define E1_ICB4_IC31	0x01</span>

<span class="cm">/* ICB1-4 (Idle Channel Register 1-4)</span>
<span class="cm">   ------------------ T1 ---------------------------- */</span>

<span class="cp">#define T1_ICB1_IC1	0x80</span>
<span class="cp">#define T1_ICB1_IC2	0x40</span>
<span class="cp">#define T1_ICB1_IC3	0x20</span>
<span class="cp">#define T1_ICB1_IC4	0x10</span>
<span class="cp">#define T1_ICB1_IC5	0x08</span>
<span class="cp">#define T1_ICB1_IC6	0x04</span>
<span class="cp">#define T1_ICB1_IC7	0x02</span>
<span class="cp">#define T1_ICB1_IC8	0x01</span>

<span class="cp">#define T1_ICB2_IC9	0x80</span>
<span class="cp">#define T1_ICB2_IC10	0x40</span>
<span class="cp">#define T1_ICB2_IC11	0x20</span>
<span class="cp">#define T1_ICB2_IC12	0x10</span>
<span class="cp">#define T1_ICB2_IC13	0x08</span>
<span class="cp">#define T1_ICB2_IC14	0x04</span>
<span class="cp">#define T1_ICB2_IC15	0x02</span>
<span class="cp">#define T1_ICB2_IC16	0x01</span>

<span class="cp">#define T1_ICB3_IC17	0x80</span>
<span class="cp">#define T1_ICB3_IC18	0x40</span>
<span class="cp">#define T1_ICB3_IC19	0x20</span>
<span class="cp">#define T1_ICB3_IC20	0x10</span>
<span class="cp">#define T1_ICB3_IC21	0x08</span>
<span class="cp">#define T1_ICB3_IC22	0x04</span>
<span class="cp">#define T1_ICB3_IC23	0x02</span>
<span class="cp">#define T1_ICB3_IC24	0x01</span>

<span class="cm">/* FMR3 (Framer Mode Register 3)</span>
<span class="cm">   --------------------E1------------------------ */</span>

<span class="cp">#define FMR3_CMI        0x08</span>
<span class="cp">#define FMR3_SYNSA      0x04</span>
<span class="cp">#define FMR3_CFRZ       0x02</span>
<span class="cp">#define FMR3_EXTIW      0x01</span>



<span class="cm">/* CCB1-3 (Clear Channel Register)</span>
<span class="cm">   ------------------- T1 ----------------------- */</span>

<span class="cp">#define CCB1_CH1        0x80</span>
<span class="cp">#define CCB1_CH2        0x40</span>
<span class="cp">#define CCB1_CH3        0x20</span>
<span class="cp">#define CCB1_CH4        0x10</span>
<span class="cp">#define CCB1_CH5        0x08</span>
<span class="cp">#define CCB1_CH6        0x04</span>
<span class="cp">#define CCB1_CH7        0x02</span>
<span class="cp">#define CCB1_CH8        0x01</span>

<span class="cp">#define CCB2_CH9        0x80</span>
<span class="cp">#define CCB2_CH10       0x40</span>
<span class="cp">#define CCB2_CH11       0x20</span>
<span class="cp">#define CCB2_CH12       0x10</span>
<span class="cp">#define CCB2_CH13       0x08</span>
<span class="cp">#define CCB2_CH14       0x04</span>
<span class="cp">#define CCB2_CH15       0x02</span>
<span class="cp">#define CCB2_CH16       0x01</span>

<span class="cp">#define CCB3_CH17       0x80</span>
<span class="cp">#define CCB3_CH18       0x40</span>
<span class="cp">#define CCB3_CH19       0x20</span>
<span class="cp">#define CCB3_CH20       0x10</span>
<span class="cp">#define CCB3_CH21       0x08</span>
<span class="cp">#define CCB3_CH22       0x04</span>
<span class="cp">#define CCB3_CH23       0x02</span>
<span class="cp">#define CCB3_CH24       0x01</span>


<span class="cm">/* LIM0/1 (Line Interface Mode 0/1)</span>
<span class="cm">   ------------------- E1 &amp; T1 --------------------------- */</span>

<span class="cp">#define LIM0_XFB        0x80</span>
<span class="cp">#define LIM0_XDOS       0x40</span>
<span class="cp">#define LIM0_SCL1       0x20</span>
<span class="cp">#define LIM0_SCL0       0x10</span>
<span class="cp">#define LIM0_EQON       0x08</span>
<span class="cp">#define LIM0_ELOS       0x04</span>
<span class="cp">#define LIM0_LL         0x02</span>
<span class="cp">#define LIM0_MAS        0x01</span>

<span class="cp">#define LIM1_EFSC       0x80</span>
<span class="cp">#define LIM1_RIL2       0x40</span>
<span class="cp">#define LIM1_RIL1       0x20</span>
<span class="cp">#define LIM1_RIL0       0x10</span>
<span class="cp">#define LIM1_DCOC       0x08</span>
<span class="cp">#define LIM1_JATT       0x04</span>
<span class="cp">#define LIM1_RL         0x02</span>
<span class="cp">#define LIM1_DRS        0x01</span>


<span class="cm">/* PCDR (Pulse Count Detection Register(Read/Write))</span>
<span class="cm">   ------------------ E1 &amp; T1 ------------------------- */</span>

<span class="cp">#define PCDR_PCD7	0x80</span>
<span class="cp">#define PCDR_PCD6	0x40</span>
<span class="cp">#define PCDR_PCD5	0x20</span>
<span class="cp">#define PCDR_PCD4	0x10</span>
<span class="cp">#define PCDR_PCD3	0x08</span>
<span class="cp">#define PCDR_PCD2	0x04</span>
<span class="cp">#define PCDR_PCD1	0x02</span>
<span class="cp">#define PCDR_PCD0	0x01</span>

<span class="cp">#define PCRR_PCR7	0x80</span>
<span class="cp">#define PCRR_PCR6	0x40</span>
<span class="cp">#define PCRR_PCR5	0x20</span>
<span class="cp">#define PCRR_PCR4	0x10</span>
<span class="cp">#define PCRR_PCR3	0x08</span>
<span class="cp">#define PCRR_PCR2	0x04</span>
<span class="cp">#define PCRR_PCR1	0x02</span>
<span class="cp">#define PCRR_PCR0	0x01</span>


<span class="cm">/* LIM2 (Line Interface Mode 2)</span>

<span class="cm">   ------------------ E1 &amp; T1 ---------------------------- */</span>

<span class="cp">#define LIM2_DJA2	0x20</span>
<span class="cp">#define LIM2_DJA1	0x10</span>
<span class="cp">#define LIM2_LOS2	0x02</span>
<span class="cp">#define LIM2_LOS1	0x01</span>

<span class="cm">/* LCR1 (Loop Code Register 1) */</span>

<span class="cp">#define LCR1_EPRM	0x80</span>
<span class="cp">#define	LCR1_XPRBS	0x40</span>

<span class="cm">/* SIC1 (System Interface Control 1) */</span>
<span class="cp">#define SIC1_SRSC	0x80</span>
<span class="cp">#define SIC1_RBS1	0x20</span>
<span class="cp">#define SIC1_RBS0	0x10</span>
<span class="cp">#define SIC1_SXSC	0x08</span>
<span class="cp">#define SIC1_XBS1	0x02</span>
<span class="cp">#define SIC1_XBS0	0x01</span>

<span class="cm">/* DEC (Disable Error Counter)</span>
<span class="cm">   ------------------ E1 &amp; T1 ---------------------------- */</span>

<span class="cp">#define DEC_DCEC3       0x20</span>
<span class="cp">#define DEC_DBEC        0x10</span>
<span class="cp">#define DEC_DCEC1       0x08</span>
<span class="cp">#define DEC_DCEC        0x08</span>
<span class="cp">#define DEC_DEBC        0x04</span>
<span class="cp">#define DEC_DCVC        0x02</span>
<span class="cp">#define DEC_DFEC        0x01</span>


<span class="cm">/* FALC Register Bits (Receive Mode)</span>
<span class="cm">   ---------------------------------------------------------------------------- */</span>


<span class="cm">/* FRS0/1 (Framer Receive Status Register 0/1)</span>
<span class="cm">   ----------------- E1 &amp; T1 ---------------------------------- */</span>

<span class="cp">#define FRS0_LOS        0x80</span>
<span class="cp">#define FRS0_AIS        0x40</span>
<span class="cp">#define FRS0_LFA        0x20</span>
<span class="cp">#define FRS0_RRA        0x10</span>
<span class="cp">#define FRS0_API        0x08</span>
<span class="cp">#define FRS0_NMF        0x04</span>
<span class="cp">#define FRS0_LMFA       0x02</span>
<span class="cp">#define FRS0_FSRF       0x01</span>

<span class="cp">#define FRS1_TS16RA     0x40</span>
<span class="cp">#define FRS1_TS16LOS    0x20</span>
<span class="cp">#define FRS1_TS16AIS    0x10</span>
<span class="cp">#define FRS1_TS16LFA    0x08</span>
<span class="cp">#define FRS1_EXZD       0x80</span>
<span class="cp">#define FRS1_LLBDD      0x10</span>
<span class="cp">#define FRS1_LLBAD      0x08</span>
<span class="cp">#define FRS1_XLS        0x02</span>
<span class="cp">#define FRS1_XLO        0x01</span>
<span class="cp">#define FRS1_PDEN	0x40</span>

<span class="cm">/* FRS2/3 (Framer Receive Status Register 2/3)</span>
<span class="cm">   ----------------- T1 ---------------------------------- */</span>

<span class="cp">#define FRS2_ESC2       0x80</span>
<span class="cp">#define FRS2_ESC1       0x40</span>
<span class="cp">#define FRS2_ESC0       0x20</span>

<span class="cp">#define FRS3_FEH5       0x20</span>
<span class="cp">#define FRS3_FEH4       0x10</span>
<span class="cp">#define FRS3_FEH3       0x08</span>
<span class="cp">#define FRS3_FEH2       0x04</span>
<span class="cp">#define FRS3_FEH1       0x02</span>
<span class="cp">#define FRS3_FEH0       0x01</span>


<span class="cm">/* RSW (Receive Service Word Pulseframe)</span>
<span class="cm">   ----------------- E1 ------------------------------ */</span>

<span class="cp">#define RSW_RSI         0x80</span>
<span class="cp">#define RSW_RRA         0x20</span>
<span class="cp">#define RSW_RYO         0x10</span>
<span class="cp">#define RSW_RY1         0x08</span>
<span class="cp">#define RSW_RY2         0x04</span>
<span class="cp">#define RSW_RY3         0x02</span>
<span class="cp">#define RSW_RY4         0x01</span>


<span class="cm">/* RSP (Receive Spare Bits / Additional Status)</span>
<span class="cm">   ---------------- E1 ------------------------------- */</span>

<span class="cp">#define RSP_SI1         0x80</span>
<span class="cp">#define RSP_SI2         0x40</span>
<span class="cp">#define RSP_LLBDD	0x10</span>
<span class="cp">#define RSP_LLBAD	0x08</span>
<span class="cp">#define RSP_RSIF        0x04</span>
<span class="cp">#define RSP_RS13        0x02</span>
<span class="cp">#define RSP_RS15        0x01</span>


<span class="cm">/* FECL (Framing Error Counter)</span>
<span class="cm">   ---------------- E1 &amp; T1 -------------------------- */</span>

<span class="cp">#define FECL_FE7        0x80</span>
<span class="cp">#define FECL_FE6        0x40</span>
<span class="cp">#define FECL_FE5        0x20</span>
<span class="cp">#define FECL_FE4        0x10</span>
<span class="cp">#define FECL_FE3        0x08</span>
<span class="cp">#define FECL_FE2        0x04</span>
<span class="cp">#define FECL_FE1        0x02</span>
<span class="cp">#define FECL_FE0        0x01</span>

<span class="cp">#define FECH_FE15       0x80</span>
<span class="cp">#define FECH_FE14       0x40</span>
<span class="cp">#define FECH_FE13       0x20</span>
<span class="cp">#define FECH_FE12       0x10</span>
<span class="cp">#define FECH_FE11       0x08</span>
<span class="cp">#define FECH_FE10       0x04</span>
<span class="cp">#define FECH_FE9        0x02</span>
<span class="cp">#define FECH_FE8        0x01</span>


<span class="cm">/* CVCl (Code Violation Counter)</span>
<span class="cm">   ----------------- E1 ------------------------- */</span>

<span class="cp">#define CVCL_CV7        0x80</span>
<span class="cp">#define CVCL_CV6        0x40</span>
<span class="cp">#define CVCL_CV5        0x20</span>
<span class="cp">#define CVCL_CV4        0x10</span>
<span class="cp">#define CVCL_CV3        0x08</span>
<span class="cp">#define CVCL_CV2        0x04</span>
<span class="cp">#define CVCL_CV1        0x02</span>
<span class="cp">#define CVCL_CV0        0x01</span>

<span class="cp">#define CVCH_CV15       0x80</span>
<span class="cp">#define CVCH_CV14       0x40</span>
<span class="cp">#define CVCH_CV13       0x20</span>
<span class="cp">#define CVCH_CV12       0x10</span>
<span class="cp">#define CVCH_CV11       0x08</span>
<span class="cp">#define CVCH_CV10       0x04</span>
<span class="cp">#define CVCH_CV9        0x02</span>
<span class="cp">#define CVCH_CV8        0x01</span>


<span class="cm">/* CEC1-3L (CRC Error Counter)</span>
<span class="cm">   ------------------ E1 ----------------------------- */</span>

<span class="cp">#define CEC1L_CR7       0x80</span>
<span class="cp">#define CEC1L_CR6       0x40</span>
<span class="cp">#define CEC1L_CR5       0x20</span>
<span class="cp">#define CEC1L_CR4       0x10</span>
<span class="cp">#define CEC1L_CR3       0x08</span>
<span class="cp">#define CEC1L_CR2       0x04</span>
<span class="cp">#define CEC1L_CR1       0x02</span>
<span class="cp">#define CEC1L_CR0       0x01</span>

<span class="cp">#define CEC1H_CR15      0x80</span>
<span class="cp">#define CEC1H_CR14      0x40</span>
<span class="cp">#define CEC1H_CR13      0x20</span>
<span class="cp">#define CEC1H_CR12      0x10</span>
<span class="cp">#define CEC1H_CR11      0x08</span>
<span class="cp">#define CEC1H_CR10      0x04</span>
<span class="cp">#define CEC1H_CR9       0x02</span>
<span class="cp">#define CEC1H_CR8       0x01</span>

<span class="cp">#define CEC2L_CR7       0x80</span>
<span class="cp">#define CEC2L_CR6       0x40</span>
<span class="cp">#define CEC2L_CR5       0x20</span>
<span class="cp">#define CEC2L_CR4       0x10</span>
<span class="cp">#define CEC2L_CR3       0x08</span>
<span class="cp">#define CEC2L_CR2       0x04</span>
<span class="cp">#define CEC2L_CR1       0x02</span>
<span class="cp">#define CEC2L_CR0       0x01</span>

<span class="cp">#define CEC2H_CR15      0x80</span>
<span class="cp">#define CEC2H_CR14      0x40</span>
<span class="cp">#define CEC2H_CR13      0x20</span>
<span class="cp">#define CEC2H_CR12      0x10</span>
<span class="cp">#define CEC2H_CR11      0x08</span>
<span class="cp">#define CEC2H_CR10      0x04</span>
<span class="cp">#define CEC2H_CR9       0x02</span>
<span class="cp">#define CEC2H_CR8       0x01</span>

<span class="cp">#define CEC3L_CR7       0x80</span>
<span class="cp">#define CEC3L_CR6       0x40</span>
<span class="cp">#define CEC3L_CR5       0x20</span>
<span class="cp">#define CEC3L_CR4       0x10</span>
<span class="cp">#define CEC3L_CR3       0x08</span>
<span class="cp">#define CEC3L_CR2       0x04</span>
<span class="cp">#define CEC3L_CR1       0x02</span>
<span class="cp">#define CEC3L_CR0       0x01</span>

<span class="cp">#define CEC3H_CR15      0x80</span>
<span class="cp">#define CEC3H_CR14      0x40</span>
<span class="cp">#define CEC3H_CR13      0x20</span>
<span class="cp">#define CEC3H_CR12      0x10</span>
<span class="cp">#define CEC3H_CR11      0x08</span>
<span class="cp">#define CEC3H_CR10      0x04</span>
<span class="cp">#define CEC3H_CR9       0x02</span>
<span class="cp">#define CEC3H_CR8       0x01</span>


<span class="cm">/* CECL (CRC Error Counter)</span>

<span class="cm">   ------------------ T1 ----------------------------- */</span>

<span class="cp">#define CECL_CR7        0x80</span>
<span class="cp">#define CECL_CR6        0x40</span>
<span class="cp">#define CECL_CR5        0x20</span>
<span class="cp">#define CECL_CR4        0x10</span>
<span class="cp">#define CECL_CR3        0x08</span>
<span class="cp">#define CECL_CR2        0x04</span>
<span class="cp">#define CECL_CR1        0x02</span>
<span class="cp">#define CECL_CR0        0x01</span>

<span class="cp">#define CECH_CR15       0x80</span>
<span class="cp">#define CECH_CR14       0x40</span>
<span class="cp">#define CECH_CR13       0x20</span>
<span class="cp">#define CECH_CR12       0x10</span>
<span class="cp">#define CECH_CR11       0x08</span>
<span class="cp">#define CECH_CR10       0x04</span>
<span class="cp">#define CECH_CR9        0x02</span>
<span class="cp">#define CECH_CR8        0x01</span>

<span class="cm">/* EBCL (E Bit Error Counter)</span>
<span class="cm">   ------------------- E1 &amp; T1 ------------------------- */</span>

<span class="cp">#define EBCL_EB7        0x80</span>
<span class="cp">#define EBCL_EB6        0x40</span>
<span class="cp">#define EBCL_EB5        0x20</span>
<span class="cp">#define EBCL_EB4        0x10</span>
<span class="cp">#define EBCL_EB3        0x08</span>
<span class="cp">#define EBCL_EB2        0x04</span>
<span class="cp">#define EBCL_EB1        0x02</span>
<span class="cp">#define EBCL_EB0        0x01</span>

<span class="cp">#define EBCH_EB15       0x80</span>
<span class="cp">#define EBCH_EB14       0x40</span>
<span class="cp">#define EBCH_EB13       0x20</span>
<span class="cp">#define EBCH_EB12       0x10</span>
<span class="cp">#define EBCH_EB11       0x08</span>
<span class="cp">#define EBCH_EB10       0x04</span>
<span class="cp">#define EBCH_EB9        0x02</span>
<span class="cp">#define EBCH_EB8        0x01</span>


<span class="cm">/* RSA4-8 (Receive Sa4-8-Bit Register)</span>
<span class="cm">   -------------------- E1 --------------------------- */</span>

<span class="cp">#define RSA4_RS47       0x80</span>
<span class="cp">#define RSA4_RS46       0x40</span>
<span class="cp">#define RSA4_RS45       0x20</span>
<span class="cp">#define RSA4_RS44       0x10</span>
<span class="cp">#define RSA4_RS43       0x08</span>
<span class="cp">#define RSA4_RS42       0x04</span>
<span class="cp">#define RSA4_RS41       0x02</span>
<span class="cp">#define RSA4_RS40       0x01</span>

<span class="cp">#define RSA5_RS57       0x80</span>
<span class="cp">#define RSA5_RS56       0x40</span>
<span class="cp">#define RSA5_RS55       0x20</span>
<span class="cp">#define RSA5_RS54       0x10</span>
<span class="cp">#define RSA5_RS53       0x08</span>
<span class="cp">#define RSA5_RS52       0x04</span>
<span class="cp">#define RSA5_RS51       0x02</span>
<span class="cp">#define RSA5_RS50       0x01</span>

<span class="cp">#define RSA6_RS67       0x80</span>
<span class="cp">#define RSA6_RS66       0x40</span>
<span class="cp">#define RSA6_RS65       0x20</span>
<span class="cp">#define RSA6_RS64       0x10</span>
<span class="cp">#define RSA6_RS63       0x08</span>
<span class="cp">#define RSA6_RS62       0x04</span>
<span class="cp">#define RSA6_RS61       0x02</span>
<span class="cp">#define RSA6_RS60       0x01</span>

<span class="cp">#define RSA7_RS77       0x80</span>
<span class="cp">#define RSA7_RS76       0x40</span>
<span class="cp">#define RSA7_RS75       0x20</span>
<span class="cp">#define RSA7_RS74       0x10</span>
<span class="cp">#define RSA7_RS73       0x08</span>
<span class="cp">#define RSA7_RS72       0x04</span>
<span class="cp">#define RSA7_RS71       0x02</span>
<span class="cp">#define RSA7_RS70       0x01</span>

<span class="cp">#define RSA8_RS87       0x80</span>
<span class="cp">#define RSA8_RS86       0x40</span>
<span class="cp">#define RSA8_RS85       0x20</span>
<span class="cp">#define RSA8_RS84       0x10</span>
<span class="cp">#define RSA8_RS83       0x08</span>
<span class="cp">#define RSA8_RS82       0x04</span>
<span class="cp">#define RSA8_RS81       0x02</span>
<span class="cp">#define RSA8_RS80       0x01</span>

<span class="cm">/* RSA6S (Receive Sa6 Bit Status Register)</span>
<span class="cm">   ------------------------ T1 ------------------------- */</span>

<span class="cp">#define RSA6S_SX        0x20</span>
<span class="cp">#define RSA6S_SF        0x10</span>
<span class="cp">#define RSA6S_SE        0x08</span>
<span class="cp">#define RSA6S_SC        0x04</span>
<span class="cp">#define RSA6S_SA        0x02</span>
<span class="cp">#define RSA6S_S8        0x01</span>


<span class="cm">/* RDL1-3 Receive DL-Bit Register1-3)</span>
<span class="cm">   ------------------------ T1 ------------------------- */</span>

<span class="cp">#define RDL1_RDL17      0x80</span>
<span class="cp">#define RDL1_RDL16      0x40</span>
<span class="cp">#define RDL1_RDL15      0x20</span>
<span class="cp">#define RDL1_RDL14      0x10</span>
<span class="cp">#define RDL1_RDL13      0x08</span>
<span class="cp">#define RDL1_RDL12      0x04</span>
<span class="cp">#define RDL1_RDL11      0x02</span>
<span class="cp">#define RDL1_RDL10      0x01</span>

<span class="cp">#define RDL2_RDL27      0x80</span>
<span class="cp">#define RDL2_RDL26      0x40</span>
<span class="cp">#define RDL2_RDL25      0x20</span>
<span class="cp">#define RDL2_RDL24      0x10</span>
<span class="cp">#define RDL2_RDL23      0x08</span>
<span class="cp">#define RDL2_RDL22      0x04</span>
<span class="cp">#define RDL2_RDL21      0x02</span>
<span class="cp">#define RDL2_RDL20      0x01</span>

<span class="cp">#define RDL3_RDL37      0x80</span>
<span class="cp">#define RDL3_RDL36      0x40</span>
<span class="cp">#define RDL3_RDL35      0x20</span>
<span class="cp">#define RDL3_RDL34      0x10</span>
<span class="cp">#define RDL3_RDL33      0x08</span>
<span class="cp">#define RDL3_RDL32      0x04</span>
<span class="cp">#define RDL3_RDL31      0x02</span>
<span class="cp">#define RDL3_RDL30      0x01</span>


<span class="cm">/* SIS (Signaling Status Register)</span>

<span class="cm">   -------------------- E1 &amp; T1 -------------------------- */</span>

<span class="cp">#define SIS_XDOV        0x80</span>
<span class="cp">#define SIS_XFW         0x40</span>
<span class="cp">#define SIS_XREP        0x20</span>
<span class="cp">#define SIS_RLI         0x08</span>
<span class="cp">#define SIS_CEC         0x04</span>
<span class="cp">#define SIS_BOM         0x01</span>


<span class="cm">/* RSIS (Receive Signaling Status Register)</span>

<span class="cm">   -------------------- E1 &amp; T1 --------------------------- */</span>

<span class="cp">#define RSIS_VFR        0x80</span>
<span class="cp">#define RSIS_RDO        0x40</span>
<span class="cp">#define RSIS_CRC16      0x20</span>
<span class="cp">#define RSIS_RAB        0x10</span>
<span class="cp">#define RSIS_HA1        0x08</span>
<span class="cp">#define RSIS_HA0        0x04</span>
<span class="cp">#define RSIS_HFR        0x02</span>
<span class="cp">#define RSIS_LA         0x01</span>


<span class="cm">/* RBCL/H (Receive Byte Count Low/High)</span>

<span class="cm">   ------------------- E1 &amp; T1 ----------------------- */</span>

<span class="cp">#define RBCL_RBC7       0x80</span>
<span class="cp">#define RBCL_RBC6       0x40</span>
<span class="cp">#define RBCL_RBC5       0x20</span>
<span class="cp">#define RBCL_RBC4       0x10</span>
<span class="cp">#define RBCL_RBC3       0x08</span>
<span class="cp">#define RBCL_RBC2       0x04</span>
<span class="cp">#define RBCL_RBC1       0x02</span>
<span class="cp">#define RBCL_RBC0       0x01</span>

<span class="cp">#define RBCH_OV         0x10</span>
<span class="cp">#define RBCH_RBC11      0x08</span>
<span class="cp">#define RBCH_RBC10      0x04</span>
<span class="cp">#define RBCH_RBC9       0x02</span>
<span class="cp">#define RBCH_RBC8       0x01</span>


<span class="cm">/* ISR1-3  (Interrupt Status Register 1-3)</span>

<span class="cm">   ------------------ E1 &amp; T1 ------------------------------ */</span>

<span class="cp">#define  FISR0_RME	0x80</span>
<span class="cp">#define  FISR0_RFS	0x40</span>
<span class="cp">#define  FISR0_T8MS	0x20</span>
<span class="cp">#define  FISR0_ISF	0x20</span>
<span class="cp">#define  FISR0_RMB	0x10</span>
<span class="cp">#define  FISR0_CASC	0x08</span>
<span class="cp">#define  FISR0_RSC	0x08</span>
<span class="cp">#define  FISR0_CRC6	0x04</span>
<span class="cp">#define  FISR0_CRC4	0x04</span>
<span class="cp">#define  FISR0_PDEN	0x02</span>
<span class="cp">#define  FISR0_RPF	0x01</span>

<span class="cp">#define  FISR1_CASE	0x80</span>
<span class="cp">#define  FISR1_LLBSC	0x80</span>
<span class="cp">#define  FISR1_RDO	0x40</span>
<span class="cp">#define  FISR1_ALLS	0x20</span>
<span class="cp">#define  FISR1_XDU	0x10</span>
<span class="cp">#define  FISR1_XMB	0x08</span>
<span class="cp">#define  FISR1_XLSC	0x02</span>
<span class="cp">#define  FISR1_XPR	0x01</span>

<span class="cp">#define  FISR2_FAR	0x80</span>
<span class="cp">#define  FISR2_LFA	0x40</span>
<span class="cp">#define  FISR2_MFAR	0x20</span>
<span class="cp">#define  FISR2_T400MS	0x10</span>
<span class="cp">#define  FISR2_LMFA	0x10</span>
<span class="cp">#define  FISR2_AIS	0x08</span>
<span class="cp">#define  FISR2_LOS	0x04</span>
<span class="cp">#define  FISR2_RAR	0x02</span>
<span class="cp">#define  FISR2_RA	0x01</span>

<span class="cp">#define  FISR3_ES	0x80</span>
<span class="cp">#define  FISR3_SEC	0x40</span>
<span class="cp">#define  FISR3_LMFA16	0x20</span>
<span class="cp">#define  FISR3_AIS16	0x10</span>
<span class="cp">#define  FISR3_RA16	0x08</span>
<span class="cp">#define  FISR3_API	0x04</span>
<span class="cp">#define  FISR3_XSLP	0x20</span>
<span class="cp">#define  FISR3_XSLN	0x10</span>
<span class="cp">#define  FISR3_LLBSC	0x08</span>
<span class="cp">#define  FISR3_XRS	0x04</span>
<span class="cp">#define  FISR3_SLN	0x02</span>
<span class="cp">#define  FISR3_SLP	0x01</span>


<span class="cm">/* GIS  (Global Interrupt Status Register)</span>

<span class="cm">   --------------------- E1 &amp; T1 --------------------- */</span>

<span class="cp">#define  GIS_ISR3	0x08</span>
<span class="cp">#define  GIS_ISR2	0x04</span>
<span class="cp">#define  GIS_ISR1	0x02</span>
<span class="cp">#define  GIS_ISR0	0x01</span>


<span class="cm">/* VSTR  (Version Status Register)</span>

<span class="cm">   --------------------- E1 &amp; T1 --------------------- */</span>

<span class="cp">#define  VSTR_VN3	0x08</span>
<span class="cp">#define  VSTR_VN2	0x04</span>
<span class="cp">#define  VSTR_VN1	0x02</span>
<span class="cp">#define  VSTR_VN0	0x01</span>


<span class="cm">/*&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;  Local Control Structures  &lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt;&lt; */</span>

<span class="cm">/* Write-only Registers (E1/T1 control mode write registers) */</span>
<span class="cp">#define XFIFOH	0x00		</span><span class="cm">/* Tx FIFO High Byte */</span><span class="cp"></span>
<span class="cp">#define XFIFOL	0x01		</span><span class="cm">/* Tx FIFO Low Byte */</span><span class="cp"></span>
<span class="cp">#define CMDR	0x02		</span><span class="cm">/* Command Reg */</span><span class="cp"></span>
<span class="cp">#define DEC	0x60		</span><span class="cm">/* Disable Error Counter */</span><span class="cp"></span>
<span class="cp">#define TEST2	0x62		</span><span class="cm">/* Manuf. Test Reg 2 */</span><span class="cp"></span>
<span class="cp">#define XS(nbr)	(0x70 + (nbr))	</span><span class="cm">/* Tx CAS Reg (0 to 15) */</span><span class="cp"></span>

<span class="cm">/* Read-write Registers (E1/T1 status mode read registers) */</span>
<span class="cp">#define MODE	0x03	</span><span class="cm">/* Mode Reg */</span><span class="cp"></span>
<span class="cp">#define RAH1	0x04	</span><span class="cm">/* Receive Address High 1 */</span><span class="cp"></span>
<span class="cp">#define RAH2	0x05	</span><span class="cm">/* Receive Address High 2 */</span><span class="cp"></span>
<span class="cp">#define RAL1	0x06	</span><span class="cm">/* Receive Address Low 1 */</span><span class="cp"></span>
<span class="cp">#define RAL2	0x07	</span><span class="cm">/* Receive Address Low 2 */</span><span class="cp"></span>
<span class="cp">#define IPC	0x08	</span><span class="cm">/* Interrupt Port Configuration */</span><span class="cp"></span>
<span class="cp">#define CCR1	0x09	</span><span class="cm">/* Common Configuration Reg 1 */</span><span class="cp"></span>
<span class="cp">#define CCR3	0x0A	</span><span class="cm">/* Common Configuration Reg 3 */</span><span class="cp"></span>
<span class="cp">#define PRE	0x0B	</span><span class="cm">/* Preamble Reg */</span><span class="cp"></span>
<span class="cp">#define RTR1	0x0C	</span><span class="cm">/* Receive Timeslot Reg 1 */</span><span class="cp"></span>
<span class="cp">#define RTR2	0x0D	</span><span class="cm">/* Receive Timeslot Reg 2 */</span><span class="cp"></span>
<span class="cp">#define RTR3	0x0E	</span><span class="cm">/* Receive Timeslot Reg 3 */</span><span class="cp"></span>
<span class="cp">#define RTR4	0x0F	</span><span class="cm">/* Receive Timeslot Reg 4 */</span><span class="cp"></span>
<span class="cp">#define TTR1	0x10	</span><span class="cm">/* Transmit Timeslot Reg 1 */</span><span class="cp"></span>
<span class="cp">#define TTR2	0x11	</span><span class="cm">/* Transmit Timeslot Reg 2 */</span><span class="cp"></span>
<span class="cp">#define TTR3	0x12	</span><span class="cm">/* Transmit Timeslot Reg 3 */</span><span class="cp"></span>
<span class="cp">#define TTR4	0x13	</span><span class="cm">/* Transmit Timeslot Reg 4 */</span><span class="cp"></span>
<span class="cp">#define IMR0	0x14	</span><span class="cm">/* Interrupt Mask Reg 0 */</span><span class="cp"></span>
<span class="cp">#define IMR1	0x15	</span><span class="cm">/* Interrupt Mask Reg 1 */</span><span class="cp"></span>
<span class="cp">#define IMR2	0x16	</span><span class="cm">/* Interrupt Mask Reg 2 */</span><span class="cp"></span>
<span class="cp">#define IMR3	0x17	</span><span class="cm">/* Interrupt Mask Reg 3 */</span><span class="cp"></span>
<span class="cp">#define IMR4	0x18	</span><span class="cm">/* Interrupt Mask Reg 4 */</span><span class="cp"></span>
<span class="cp">#define IMR5	0x19	</span><span class="cm">/* Interrupt Mask Reg 5 */</span><span class="cp"></span>
<span class="cp">#define FMR0	0x1A	</span><span class="cm">/* Framer Mode Reigster 0 */</span><span class="cp"></span>
<span class="cp">#define FMR1	0x1B	</span><span class="cm">/* Framer Mode Reigster 1 */</span><span class="cp"></span>
<span class="cp">#define FMR2	0x1C	</span><span class="cm">/* Framer Mode Reigster 2 */</span><span class="cp"></span>
<span class="cp">#define LOOP	0x1D	</span><span class="cm">/* Channel Loop Back */</span><span class="cp"></span>
<span class="cp">#define XSW	0x1E	</span><span class="cm">/* Transmit Service Word */</span><span class="cp"></span>
<span class="cp">#define FMR4	0x1E	</span><span class="cm">/* Framer Mode Reg 4 */</span><span class="cp"></span>
<span class="cp">#define XSP	0x1F	</span><span class="cm">/* Transmit Spare Bits */</span><span class="cp"></span>
<span class="cp">#define FMR5	0x1F	</span><span class="cm">/* Framer Mode Reg 5 */</span><span class="cp"></span>
<span class="cp">#define XC0	0x20	</span><span class="cm">/* Transmit Control 0 */</span><span class="cp"></span>
<span class="cp">#define XC1	0x21	</span><span class="cm">/* Transmit Control 1 */</span><span class="cp"></span>
<span class="cp">#define RC0	0x22	</span><span class="cm">/* Receive Control 0 */</span><span class="cp"></span>
<span class="cp">#define RC1	0x23	</span><span class="cm">/* Receive Control 1 */</span><span class="cp"></span>
<span class="cp">#define XPM0	0x24	</span><span class="cm">/* Transmit Pulse Mask 0 */</span><span class="cp"></span>
<span class="cp">#define XPM1	0x25	</span><span class="cm">/* Transmit Pulse Mask 1 */</span><span class="cp"></span>
<span class="cp">#define XPM2	0x26	</span><span class="cm">/* Transmit Pulse Mask 2 */</span><span class="cp"></span>
<span class="cp">#define TSWM	0x27	</span><span class="cm">/* Transparent Service Word Mask */</span><span class="cp"></span>
<span class="cp">#define TEST1	0x28	</span><span class="cm">/* Manuf. Test Reg 1 */</span><span class="cp"></span>
<span class="cp">#define IDLE	0x29	</span><span class="cm">/* Idle Channel Code */</span><span class="cp"></span>
<span class="cp">#define XSA4    0x2A	</span><span class="cm">/* Transmit SA4 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define XDL1	0x2A	</span><span class="cm">/* Transmit DL-Bit Reg 2 */</span><span class="cp"></span>
<span class="cp">#define XSA5    0x2B	</span><span class="cm">/* Transmit SA4 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define XDL2	0x2B	</span><span class="cm">/* Transmit DL-Bit Reg 2 */</span><span class="cp"></span>
<span class="cp">#define XSA6    0x2C	</span><span class="cm">/* Transmit SA4 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define XDL3	0x2C	</span><span class="cm">/* Transmit DL-Bit Reg 2 */</span><span class="cp"></span>
<span class="cp">#define XSA7    0x2D	</span><span class="cm">/* Transmit SA4 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define CCB1	0x2D	</span><span class="cm">/* Clear Channel Reg 1 */</span><span class="cp"></span>
<span class="cp">#define XSA8    0x2E	</span><span class="cm">/* Transmit SA4 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define CCB2	0x2E	</span><span class="cm">/* Clear Channel Reg 2 */</span><span class="cp"></span>
<span class="cp">#define FMR3	0x2F	</span><span class="cm">/* Framer Mode Reg. 3 */</span><span class="cp"></span>
<span class="cp">#define CCB3	0x2F	</span><span class="cm">/* Clear Channel Reg 3 */</span><span class="cp"></span>
<span class="cp">#define ICB1	0x30	</span><span class="cm">/* Idle Channel Reg 1 */</span><span class="cp"></span>
<span class="cp">#define ICB2	0x31	</span><span class="cm">/* Idle Channel Reg 2 */</span><span class="cp"></span>
<span class="cp">#define ICB3	0x32	</span><span class="cm">/* Idle Channel Reg 3 */</span><span class="cp"></span>
<span class="cp">#define ICB4	0x33	</span><span class="cm">/* Idle Channel Reg 4 */</span><span class="cp"></span>
<span class="cp">#define LIM0	0x34	</span><span class="cm">/* Line Interface Mode 0 */</span><span class="cp"></span>
<span class="cp">#define LIM1	0x35	</span><span class="cm">/* Line Interface Mode 1 */</span><span class="cp"></span>
<span class="cp">#define PCDR	0x36	</span><span class="cm">/* Pulse Count Detection */</span><span class="cp"></span>
<span class="cp">#define PCRR	0x37	</span><span class="cm">/* Pulse Count Recovery */</span><span class="cp"></span>
<span class="cp">#define LIM2	0x38	</span><span class="cm">/* Line Interface Mode Reg 2 */</span><span class="cp"></span>
<span class="cp">#define LCR1	0x39	</span><span class="cm">/* Loop Code Reg 1 */</span><span class="cp"></span>
<span class="cp">#define LCR2	0x3A	</span><span class="cm">/* Loop Code Reg 2 */</span><span class="cp"></span>
<span class="cp">#define LCR3	0x3B	</span><span class="cm">/* Loop Code Reg 3 */</span><span class="cp"></span>
<span class="cp">#define SIC1	0x3C	</span><span class="cm">/* System Interface Control 1 */</span><span class="cp"></span>

<span class="cm">/* Read-only Registers (E1/T1 control mode read registers) */</span>
<span class="cp">#define RFIFOH	0x00		</span><span class="cm">/* Receive FIFO */</span><span class="cp"></span>
<span class="cp">#define RFIFOL	0x01		</span><span class="cm">/* Receive FIFO */</span><span class="cp"></span>
<span class="cp">#define FRS0	0x4C		</span><span class="cm">/* Framer Receive Status 0 */</span><span class="cp"></span>
<span class="cp">#define FRS1	0x4D		</span><span class="cm">/* Framer Receive Status 1 */</span><span class="cp"></span>
<span class="cp">#define RSW	0x4E		</span><span class="cm">/* Receive Service Word */</span><span class="cp"></span>
<span class="cp">#define FRS2	0x4E		</span><span class="cm">/* Framer Receive Status 2 */</span><span class="cp"></span>
<span class="cp">#define RSP	0x4F		</span><span class="cm">/* Receive Spare Bits */</span><span class="cp"></span>
<span class="cp">#define FRS3	0x4F		</span><span class="cm">/* Framer Receive Status 3 */</span><span class="cp"></span>
<span class="cp">#define FECL	0x50		</span><span class="cm">/* Framing Error Counter */</span><span class="cp"></span>
<span class="cp">#define FECH	0x51		</span><span class="cm">/* Framing Error Counter */</span><span class="cp"></span>
<span class="cp">#define CVCL	0x52		</span><span class="cm">/* Code Violation Counter */</span><span class="cp"></span>
<span class="cp">#define CVCH	0x53		</span><span class="cm">/* Code Violation Counter */</span><span class="cp"></span>
<span class="cp">#define CECL	0x54		</span><span class="cm">/* CRC Error Counter 1 */</span><span class="cp"></span>
<span class="cp">#define CECH	0x55		</span><span class="cm">/* CRC Error Counter 1 */</span><span class="cp"></span>
<span class="cp">#define EBCL	0x56		</span><span class="cm">/* E-Bit Error Counter */</span><span class="cp"></span>
<span class="cp">#define EBCH	0x57		</span><span class="cm">/* E-Bit Error Counter */</span><span class="cp"></span>
<span class="cp">#define BECL	0x58		</span><span class="cm">/* Bit Error Counter Low */</span><span class="cp"></span>
<span class="cp">#define BECH	0x59		</span><span class="cm">/* Bit Error Counter Low */</span><span class="cp"></span>
<span class="cp">#define CEC3	0x5A		</span><span class="cm">/* CRC Error Counter 3 (16-bit) */</span><span class="cp"></span>
<span class="cp">#define RSA4	0x5C		</span><span class="cm">/* Receive SA4 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define RDL1	0x5C		</span><span class="cm">/* Receive DL-Bit Reg 1 */</span><span class="cp"></span>
<span class="cp">#define RSA5	0x5D		</span><span class="cm">/* Receive SA5 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define RDL2	0x5D		</span><span class="cm">/* Receive DL-Bit Reg 2 */</span><span class="cp"></span>
<span class="cp">#define RSA6	0x5E		</span><span class="cm">/* Receive SA6 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define RDL3	0x5E		</span><span class="cm">/* Receive DL-Bit Reg 3 */</span><span class="cp"></span>
<span class="cp">#define RSA7	0x5F		</span><span class="cm">/* Receive SA7 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define RSA8	0x60		</span><span class="cm">/* Receive SA8 Bit Reg */</span><span class="cp"></span>
<span class="cp">#define RSA6S	0x61		</span><span class="cm">/* Receive SA6 Bit Status Reg */</span><span class="cp"></span>
<span class="cp">#define TSR0	0x62		</span><span class="cm">/* Manuf. Test Reg 0 */</span><span class="cp"></span>
<span class="cp">#define TSR1	0x63		</span><span class="cm">/* Manuf. Test Reg 1 */</span><span class="cp"></span>
<span class="cp">#define SIS	0x64		</span><span class="cm">/* Signaling Status Reg */</span><span class="cp"></span>
<span class="cp">#define RSIS	0x65		</span><span class="cm">/* Receive Signaling Status Reg */</span><span class="cp"></span>
<span class="cp">#define RBCL	0x66		</span><span class="cm">/* Receive Byte Control */</span><span class="cp"></span>
<span class="cp">#define RBCH	0x67		</span><span class="cm">/* Receive Byte Control */</span><span class="cp"></span>
<span class="cp">#define FISR0	0x68		</span><span class="cm">/* Interrupt Status Reg 0 */</span><span class="cp"></span>
<span class="cp">#define FISR1	0x69		</span><span class="cm">/* Interrupt Status Reg 1 */</span><span class="cp"></span>
<span class="cp">#define FISR2	0x6A		</span><span class="cm">/* Interrupt Status Reg 2 */</span><span class="cp"></span>
<span class="cp">#define FISR3	0x6B		</span><span class="cm">/* Interrupt Status Reg 3 */</span><span class="cp"></span>
<span class="cp">#define GIS	0x6E		</span><span class="cm">/* Global Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define VSTR	0x6F		</span><span class="cm">/* Version Status */</span><span class="cp"></span>
<span class="cp">#define RS(nbr)	(0x70 + (nbr))	</span><span class="cm">/* Rx CAS Reg (0 to 15) */</span><span class="cp"></span>

<span class="cp">#endif	</span><span class="cm">/* _FALC_LH_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
