Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Dec 31 05:42:25 2019
| Host             : Ege-PC running 64-bit major release  (build 9200)
| Command          : report_power -file TopModule_power_routed.rpt -pb TopModule_power_summary_routed.pb -rpx TopModule_power_routed.rpx
| Design           : TopModule
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.297        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.224        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.028 |       13 |       --- |             --- |
| Slice Logic             |     0.043 |    16172 |       --- |             --- |
|   LUT as Logic          |     0.032 |     4215 |     20800 |           20.26 |
|   CARRY4                |     0.006 |     1087 |      8150 |           13.34 |
|   Register              |     0.005 |     8725 |     41600 |           20.97 |
|   LUT as Shift Register |    <0.001 |       12 |      9600 |            0.13 |
|   F7/F8 Muxes           |    <0.001 |        6 |     32600 |            0.02 |
|   Others                |     0.000 |     1804 |       --- |             --- |
| Signals                 |     0.034 |    10170 |       --- |             --- |
| Block RAM               |     0.004 |       29 |        50 |           58.00 |
| MMCM                    |     0.111 |        1 |         5 |           20.00 |
| I/O                     |     0.003 |       37 |       106 |           34.91 |
| Static Power            |     0.074 |          |           |                 |
| Total                   |     0.297 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.120 |       0.109 |      0.011 |
| Vccaux    |       1.800 |     0.074 |       0.062 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+-------------------------------------------------+-----------------+
| Clock                      | Domain                                          | Constraint (ns) |
+----------------------------+-------------------------------------------------+-----------------+
| clk_out1_ClockController   | u_ClockController/inst/clk_out1_ClockController |            40.0 |
| clk_out1_ClockController_1 | u_ClockController/inst/clk_out1_ClockController |            40.0 |
| clk_out2_ClockController   | u_ClockController/inst/clk_out2_ClockController |            40.0 |
| clk_out2_ClockController_1 | u_ClockController/inst/clk_out2_ClockController |            40.0 |
| clk_out3_ClockController   | u_ClockController/inst/clk_out3_ClockController |            10.0 |
| clk_out3_ClockController_1 | u_ClockController/inst/clk_out3_ClockController |            10.0 |
| clkfbout_ClockController   | u_ClockController/inst/clkfbout_ClockController |            10.0 |
| clkfbout_ClockController_1 | u_ClockController/inst/clkfbout_ClockController |            10.0 |
| i_camera_pclk              | i_camera_pclk                                   |            41.7 |
| i_clk                      | i_clk                                           |            10.0 |
| sys_clk_pin                | i_clk                                           |            10.0 |
+----------------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| TopModule              |     0.224 |
|   u_BrightestPoint     |     0.025 |
|     u_divider_x        |     0.013 |
|       U0               |     0.013 |
|     u_divider_y        |     0.012 |
|       U0               |     0.012 |
|   u_ClockController    |     0.112 |
|     inst               |     0.112 |
|   u_frameBuffer        |     0.002 |
|     U0                 |     0.002 |
|       inst_blk_mem_gen |     0.002 |
|   u_initial_frame      |     0.002 |
|     U0                 |     0.002 |
|       inst_blk_mem_gen |     0.002 |
|   u_locationMapper_x   |     0.038 |
|     u_divider          |     0.031 |
|       U0               |     0.031 |
|     u_multiplier       |     0.007 |
|       U0               |     0.007 |
|   u_locationMapper_y   |     0.038 |
|     u_divider          |     0.032 |
|       U0               |     0.032 |
|     u_multiplier       |     0.006 |
|       U0               |     0.006 |
+------------------------+-----------+


