

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc51_Pipeline_l_bias_scale_j'
================================================================
* Date:           Fri Sep 15 02:05:47 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.147 us|  0.147 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_scale_j  |       42|       42|        13|          2|          2|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1032|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2288|    44336|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      607|    -|
|Register             |        -|     -|     3294|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    48|     5582|    46007|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U23886  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23887  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23888  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23889  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23890  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23891  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23892  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23893  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23894  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23895  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23896  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23897  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23898  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23899  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23900  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23901  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |mux_5129_32_1_1_U23918                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23919                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23920                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23921                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23922                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23923                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23924                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23925                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23926                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23927                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23928                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23929                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23930                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23931                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23932                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U23933                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |sitofp_32s_32_5_no_dsp_1_U23902       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23903       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23904       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23905       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23906       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23907       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23908       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23909       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23910       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23911       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23912       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23913       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23914       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23915       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23916       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U23917       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                 |                               |        0|  48| 2288| 44336|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf12_V_U  |l_bias_scale_j_proc51_Pipeline_l_bias_scale_j_buf12_V_ROM_AUTO_1R  |        1|  0|   0|    0|   768|   12|     1|         9216|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                   |        1|  0|   0|    0|   768|   12|     1|         9216|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln276_fu_1448_p2              |         +|   0|  0|  12|           5|           1|
    |outp0_dp_V_10_fu_1756_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_11_fu_1782_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_12_fu_1808_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_13_fu_1834_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_14_fu_1860_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_15_fu_1886_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_1_fu_1522_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_2_fu_1548_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_3_fu_1574_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_4_fu_1600_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_5_fu_1626_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_6_fu_1652_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_7_fu_1678_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_8_fu_1704_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_9_fu_1730_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_fu_1502_p2             |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_10_fu_2000_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_11_fu_2009_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_12_fu_2018_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_13_fu_2027_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_14_fu_2036_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_15_fu_2045_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_1_fu_1919_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_2_fu_1928_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_3_fu_1937_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_4_fu_1946_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_5_fu_1955_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_6_fu_1964_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_7_fu_1973_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_8_fu_1982_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_9_fu_1991_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_fu_1910_p2             |         +|   0|  0|  31|          24|          24|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln276_fu_1442_p2             |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |empty_3522_fu_1478_p2             |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1032|         792|         781|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2              |   9|          2|    5|         10|
    |block_C_drainer3_blk_n            |   9|          2|    1|          2|
    |buf12_V_address0                  |  14|          3|   10|         30|
    |grp_fu_1258_p0                    |  14|          3|   32|         96|
    |grp_fu_1262_p0                    |  14|          3|   32|         96|
    |grp_fu_1266_p0                    |  14|          3|   32|         96|
    |grp_fu_1270_p0                    |  14|          3|   32|         96|
    |grp_fu_1274_p0                    |  14|          3|   32|         96|
    |grp_fu_1278_p0                    |  14|          3|   32|         96|
    |grp_fu_1282_p0                    |  14|          3|   32|         96|
    |grp_fu_1286_p0                    |  14|          3|   32|         96|
    |grp_fu_1290_p0                    |  14|          3|   32|         96|
    |grp_fu_1294_p0                    |  14|          3|   32|         96|
    |grp_fu_1298_p0                    |  14|          3|   32|         96|
    |grp_fu_1302_p0                    |  14|          3|   32|         96|
    |grp_fu_1306_p0                    |  14|          3|   32|         96|
    |grp_fu_1310_p0                    |  14|          3|   32|         96|
    |grp_fu_1314_p0                    |  14|          3|   32|         96|
    |grp_fu_1318_p0                    |  14|          3|   32|         96|
    |grp_fu_1322_p0                    |  14|          3|   32|         96|
    |grp_fu_1325_p0                    |  14|          3|   32|         96|
    |grp_fu_1328_p0                    |  14|          3|   32|         96|
    |grp_fu_1331_p0                    |  14|          3|   32|         96|
    |grp_fu_1334_p0                    |  14|          3|   32|         96|
    |grp_fu_1337_p0                    |  14|          3|   32|         96|
    |grp_fu_1340_p0                    |  14|          3|   32|         96|
    |grp_fu_1343_p0                    |  14|          3|   32|         96|
    |grp_fu_1346_p0                    |  14|          3|   32|         96|
    |grp_fu_1349_p0                    |  14|          3|   32|         96|
    |grp_fu_1352_p0                    |  14|          3|   32|         96|
    |grp_fu_1355_p0                    |  14|          3|   32|         96|
    |grp_fu_1358_p0                    |  14|          3|   32|         96|
    |grp_fu_1361_p0                    |  14|          3|   32|         96|
    |grp_fu_1364_p0                    |  14|          3|   32|         96|
    |grp_fu_1367_p0                    |  14|          3|   32|         96|
    |j_fu_1208                         |   9|          2|    5|         10|
    |outp_ds2_blk_n                    |   9|          2|    1|          2|
    |outp_ds2_din                      |  14|          3|  512|       1536|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 607|        131| 1568|       4683|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |conv_i10_10_i_i_i_reg_19326       |  32|   0|   32|          0|
    |conv_i10_11_i_i_i_reg_19336       |  32|   0|   32|          0|
    |conv_i10_12_i_i_i_reg_19346       |  32|   0|   32|          0|
    |conv_i10_13_i_i_i_reg_19356       |  32|   0|   32|          0|
    |conv_i10_14_i_i_i_reg_19366       |  32|   0|   32|          0|
    |conv_i10_15_i_i_i_reg_19376       |  32|   0|   32|          0|
    |conv_i10_1_i_i_i_reg_19236        |  32|   0|   32|          0|
    |conv_i10_2_i_i_i_reg_19246        |  32|   0|   32|          0|
    |conv_i10_3_i_i_i_reg_19256        |  32|   0|   32|          0|
    |conv_i10_4_i_i_i_reg_19266        |  32|   0|   32|          0|
    |conv_i10_5_i_i_i_reg_19276        |  32|   0|   32|          0|
    |conv_i10_6_i_i_i_reg_19286        |  32|   0|   32|          0|
    |conv_i10_7_i_i_i_reg_19296        |  32|   0|   32|          0|
    |conv_i10_8_i_i_i_reg_19306        |  32|   0|   32|          0|
    |conv_i10_9_i_i_i_reg_19316        |  32|   0|   32|          0|
    |conv_i10_i_i_i_reg_19226          |  32|   0|   32|          0|
    |conv_i_10_i_i_i_reg_19436         |  32|   0|   32|          0|
    |conv_i_11_i_i_i_reg_19441         |  32|   0|   32|          0|
    |conv_i_12_i_i_i_reg_19446         |  32|   0|   32|          0|
    |conv_i_13_i_i_i_reg_19451         |  32|   0|   32|          0|
    |conv_i_14_i_i_i_reg_19456         |  32|   0|   32|          0|
    |conv_i_15_i_i_i_reg_19461         |  32|   0|   32|          0|
    |conv_i_1_i_i_i_reg_19391          |  32|   0|   32|          0|
    |conv_i_2_i_i_i_reg_19396          |  32|   0|   32|          0|
    |conv_i_3_i_i_i_reg_19401          |  32|   0|   32|          0|
    |conv_i_4_i_i_i_reg_19406          |  32|   0|   32|          0|
    |conv_i_5_i_i_i_reg_19411          |  32|   0|   32|          0|
    |conv_i_6_i_i_i_reg_19416          |  32|   0|   32|          0|
    |conv_i_7_i_i_i_reg_19421          |  32|   0|   32|          0|
    |conv_i_8_i_i_i_reg_19426          |  32|   0|   32|          0|
    |conv_i_9_i_i_i_reg_19431          |  32|   0|   32|          0|
    |conv_i_i_i_i_reg_19386            |  32|   0|   32|          0|
    |i_op_assign_10_reg_19341          |  32|   0|   32|          0|
    |i_op_assign_11_reg_19351          |  32|   0|   32|          0|
    |i_op_assign_12_reg_19361          |  32|   0|   32|          0|
    |i_op_assign_13_reg_19371          |  32|   0|   32|          0|
    |i_op_assign_14_reg_19381          |  32|   0|   32|          0|
    |i_op_assign_1_reg_19241           |  32|   0|   32|          0|
    |i_op_assign_2_reg_19251           |  32|   0|   32|          0|
    |i_op_assign_3_reg_19261           |  32|   0|   32|          0|
    |i_op_assign_4_reg_19271           |  32|   0|   32|          0|
    |i_op_assign_5_reg_19281           |  32|   0|   32|          0|
    |i_op_assign_6_reg_19291           |  32|   0|   32|          0|
    |i_op_assign_7_reg_19301           |  32|   0|   32|          0|
    |i_op_assign_8_reg_19311           |  32|   0|   32|          0|
    |i_op_assign_9_reg_19321           |  32|   0|   32|          0|
    |i_op_assign_reg_19231             |  32|   0|   32|          0|
    |i_op_assign_s_reg_19331           |  32|   0|   32|          0|
    |icmp_ln276_reg_18807              |   1|   0|    1|          0|
    |j_fu_1208                         |   5|   0|    5|          0|
    |outp0_dp_V_10_reg_18926           |  24|   0|   24|          0|
    |outp0_dp_V_11_reg_18936           |  24|   0|   24|          0|
    |outp0_dp_V_12_reg_18946           |  24|   0|   24|          0|
    |outp0_dp_V_13_reg_18956           |  24|   0|   24|          0|
    |outp0_dp_V_14_reg_18966           |  24|   0|   24|          0|
    |outp0_dp_V_15_reg_18976           |  24|   0|   24|          0|
    |outp0_dp_V_1_reg_18836            |  24|   0|   24|          0|
    |outp0_dp_V_2_reg_18846            |  24|   0|   24|          0|
    |outp0_dp_V_3_reg_18856            |  24|   0|   24|          0|
    |outp0_dp_V_4_reg_18866            |  24|   0|   24|          0|
    |outp0_dp_V_5_reg_18876            |  24|   0|   24|          0|
    |outp0_dp_V_6_reg_18886            |  24|   0|   24|          0|
    |outp0_dp_V_7_reg_18896            |  24|   0|   24|          0|
    |outp0_dp_V_8_reg_18906            |  24|   0|   24|          0|
    |outp0_dp_V_9_reg_18916            |  24|   0|   24|          0|
    |outp0_dp_V_reg_18821              |  24|   0|   24|          0|
    |outp1_dp_V_10_reg_19091           |  24|   0|   24|          0|
    |outp1_dp_V_11_reg_19101           |  24|   0|   24|          0|
    |outp1_dp_V_12_reg_19111           |  24|   0|   24|          0|
    |outp1_dp_V_13_reg_19121           |  24|   0|   24|          0|
    |outp1_dp_V_14_reg_19131           |  24|   0|   24|          0|
    |outp1_dp_V_15_reg_19141           |  24|   0|   24|          0|
    |outp1_dp_V_1_reg_19001            |  24|   0|   24|          0|
    |outp1_dp_V_2_reg_19011            |  24|   0|   24|          0|
    |outp1_dp_V_3_reg_19021            |  24|   0|   24|          0|
    |outp1_dp_V_4_reg_19031            |  24|   0|   24|          0|
    |outp1_dp_V_5_reg_19041            |  24|   0|   24|          0|
    |outp1_dp_V_6_reg_19051            |  24|   0|   24|          0|
    |outp1_dp_V_7_reg_19061            |  24|   0|   24|          0|
    |outp1_dp_V_8_reg_19071            |  24|   0|   24|          0|
    |outp1_dp_V_9_reg_19081            |  24|   0|   24|          0|
    |outp1_dp_V_reg_18991              |  24|   0|   24|          0|
    |reg_1370                          |  32|   0|   32|          0|
    |reg_1374                          |  32|   0|   32|          0|
    |reg_1378                          |  32|   0|   32|          0|
    |reg_1382                          |  32|   0|   32|          0|
    |reg_1386                          |  32|   0|   32|          0|
    |reg_1390                          |  32|   0|   32|          0|
    |reg_1394                          |  32|   0|   32|          0|
    |reg_1398                          |  32|   0|   32|          0|
    |reg_1402                          |  32|   0|   32|          0|
    |reg_1406                          |  32|   0|   32|          0|
    |reg_1410                          |  32|   0|   32|          0|
    |reg_1414                          |  32|   0|   32|          0|
    |reg_1418                          |  32|   0|   32|          0|
    |reg_1422                          |  32|   0|   32|          0|
    |reg_1426                          |  32|   0|   32|          0|
    |reg_1430                          |  32|   0|   32|          0|
    |tmp_381_i_i_reg_18841             |  24|   0|   24|          0|
    |tmp_383_i_i_reg_18851             |  24|   0|   24|          0|
    |tmp_385_i_i_reg_18861             |  24|   0|   24|          0|
    |tmp_387_i_i_reg_18871             |  24|   0|   24|          0|
    |tmp_389_i_i_reg_18881             |  24|   0|   24|          0|
    |tmp_391_i_i_reg_18891             |  24|   0|   24|          0|
    |tmp_393_i_i_reg_18901             |  24|   0|   24|          0|
    |tmp_395_i_i_reg_18911             |  24|   0|   24|          0|
    |tmp_397_i_i_reg_18921             |  24|   0|   24|          0|
    |tmp_399_i_i_reg_18931             |  24|   0|   24|          0|
    |tmp_401_i_i_reg_18941             |  24|   0|   24|          0|
    |tmp_403_i_i_reg_18951             |  24|   0|   24|          0|
    |tmp_405_i_i_reg_18961             |  24|   0|   24|          0|
    |tmp_407_i_i_reg_18971             |  24|   0|   24|          0|
    |tmp_409_i_i_reg_18981             |  24|   0|   24|          0|
    |tmp_reg_18811                     |   9|   0|   10|          1|
    |trunc_ln674_reg_18831             |  24|   0|   24|          0|
    |icmp_ln276_reg_18807              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3294|  32| 3232|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc51_Pipeline_l_bias_scale_j|  return value|
|block_C_drainer3_dout            |   in|  768|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_num_data_valid  |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_fifo_cap        |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_empty_n         |   in|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_read            |  out|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|outp_ds2_din                     |  out|  512|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_num_data_valid          |   in|    3|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_fifo_cap                |   in|    3|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_full_n                  |   in|    1|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_write                   |  out|    1|     ap_fifo|                                       outp_ds2|       pointer|
|jj_load                          |   in|    5|     ap_none|                                        jj_load|        scalar|
|pack_seq_offset_load             |   in|    9|     ap_none|                           pack_seq_offset_load|        scalar|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

