<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Pin: REG (specific to the IA-32 and Intel(R) 64 architectures)</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.6 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="classes.html"><span>Classes</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
  </ul></div>
<h1>REG (specific to the IA-32 and Intel(R) 64 architectures)<br>
<small>
[<a class="el" href="group__REG__BASIC__API.html">REG: Register Object</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gf5821283046b7bba86ee0a8513a99a03">_REGSBIT</a>(regSubClass)&nbsp;&nbsp;&nbsp;(REG_SUBCLASS_BITS(1) &lt;&lt; (regSubClass))</td></tr>

<tr><td colspan="2"><br><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef UINT64&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">LEVEL_BASE::REG_CLASS_BITS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef REGISTER_SET&lt; <a class="el" href="group__REG__CPU__IA32.html#g6c6c1210c2ab70c3493cb3c5e678df77">REG_FirstInRegset</a>,<br>
 <a class="el" href="group__REG__CPU__IA32.html#g35bb2c27e97cea61c04d806824672c05">REG_LastInRegset</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">LEVEL_CORE::REGSET</a></td></tr>

<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">LEVEL_BASE::REG</a> { <br>
&nbsp;&nbsp;<b>REG_INVALID_</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_GR_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_EDI</b> =  REG_GR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_GDI</b> =  REG_EDI, 
<br>
&nbsp;&nbsp;<b>REG_ESI</b>, 
<br>
&nbsp;&nbsp;<b>REG_GSI</b> =  REG_ESI, 
<br>
&nbsp;&nbsp;<b>REG_EBP</b>, 
<br>
&nbsp;&nbsp;<b>REG_GBP</b> =  REG_EBP, 
<br>
&nbsp;&nbsp;<b>REG_ESP</b>, 
<br>
&nbsp;&nbsp;<b>REG_STACK_PTR</b> =  REG_ESP, 
<br>
&nbsp;&nbsp;<b>REG_EBX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GBX</b> =  REG_EBX, 
<br>
&nbsp;&nbsp;<b>REG_EDX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GDX</b> =  REG_EDX, 
<br>
&nbsp;&nbsp;<b>REG_ECX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GCX</b> =  REG_ECX, 
<br>
&nbsp;&nbsp;<b>REG_EAX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GAX</b> =  REG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_GR_LAST</b> =  REG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_SEG_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_CS</b> =  REG_SEG_BASE, 
<br>
&nbsp;&nbsp;<b>REG_SEG_SS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_DS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_ES</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_FS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_GS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_LAST</b> =  REG_SEG_GS, 
<br>
&nbsp;&nbsp;<b>REG_EFLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_GFLAGS</b> = REG_EFLAGS, 
<br>
&nbsp;&nbsp;<b>REG_EIP</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_PTR</b> =  REG_EIP, 
<br>
&nbsp;&nbsp;<b>REG_AL</b>, 
<br>
&nbsp;&nbsp;<b>REG_AH</b>, 
<br>
&nbsp;&nbsp;<b>REG_AX</b>, 
<br>
&nbsp;&nbsp;<b>REG_CL</b>, 
<br>
&nbsp;&nbsp;<b>REG_CH</b>, 
<br>
&nbsp;&nbsp;<b>REG_CX</b>, 
<br>
&nbsp;&nbsp;<b>REG_DL</b>, 
<br>
&nbsp;&nbsp;<b>REG_DH</b>, 
<br>
&nbsp;&nbsp;<b>REG_DX</b>, 
<br>
&nbsp;&nbsp;<b>REG_BL</b>, 
<br>
&nbsp;&nbsp;<b>REG_BH</b>, 
<br>
&nbsp;&nbsp;<b>REG_BX</b>, 
<br>
&nbsp;&nbsp;<b>REG_BP</b>, 
<br>
&nbsp;&nbsp;<b>REG_SI</b>, 
<br>
&nbsp;&nbsp;<b>REG_DI</b>, 
<br>
&nbsp;&nbsp;<b>REG_SP</b>, 
<br>
&nbsp;&nbsp;<b>REG_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_IP</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM0</b> =  REG_MM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_MM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM_LAST</b> =  REG_MM7, 
<br>
&nbsp;&nbsp;<b>REG_EMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM0</b> =  REG_EMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_EMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM_LAST</b> =  REG_EMM7, 
<br>
&nbsp;&nbsp;<b>REG_X87</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FIRST_FP_REG</b> =  REG_XMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_XMM0</b> =  REG_XMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_XMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM_LAST</b> =  REG_XMM7, 
<br>
&nbsp;&nbsp;<b>REG_YMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM0</b> =  REG_YMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_YMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM_LAST</b> =  REG_YMM7, 
<br>
&nbsp;&nbsp;<b>REG_ZMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_ZMM_LAST</b> =  REG_ZMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_K_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_K_LAST</b> =  REG_K_BASE, 
<br>
&nbsp;&nbsp;<b>REG_MXCSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_MXCSRMASK</b>, 
<br>
&nbsp;&nbsp;<b>REG_ORIG_EAX</b>, 
<br>
&nbsp;&nbsp;<b>REG_ORIG_GAX</b> =  REG_ORIG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_DR_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR0</b> =  REG_DR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_DR1</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR2</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR3</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR4</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR5</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR6</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR7</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR_LAST</b> =  REG_DR7, 
<br>
&nbsp;&nbsp;<b>REG_CR_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR0</b> =  REG_CR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_CR1</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR2</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR3</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR4</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR_LAST</b> =  REG_CR4, 
<br>
&nbsp;&nbsp;<b>REG_TSSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_LDTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR</b> =  REG_TR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_TR3</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR4</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR5</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR6</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR7</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR_LAST</b> =  REG_TR7, 
<br>
&nbsp;&nbsp;<b>REG_FPST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPSTATUS_BASE</b> =  REG_FPST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_FPCW</b> =  REG_FPSTATUS_BASE, 
<br>
&nbsp;&nbsp;<b>REG_FPSW</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6411ac4a83a9a538d9e03d70f486b6c8bdf">LEVEL_BASE::REG_FPTAG</a>, 
<br>
&nbsp;&nbsp;<b>REG_FPIP_OFF</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPIP_SEL</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPOPCODE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPDP_OFF</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPDP_SEL</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPSTATUS_LAST</b> =  REG_FPDP_SEL, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641febeb10711f41ae4b22413a11ad48aac">LEVEL_BASE::REG_FPTAG_FULL</a>, 
<br>
&nbsp;&nbsp;<b>REG_ST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST0</b> =  REG_ST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_ST1</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST2</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST3</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST4</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST5</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST6</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST7</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST_LAST</b> =  REG_ST7, 
<br>
&nbsp;&nbsp;<b>REG_FPST_LAST</b> =  REG_ST_LAST, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6418100e22c2df07ae0bad29cd53f1e4795">LEVEL_BASE::REG_SEG_GS_BASE</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6416702dddc7a08f8be29632868160fa2e3">LEVEL_BASE::REG_SEG_FS_BASE</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_BASE</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6419d97b1817fa8b56787348b9bdf403328">LEVEL_BASE::REG_INST_SCRATCH_BASE</a> =  REG_INST_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641d9354825e5010ac4993d0c72d7451c8e">LEVEL_BASE::REG_INST_G0</a> =  REG_INST_SCRATCH_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641c39edb3e80c7868413ad822e32ca48e6">LEVEL_BASE::REG_INST_G1</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e64196af95aeba6e053d3d85efe861608235">LEVEL_BASE::REG_INST_G2</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641ee7bd9d2f577ad25ea13aef172fbae79">LEVEL_BASE::REG_INST_G3</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6412466d1b3630f1bdbbbcee8e4688d745c">LEVEL_BASE::REG_INST_G4</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641c1189448bb4d9e9c24b49f67a7ae7ff0">LEVEL_BASE::REG_INST_G5</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6417a9880b7c58cd317211b0b81ffa4cb0f">LEVEL_BASE::REG_INST_G6</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641c736bd7c5ead242efc6d2e583424a905">LEVEL_BASE::REG_INST_G7</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6416eb2a3da72b217ce71ff1a07dbd08f81">LEVEL_BASE::REG_INST_G8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6416d589b69c800608d9297ef46e6487811">LEVEL_BASE::REG_INST_G9</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641f8a5f279ca3f61b455f7dd5d37c597f8">LEVEL_BASE::REG_INST_G10</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6413f1b087d8ca5fcdbaf17448933bbd402">LEVEL_BASE::REG_INST_G11</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641e56556ad56d8f740bc463dfad62337d2">LEVEL_BASE::REG_INST_G12</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641c0fff50b4126ba15443cbbc6642d3f64">LEVEL_BASE::REG_INST_G13</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6413eb93392a316aff6dc82a8eb26e720fb">LEVEL_BASE::REG_INST_G14</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e6410e1f4e96cbd106bb96de0eaddd8c9628">LEVEL_BASE::REG_INST_G15</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641a619131ad4e320782d496a256107e8c1">LEVEL_BASE::REG_INST_G16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641042c8ceb886bd1de33654b9b6e1d1d93">LEVEL_BASE::REG_INST_G17</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e64124b05db9dcbe68da56fcf18534e0ea3d">LEVEL_BASE::REG_INST_G18</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IA32.html#gg3b77029a2a445f70f0206dbad1e4e641d675d1010883ed207a1ebadcd0a615a2">LEVEL_BASE::REG_INST_G19</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_FIRST</b> =  REG_INST_G0, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_LAST</b> =  REG_INST_G19, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE0</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE1</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE2</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE3</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE4</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE5</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE6</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE7</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE8</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE9</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE_LAST</b> =  REG_BUF_BASE9, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END0</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END1</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END2</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END3</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END4</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END5</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END6</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END7</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END8</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END9</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_ENDLAST</b> =  REG_BUF_END9, 
<br>
&nbsp;&nbsp;<b>REG_BUF_LAST</b> =  REG_BUF_ENDLAST, 
<br>
&nbsp;&nbsp;<b>REG_INST_SCRATCH_LAST</b> =  REG_BUF_ENDLAST, 
<br>
&nbsp;&nbsp;<b>REG_LAST</b>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gd310f6a62dbcb3ebedf328acbea2214c">LEVEL_BASE::REGNAME</a> { <b>REGNAME_LAST</b>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gceee9b2795b2f67fd256086924b58870">LEVEL_BASE::REGWIDTH</a> { <br>
&nbsp;&nbsp;<b>REGWIDTH_8</b> = 0, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_16</b> = 1, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_32</b> = 2, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_64</b> = 3, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_80</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_128</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_256</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_512</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_FPSTATE</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_INVALID</b>, 
<br>
&nbsp;&nbsp;<b>REGWIDTH_NATIVE</b> = REGWIDTH_64
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g4c64483304321336455a869ff71973d7">LEVEL_BASE::REG_CLASS</a> { <br>
&nbsp;&nbsp;<b>REG_CLASS_NONE</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PSEUDO</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GRU8</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GRL8</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GRH16</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_GRH32</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_SEG</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_MM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_EMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_XMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_YMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_ZMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_K</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_FPST</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_FPST_EXT</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_ST</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_CR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_DR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_TR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_FLAGS16</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_FLAGS32</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_STATUS_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_DFLAG</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_X87</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_MXCSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_MXCSRMASK</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_IP</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_IP16</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_IP32</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_ARCH</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GRU8</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GRL8</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GRH16</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_GRH32</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_XMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_YMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_ZMM</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_K</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_X87</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_MXCSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_STATUS_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_CLASS_PIN_DFLAG</b>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gcb6d1ceb876765ce92365cf82b1d5570">LEVEL_BASE::REG_SUBCLASS</a> { <br>
&nbsp;&nbsp;<b>REG_SUBCLASS_NONE</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_REX</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_FULL_STACKPTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_FULL_STACKPTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_TMP</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_INST_GR</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_INST_GR_H32</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_INST_BUF</b>, 
<br>
&nbsp;&nbsp;<b>REG_SUBCLASS_PIN_INST_COND</b>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gcbcd51158c7cac507781c6f91b6f3e98">LEVEL_BASE::REG_ALLOC_TYPE</a> { <br>
&nbsp;&nbsp;<b>REG_ALLOC_NONE</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_PART</b>, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_ANY_GR</b>, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_IDENT</b>, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_CR</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_DR</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_TR</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_ST</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_MM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_EMM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_XMM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_YMM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_ZMM</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_K</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_SEG</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_STACK_PTR</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_X87</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_FLAGS</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_STATUS_FLAGS</b> =  REG_ALLOC_IDENT, 
<br>
&nbsp;&nbsp;<b>REG_ALLOC_DFLAG</b> =  REG_ALLOC_IDENT
<br>
 }</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g826d59a81bdaf643e1d42993616f3951"></a><!-- doxytag: member="REG_CPU_IA32::InitRegTables" ref="g826d59a81bdaf643e1d42993616f3951" args="()" -->
VOID&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::InitRegTables</b> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g2b832fe49c1c200f5c5e754ab5a34886">LEVEL_BASE::REG_is_fr_for_get_context</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge2cff46ea9715074f23996d1151e918a">LEVEL_BASE::REG_is_fr_or_x87</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g9cbc6eb5258fcc1fcee307cdfaac9f44">LEVEL_BASE::REG_is_mxcsr</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g9922e72637a0d4c4ec341c776332a4fc">LEVEL_BASE::REG_is_any_mxcsr</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g1fe16f59d7cc1dcf4af4188260ff18ba">LEVEL_BASE::REG_is_any_x87</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g49946aeb91a5feeecfed3da44fe4bd33">LEVEL_BASE::REG_is_mm</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gd7f8adfc48d612467160d2f1681953f5">LEVEL_BASE::REG_is_xmm</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gfb76566d945cf0f31c7488d4a70741cc">LEVEL_BASE::REG_is_ymm</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g572d7f7f80894c1ff2bdcd98d8724611">LEVEL_BASE::REG_is_zmm</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g07a8c97b2bd54eaf49a99f2886f4a3c2">LEVEL_BASE::REG_is_xmm_ymm_zmm</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge456994dc4d69494a79dacfd8c246476">LEVEL_BASE::REG_is_k_mask</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb4723f1482461b942f6634777597b117">LEVEL_BASE::REG_corresponding_ymm_reg</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gd96fee69a3eb37dbcd27c18621615900">LEVEL_BASE::REG_is_st</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g68f2acc17030555609c00d0b89928722">LEVEL_BASE::REG_is_pin_xmm</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb890e628df744dbe72df8628bf7e82a8">LEVEL_BASE::REG_is_pin_ymm</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g08e2bceed0bb6326032971d769e9426f">LEVEL_BASE::REG_is_pin_zmm</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g38d3081d77565289fc4be03e8f89b060">LEVEL_BASE::REG_is_pin_k_mask</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gbd9a75b1cb234f155eba9f83a3194004">LEVEL_BASE::REG_is_seg_base</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g6abd1ca3f41f6818dc9368c385eced3a">LEVEL_BASE::REG_is_gr_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g91079ec0be24f40b188cb1d1bc482949">LEVEL_BASE::REG_AppFlags</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g2184ba913fb38969423891d402848de2">LEVEL_BASE::REG_is_flags</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gfcebe910b59a53e2ce88c3cb7cb81c55">LEVEL_BASE::REG_is_pin_flags</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g89333a722c298adf4478d21a4132d4dc">LEVEL_BASE::REG_is_status_flags</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g5df9c887f94b93a690437500e1c97586">LEVEL_BASE::REG_is_pin_status_flags</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gaf9ec2ce8772e2e7cfa35fa908cf072b">LEVEL_BASE::REG_is_df_flag</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g41d4db14f0316fe214679f21e43927f9">LEVEL_BASE::REG_is_pin_df_flag</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g810de3288722ed148f4cf07b9c3c66c2">LEVEL_BASE::REG_is_flags_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g5f98fa50e5083dcfbc7a8c7e55324716">LEVEL_BASE::REG_is_flags_any_size_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g3db09ec525411e205f27ef68d6f40668">LEVEL_BASE::REG_is_status_flags_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g187e32a12ee59ec98778c03cf8a358e0">LEVEL_BASE::REG_is_app_status_flags_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g22c183bfc879bfa6b35ebae3aec04568">LEVEL_BASE::REG_is_df_flag_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gdd5b56949ed5ab6a3d7c8304de641bdc">LEVEL_BASE::REG_is_app_df_flag_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0ce2c1040986238037292d3a409aec09">LEVEL_BASE::REG_is_any_flags_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gc462b6eb19ce58ed39923bef0175e887">LEVEL_BASE::REG_is_any_pin_flags</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g3784769a36c8198f22f6b784fbe94270">LEVEL_BASE::REG_is_any_app_flags</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#geb21e760f832c3a4b90d19448683a1cd">LEVEL_BASE::REG_get_status_flags_reg_of_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g6c25496f2c6c5944677d8c4913da44b8">LEVEL_BASE::REG_get_df_flag_reg_of_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g741d9bddb394d0ab41a94eae1f8421e0">LEVEL_BASE::REG_get_full_flags_reg_of_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gf9f489b087322a1f3b8d1ecc4d7b9f4a">LEVEL_BASE::REG_is_stackptr_type</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0e9b8a8c0b93707c1f4cf3f77cebd0f0">LEVEL_BASE::REG_is_representative_reg</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g5934cb7498caa40afde0b7e32765311d">LEVEL_BASE::REG_is_x87_reg</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gdffbdc05738251b2faf9d4fcba00167b">LEVEL_BASE::REG_is_pin_inst</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gac26d5fbdd8d015d8fb90021257e9822">LEVEL_BASE::REG_is_buffer</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g084f0f36d11bc7f1d66ff0b4f2730a96">LEVEL_BASE::REG_is_inst_scratch</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">ADDRINT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gffa82a2899bd102f28d2eb0654826d6e">LEVEL_BASE::REG_regSubClassBitMapTable</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">ADDRINT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g2717152f7aa60e66ac7b1357a3448ed5">LEVEL_BASE::REG_regDefTable</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0e4f12841e6e4ae09f915452ac7f8f0a">LEVEL_BASE::REG_is_pin_tmp</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">UINT32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0e2e9124a228ab6600523330d9cb3ca9">LEVEL_BASE::REG_Size</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g70329014ffe3396dfef540d19be9a0fa">LEVEL_BASE::REG_IdentityCopy</a> (const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb047463b13f25d71bc91c9adeb91055a">LEVEL_BASE::REG_is_Half16</a> (const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__REG__CPU__IA32.html#gceee9b2795b2f67fd256086924b58870">REGWIDTH</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gaac944cd2b6508488165d3f2dcfa4e6b">LEVEL_BASE::REG_Width</a> (<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gca1fe9e6e02a226bf62aaa31ab0d424e">LEVEL_BASE::REG_is_Half32</a> (const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga3c3fdc85175072900f3c5fb6394a19c">LEVEL_BASE::REG_is_Lower8</a> (const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g9521c94d0cf897b5431eed2a1a49aca2">LEVEL_BASE::REG_is_Upper8</a> (const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gd1b9ea9a8cef7902a398bbaf72e9b343">LEVEL_BASE::REG_is_Any8</a> (const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g74cb2f4dbf92a18b7fb9e0441b4a44d3">LEVEL_BASE::REG_is_partialreg</a> (const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g90f708af67762df61cbe13ed94abb384">LEVEL_CORE::REGSET_Contains</a> (const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset, <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g3522562866f2b164917045fb9ee9fe22">LEVEL_CORE::REGSET_Insert</a> (<a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset, <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge769f66daf03ca0f12d02e3ed4ff4606">LEVEL_CORE::REGSET_Remove</a> (<a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset, <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gdaff24e98cefd7914155d53ec148a8be">LEVEL_CORE::REGSET_Clear</a> (<a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7dbe82a3644286c9054e24ca0dec2f52">LEVEL_CORE::REGSET_AddAll</a> (<a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g669c3acb40195c27194ce618bea516f3">LEVEL_CORE::REGSET_PopNext</a> (<a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">UINT32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gf4ac8c03c93c9f3ea7d138e8c5ebe887">LEVEL_CORE::REGSET_PopCount</a> (const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g601f5c6679066094a78e83ba19866382">LEVEL_CORE::REGSET_PopCountIsZero</a> (const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g5408de1fb80d5199c704b3d7187874b2">LEVEL_CORE::REGSET_StringShort</a> (const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gb0d6c86fb37027b838ad7d71a4bc0ec9">LEVEL_CORE::REGSET_StringList</a> (const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;regset)</td></tr>

<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">const REGDEF_ENTRY&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g76f5a683a0d448a097824a5b6472cb2c">LEVEL_BASE::_regDefTable</a> []</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g33b1cae396184f7cddf569d52bb3356d"></a><!-- doxytag: member="REG_CPU_IA32::_regClassBitMapTable" ref="g33b1cae396184f7cddf569d52bb3356d" args="[REG_LAST]" -->
UINT64&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regClassBitMapTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gfc4500bb938cbeacdb40d91ba71d242f"></a><!-- doxytag: member="REG_CPU_IA32::_regSubClassBitMapTable" ref="gfc4500bb938cbeacdb40d91ba71d242f" args="[REG_LAST]" -->
UINT64&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regSubClassBitMapTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gbb2178eb1e6db25d6cb1cb52ea6bd44d"></a><!-- doxytag: member="REG_CPU_IA32::_regSpillSizeTable" ref="gbb2178eb1e6db25d6cb1cb52ea6bd44d" args="[REG_LAST]" -->
UINT32&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regSpillSizeTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g1004fca7bd7b034e70d1dd615ef2b67d"></a><!-- doxytag: member="REG_CPU_IA32::_regWidthTable" ref="g1004fca7bd7b034e70d1dd615ef2b67d" args="[REG_LAST]" -->
<a class="el" href="group__REG__CPU__IA32.html#gceee9b2795b2f67fd256086924b58870">REGWIDTH</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regWidthTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g616842562f4ac4610c844c31ff424938"></a><!-- doxytag: member="REG_CPU_IA32::_regAllocTypeTable" ref="g616842562f4ac4610c844c31ff424938" args="[REG_LAST]" -->
<a class="el" href="group__REG__CPU__IA32.html#gcbcd51158c7cac507781c6f91b6f3e98">REG_ALLOC_TYPE</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regAllocTypeTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gbe756952458558ed86f398adca4533d8"></a><!-- doxytag: member="REG_CPU_IA32::_regFullNameTable" ref="gbe756952458558ed86f398adca4533d8" args="[REG_LAST]" -->
<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regFullNameTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ged654b3fd3f4b3c83bf2acfda722b98a"></a><!-- doxytag: member="REG_CPU_IA32::_regMachineNameTable" ref="ged654b3fd3f4b3c83bf2acfda722b98a" args="[REG_LAST]" -->
<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regMachineNameTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g5de1dcdadd8ae89794d228c137aea880"></a><!-- doxytag: member="REG_CPU_IA32::_regPinNameTable" ref="g5de1dcdadd8ae89794d228c137aea880" args="[REG_LAST]" -->
<a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regPinNameTable</b> [REG_LAST]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">INT32&nbsp;</td><td class="memItemRight" valign="bottom"><b>LEVEL_BASE::_regWidthToBitWidth</b> []</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g82d1e4bfb9a5f4fc71f26ad8f38fc980">LEVEL_BASE::REGCBIT_APP_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g45b35269b427f38c64d83b8de277c305">LEVEL_BASE::REGCBIT_PIN_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g69ea0c5b4b2d573297be7f76afff0cea">LEVEL_BASE::REGCBIT_ALL_REGS</a> = <a class="el" href="group__REG__CPU__IA32.html#g82d1e4bfb9a5f4fc71f26ad8f38fc980">REGCBIT_APP_ALL</a> | <a class="el" href="group__REG__CPU__IA32.html#g45b35269b427f38c64d83b8de277c305">REGCBIT_PIN_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g201fbfeb9edcd5e06810e65d5bf9bc72">LEVEL_BASE::REGCBIT_APP_FLAGS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g8bb995568cf023b97888d96a484a6270">LEVEL_BASE::REGCBIT_PIN_FLAGS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g556ca338c2d6f7c1abe724e38913a5db">LEVEL_BASE::REGCBIT_PARTIAL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g8636f0f7746244f2054077cc8015b7b6">LEVEL_BASE::REGCBIT_SPILL_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_SUBCLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g90bddb75b9bc2f0f5bb0e9fd60c073d8">LEVEL_BASE::REGSBIT_PIN_INST_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_SUBCLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g8a62f02330be36d0ffdb9ea398c68a7a">LEVEL_BASE::REGSBIT_PIN_SCRATCH_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG_SUBCLASS_BITS&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga3769f14823e64c3514f8073fc8e79af">LEVEL_BASE::REGSBIT_STACKPTR_ALL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g6c6c1210c2ab70c3493cb3c5e678df77">LEVEL_CORE::REG_FirstInRegset</a> = REG_RBASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g35bb2c27e97cea61c04d806824672c05">LEVEL_CORE::REG_LastInRegset</a> = <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>(REG_LAST-1)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
<dl compact><dt><b>Availability:</b></dt><dd><b>Mode:</b> JIT &amp; Probe<br>
 <b>O/S</b>: Linux &amp; Windows<br>
 <b>CPU:</b> IA-32 and Intel(R) 64 architectures<br>
 </dd></dl>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gf5821283046b7bba86ee0a8513a99a03"></a><!-- doxytag: member="reginfo_ia32.cpp::_REGSBIT" ref="gf5821283046b7bba86ee0a8513a99a03" args="(regSubClass)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define _REGSBIT          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">regSubClass&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(REG_SUBCLASS_BITS(1) &lt;&lt; (regSubClass))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bit flag that represents a REG_SUBCLASS value.     </td>
  </tr>
</table>
<hr><h2>Typedef Documentation</h2>
<a class="anchor" name="g7d9c1a637e43409feb398d10a9c50688"></a><!-- doxytag: member="LEVEL_BASE::REG_CLASS_BITS" ref="g7d9c1a637e43409feb398d10a9c50688" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef UINT64 <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">LEVEL_BASE::REG_CLASS_BITS</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bit flag that represents a REG_CLASS value.     </td>
  </tr>
</table>
<a class="anchor" name="g7a3ddfd5132200b9c8ed5d93dd8291eb"></a><!-- doxytag: member="LEVEL_CORE::REGSET" ref="g7a3ddfd5132200b9c8ed5d93dd8291eb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef class REGISTER_SET&lt; <a class="el" href="group__REG__CPU__IA32.html#g6c6c1210c2ab70c3493cb3c5e678df77">REG_FirstInRegset</a>, <a class="el" href="group__REG__CPU__IA32.html#g35bb2c27e97cea61c04d806824672c05">REG_LastInRegset</a> &gt; <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">LEVEL_CORE::REGSET</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
A regset type that contains all registers     </td>
  </tr>
</table>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="g3b77029a2a445f70f0206dbad1e4e641"></a><!-- doxytag: member="LEVEL_BASE::REG" ref="g3b77029a2a445f70f0206dbad1e4e641" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">enum <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">LEVEL_BASE::REG</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The x86 register enum (for both IA-32 and Intel(R) 64 architectures) Note that each register added to this enum, must have a row in the _regDefTable. Note also that the _regDefTable is defined separately for Intel64/Mic and for IA-32. <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6411ac4a83a9a538d9e03d70f486b6c8bdf"></a><!-- doxytag: member="REG_FPTAG" ref="gg3b77029a2a445f70f0206dbad1e4e6411ac4a83a9a538d9e03d70f486b6c8bdf" args="" -->REG_FPTAG</em>&nbsp;</td><td>
Abridged 8-bit version of x87 tag register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641febeb10711f41ae4b22413a11ad48aac"></a><!-- doxytag: member="REG_FPTAG_FULL" ref="gg3b77029a2a445f70f0206dbad1e4e641febeb10711f41ae4b22413a11ad48aac" args="" -->REG_FPTAG_FULL</em>&nbsp;</td><td>
Full 16-bit version of x87 tag register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6418100e22c2df07ae0bad29cd53f1e4795"></a><!-- doxytag: member="REG_SEG_GS_BASE" ref="gg3b77029a2a445f70f0206dbad1e4e6418100e22c2df07ae0bad29cd53f1e4795" args="" -->REG_SEG_GS_BASE</em>&nbsp;</td><td>
Base address for GS segment. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6416702dddc7a08f8be29632868160fa2e3"></a><!-- doxytag: member="REG_SEG_FS_BASE" ref="gg3b77029a2a445f70f0206dbad1e4e6416702dddc7a08f8be29632868160fa2e3" args="" -->REG_SEG_FS_BASE</em>&nbsp;</td><td>
Base address for FS segment. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6419d97b1817fa8b56787348b9bdf403328"></a><!-- doxytag: member="REG_INST_SCRATCH_BASE" ref="gg3b77029a2a445f70f0206dbad1e4e6419d97b1817fa8b56787348b9bdf403328" args="" -->REG_INST_SCRATCH_BASE</em>&nbsp;</td><td>
First available scratch register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641d9354825e5010ac4993d0c72d7451c8e"></a><!-- doxytag: member="REG_INST_G0" ref="gg3b77029a2a445f70f0206dbad1e4e641d9354825e5010ac4993d0c72d7451c8e" args="" -->REG_INST_G0</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641c39edb3e80c7868413ad822e32ca48e6"></a><!-- doxytag: member="REG_INST_G1" ref="gg3b77029a2a445f70f0206dbad1e4e641c39edb3e80c7868413ad822e32ca48e6" args="" -->REG_INST_G1</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e64196af95aeba6e053d3d85efe861608235"></a><!-- doxytag: member="REG_INST_G2" ref="gg3b77029a2a445f70f0206dbad1e4e64196af95aeba6e053d3d85efe861608235" args="" -->REG_INST_G2</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641ee7bd9d2f577ad25ea13aef172fbae79"></a><!-- doxytag: member="REG_INST_G3" ref="gg3b77029a2a445f70f0206dbad1e4e641ee7bd9d2f577ad25ea13aef172fbae79" args="" -->REG_INST_G3</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6412466d1b3630f1bdbbbcee8e4688d745c"></a><!-- doxytag: member="REG_INST_G4" ref="gg3b77029a2a445f70f0206dbad1e4e6412466d1b3630f1bdbbbcee8e4688d745c" args="" -->REG_INST_G4</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641c1189448bb4d9e9c24b49f67a7ae7ff0"></a><!-- doxytag: member="REG_INST_G5" ref="gg3b77029a2a445f70f0206dbad1e4e641c1189448bb4d9e9c24b49f67a7ae7ff0" args="" -->REG_INST_G5</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6417a9880b7c58cd317211b0b81ffa4cb0f"></a><!-- doxytag: member="REG_INST_G6" ref="gg3b77029a2a445f70f0206dbad1e4e6417a9880b7c58cd317211b0b81ffa4cb0f" args="" -->REG_INST_G6</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641c736bd7c5ead242efc6d2e583424a905"></a><!-- doxytag: member="REG_INST_G7" ref="gg3b77029a2a445f70f0206dbad1e4e641c736bd7c5ead242efc6d2e583424a905" args="" -->REG_INST_G7</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6416eb2a3da72b217ce71ff1a07dbd08f81"></a><!-- doxytag: member="REG_INST_G8" ref="gg3b77029a2a445f70f0206dbad1e4e6416eb2a3da72b217ce71ff1a07dbd08f81" args="" -->REG_INST_G8</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6416d589b69c800608d9297ef46e6487811"></a><!-- doxytag: member="REG_INST_G9" ref="gg3b77029a2a445f70f0206dbad1e4e6416d589b69c800608d9297ef46e6487811" args="" -->REG_INST_G9</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641f8a5f279ca3f61b455f7dd5d37c597f8"></a><!-- doxytag: member="REG_INST_G10" ref="gg3b77029a2a445f70f0206dbad1e4e641f8a5f279ca3f61b455f7dd5d37c597f8" args="" -->REG_INST_G10</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6413f1b087d8ca5fcdbaf17448933bbd402"></a><!-- doxytag: member="REG_INST_G11" ref="gg3b77029a2a445f70f0206dbad1e4e6413f1b087d8ca5fcdbaf17448933bbd402" args="" -->REG_INST_G11</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641e56556ad56d8f740bc463dfad62337d2"></a><!-- doxytag: member="REG_INST_G12" ref="gg3b77029a2a445f70f0206dbad1e4e641e56556ad56d8f740bc463dfad62337d2" args="" -->REG_INST_G12</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641c0fff50b4126ba15443cbbc6642d3f64"></a><!-- doxytag: member="REG_INST_G13" ref="gg3b77029a2a445f70f0206dbad1e4e641c0fff50b4126ba15443cbbc6642d3f64" args="" -->REG_INST_G13</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6413eb93392a316aff6dc82a8eb26e720fb"></a><!-- doxytag: member="REG_INST_G14" ref="gg3b77029a2a445f70f0206dbad1e4e6413eb93392a316aff6dc82a8eb26e720fb" args="" -->REG_INST_G14</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e6410e1f4e96cbd106bb96de0eaddd8c9628"></a><!-- doxytag: member="REG_INST_G15" ref="gg3b77029a2a445f70f0206dbad1e4e6410e1f4e96cbd106bb96de0eaddd8c9628" args="" -->REG_INST_G15</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641a619131ad4e320782d496a256107e8c1"></a><!-- doxytag: member="REG_INST_G16" ref="gg3b77029a2a445f70f0206dbad1e4e641a619131ad4e320782d496a256107e8c1" args="" -->REG_INST_G16</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641042c8ceb886bd1de33654b9b6e1d1d93"></a><!-- doxytag: member="REG_INST_G17" ref="gg3b77029a2a445f70f0206dbad1e4e641042c8ceb886bd1de33654b9b6e1d1d93" args="" -->REG_INST_G17</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e64124b05db9dcbe68da56fcf18534e0ea3d"></a><!-- doxytag: member="REG_INST_G18" ref="gg3b77029a2a445f70f0206dbad1e4e64124b05db9dcbe68da56fcf18534e0ea3d" args="" -->REG_INST_G18</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b77029a2a445f70f0206dbad1e4e641d675d1010883ed207a1ebadcd0a615a2"></a><!-- doxytag: member="REG_INST_G19" ref="gg3b77029a2a445f70f0206dbad1e4e641d675d1010883ed207a1ebadcd0a615a2" args="" -->REG_INST_G19</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gcbcd51158c7cac507781c6f91b6f3e98"></a><!-- doxytag: member="LEVEL_BASE::REG_ALLOC_TYPE" ref="gcbcd51158c7cac507781c6f91b6f3e98" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">enum <a class="el" href="group__REG__CPU__IA32.html#gcbcd51158c7cac507781c6f91b6f3e98">LEVEL_BASE::REG_ALLOC_TYPE</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Classification of registers under register allocation. Registers of the same allocation type can replace each other during register re-allocation.     </td>
  </tr>
</table>
<a class="anchor" name="g4c64483304321336455a869ff71973d7"></a><!-- doxytag: member="LEVEL_BASE::REG_CLASS" ref="g4c64483304321336455a869ff71973d7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">enum <a class="el" href="group__REG__CPU__IA32.html#g4c64483304321336455a869ff71973d7">LEVEL_BASE::REG_CLASS</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enumeration of register classes. Each register belongs to one and only one class.     </td>
  </tr>
</table>
<a class="anchor" name="gcb6d1ceb876765ce92365cf82b1d5570"></a><!-- doxytag: member="LEVEL_BASE::REG_SUBCLASS" ref="gcb6d1ceb876765ce92365cf82b1d5570" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">enum <a class="el" href="group__REG__CPU__IA32.html#gcb6d1ceb876765ce92365cf82b1d5570">LEVEL_BASE::REG_SUBCLASS</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Additional classification of register.     </td>
  </tr>
</table>
<a class="anchor" name="gd310f6a62dbcb3ebedf328acbea2214c"></a><!-- doxytag: member="LEVEL_BASE::REGNAME" ref="gd310f6a62dbcb3ebedf328acbea2214c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">enum <a class="el" href="group__REG__CPU__IA32.html#gd310f6a62dbcb3ebedf328acbea2214c">LEVEL_BASE::REGNAME</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
x     </td>
  </tr>
</table>
<a class="anchor" name="gceee9b2795b2f67fd256086924b58870"></a><!-- doxytag: member="LEVEL_BASE::REGWIDTH" ref="gceee9b2795b2f67fd256086924b58870" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">enum <a class="el" href="group__REG__CPU__IA32.html#gceee9b2795b2f67fd256086924b58870">LEVEL_BASE::REGWIDTH</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
register widths     </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="g91079ec0be24f40b188cb1d1bc482949"></a><!-- doxytag: member="LEVEL_BASE::REG_AppFlags" ref="g91079ec0be24f40b188cb1d1bc482949" args="()" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> LEVEL_BASE::REG_AppFlags           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>the application flags register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gb4723f1482461b942f6634777597b117"></a><!-- doxytag: member="LEVEL_BASE::REG_corresponding_ymm_reg" ref="gb4723f1482461b942f6634777597b117" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> LEVEL_BASE::REG_corresponding_ymm_reg           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>the corresponding ymm reg to an xmm reg: e.g. if reg is xmm4 return ymm4 ASSUMES that REG_is_xmm returns TRUE on reg </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g6c25496f2c6c5944677d8c4913da44b8"></a><!-- doxytag: member="LEVEL_BASE::REG_get_df_flag_reg_of_type" ref="g6c25496f2c6c5944677d8c4913da44b8" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> LEVEL_BASE::REG_get_df_flag_reg_of_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TGiven that reg is either REG_GFLAGS or REG_PIN_FLAGS, return the corresponding *_DF_FLAG reg </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g741d9bddb394d0ab41a94eae1f8421e0"></a><!-- doxytag: member="LEVEL_BASE::REG_get_full_flags_reg_of_type" ref="g741d9bddb394d0ab41a94eae1f8421e0" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> LEVEL_BASE::REG_get_full_flags_reg_of_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>the full flags reg of either the app or pin reg - depending on what type of reg reg is </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="geb21e760f832c3a4b90d19448683a1cd"></a><!-- doxytag: member="LEVEL_BASE::REG_get_status_flags_reg_of_type" ref="geb21e760f832c3a4b90d19448683a1cd" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> LEVEL_BASE::REG_get_status_flags_reg_of_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>Given that reg is either REG_GFLAGS or REG_PIN_FLAGS, return the corresponding *_STATUS_FLAGS reg </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g70329014ffe3396dfef540d19be9a0fa"></a><!-- doxytag: member="LEVEL_BASE::REG_IdentityCopy" ref="g70329014ffe3396dfef540d19be9a0fa" args="(const REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> LEVEL_BASE::REG_IdentityCopy           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>the application register that is the counterpart of this Pin reg </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gd1b9ea9a8cef7902a398bbaf72e9b343"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Any8" ref="gd1b9ea9a8cef7902a398bbaf72e9b343" args="(const REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_Any8           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return TRUE if reg is a upper or lower 8-bit register     </td>
  </tr>
</table>
<a class="anchor" name="g3784769a36c8198f22f6b784fbe94270"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_app_flags" ref="g3784769a36c8198f22f6b784fbe94270" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_any_app_flags           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is Any of the app flag regs </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g0ce2c1040986238037292d3a409aec09"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_flags_type" ref="g0ce2c1040986238037292d3a409aec09" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_any_flags_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is Any of the flag regs app or pin </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g9922e72637a0d4c4ec341c776332a4fc"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_mxcsr" ref="g9922e72637a0d4c4ec341c776332a4fc" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_any_mxcsr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is mxcsrr </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gc462b6eb19ce58ed39923bef0175e887"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_pin_flags" ref="gc462b6eb19ce58ed39923bef0175e887" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_any_pin_flags           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is Any of the pinflag regs </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g1fe16f59d7cc1dcf4af4188260ff18ba"></a><!-- doxytag: member="LEVEL_BASE::REG_is_any_x87" ref="g1fe16f59d7cc1dcf4af4188260ff18ba" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_any_x87           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is the x87 register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gdd5b56949ed5ab6a3d7c8304de641bdc"></a><!-- doxytag: member="LEVEL_BASE::REG_is_app_df_flag_type" ref="gdd5b56949ed5ab6a3d7c8304de641bdc" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_app_df_flag_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is REG_DF_FLAG or PIN_REG_DF_FLAG </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g187e32a12ee59ec98778c03cf8a358e0"></a><!-- doxytag: member="LEVEL_BASE::REG_is_app_status_flags_type" ref="g187e32a12ee59ec98778c03cf8a358e0" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_app_status_flags_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff REG_STATUS_FLAGS </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gac26d5fbdd8d015d8fb90021257e9822"></a><!-- doxytag: member="LEVEL_BASE::REG_is_buffer" ref="gac26d5fbdd8d015d8fb90021257e9822" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_buffer           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gaf9ec2ce8772e2e7cfa35fa908cf072b"></a><!-- doxytag: member="LEVEL_BASE::REG_is_df_flag" ref="gaf9ec2ce8772e2e7cfa35fa908cf072b" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_df_flag           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is app df flag </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g22c183bfc879bfa6b35ebae3aec04568"></a><!-- doxytag: member="LEVEL_BASE::REG_is_df_flag_type" ref="g22c183bfc879bfa6b35ebae3aec04568" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_df_flag_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is REG_DF_FLAG or PIN_REG_DF_FLAG </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g2184ba913fb38969423891d402848de2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_flags" ref="g2184ba913fb38969423891d402848de2" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_flags           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g5f98fa50e5083dcfbc7a8c7e55324716"></a><!-- doxytag: member="LEVEL_BASE::REG_is_flags_any_size_type" ref="g5f98fa50e5083dcfbc7a8c7e55324716" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_flags_any_size_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff both app and pin (and redundant for both) flags regs </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g810de3288722ed148f4cf07b9c3c66c2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_flags_type" ref="g810de3288722ed148f4cf07b9c3c66c2" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_flags_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff both app and pin (and redundant for both) flags regs </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g2b832fe49c1c200f5c5e754ab5a34886"></a><!-- doxytag: member="LEVEL_BASE::REG_is_fr_for_get_context" ref="g2b832fe49c1c200f5c5e754ab5a34886" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_fr_for_get_context           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a floating register appropriate for PIN_GetContextReg </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ge2cff46ea9715074f23996d1151e918a"></a><!-- doxytag: member="LEVEL_BASE::REG_is_fr_or_x87" ref="ge2cff46ea9715074f23996d1151e918a" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_fr_or_x87           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a floating register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g6abd1ca3f41f6818dc9368c385eced3a"></a><!-- doxytag: member="LEVEL_BASE::REG_is_gr_type" ref="g6abd1ca3f41f6818dc9368c385eced3a" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_gr_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if it is a gr reg </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gb047463b13f25d71bc91c9adeb91055a"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Half16" ref="gb047463b13f25d71bc91c9adeb91055a" args="(const REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_Half16           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return TRUE if reg is a lower 16-bit register     </td>
  </tr>
</table>
<a class="anchor" name="gca1fe9e6e02a226bf62aaa31ab0d424e"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Half32" ref="gca1fe9e6e02a226bf62aaa31ab0d424e" args="(const REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_Half32           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return TRUE if reg is a lower 32-bit register, actually any 32 bit register     </td>
  </tr>
</table>
<a class="anchor" name="g084f0f36d11bc7f1d66ff0b4f2730a96"></a><!-- doxytag: member="LEVEL_BASE::REG_is_inst_scratch" ref="g084f0f36d11bc7f1d66ff0b4f2730a96" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_inst_scratch           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ge456994dc4d69494a79dacfd8c246476"></a><!-- doxytag: member="LEVEL_BASE::REG_is_k_mask" ref="ge456994dc4d69494a79dacfd8c246476" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_k_mask           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a k-mask register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga3c3fdc85175072900f3c5fb6394a19c"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Lower8" ref="ga3c3fdc85175072900f3c5fb6394a19c" args="(const REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_Lower8           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return TRUE if reg is a lower 8-bit register     </td>
  </tr>
</table>
<a class="anchor" name="g49946aeb91a5feeecfed3da44fe4bd33"></a><!-- doxytag: member="LEVEL_BASE::REG_is_mm" ref="g49946aeb91a5feeecfed3da44fe4bd33" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_mm           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is an mmx register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g9cbc6eb5258fcc1fcee307cdfaac9f44"></a><!-- doxytag: member="LEVEL_BASE::REG_is_mxcsr" ref="g9cbc6eb5258fcc1fcee307cdfaac9f44" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_mxcsr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is the mxcsr </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g74cb2f4dbf92a18b7fb9e0441b4a44d3"></a><!-- doxytag: member="LEVEL_BASE::REG_is_partialreg" ref="g74cb2f4dbf92a18b7fb9e0441b4a44d3" args="(const REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_partialreg           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return TRUE if reg is a partial register     </td>
  </tr>
</table>
<a class="anchor" name="g41d4db14f0316fe214679f21e43927f9"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_df_flag" ref="g41d4db14f0316fe214679f21e43927f9" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_pin_df_flag           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is pin df flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gfcebe910b59a53e2ce88c3cb7cb81c55"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_flags" ref="gfcebe910b59a53e2ce88c3cb7cb81c55" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_pin_flags           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is pin flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gdffbdc05738251b2faf9d4fcba00167b"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_inst" ref="gdffbdc05738251b2faf9d4fcba00167b" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_pin_inst           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g38d3081d77565289fc4be03e8f89b060"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_k_mask" ref="g38d3081d77565289fc4be03e8f89b060" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_pin_k_mask           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual mask register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g5df9c887f94b93a690437500e1c97586"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_status_flags" ref="g5df9c887f94b93a690437500e1c97586" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_pin_status_flags           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is pin status flag </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g0e4f12841e6e4ae09f915452ac7f8f0a"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_tmp" ref="g0e4f12841e6e4ae09f915452ac7f8f0a" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_pin_tmp           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff pin tmp regs </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g68f2acc17030555609c00d0b89928722"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_xmm" ref="g68f2acc17030555609c00d0b89928722" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_pin_xmm           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual sse register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gb890e628df744dbe72df8628bf7e82a8"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_ymm" ref="gb890e628df744dbe72df8628bf7e82a8" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_pin_ymm           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual ymm register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g08e2bceed0bb6326032971d769e9426f"></a><!-- doxytag: member="LEVEL_BASE::REG_is_pin_zmm" ref="g08e2bceed0bb6326032971d769e9426f" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_pin_zmm           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a pin virtual zmm register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g0e9b8a8c0b93707c1f4cf3f77cebd0f0"></a><!-- doxytag: member="LEVEL_BASE::REG_is_representative_reg" ref="g0e9b8a8c0b93707c1f4cf3f77cebd0f0" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_representative_reg           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is representative register for internal purposes </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gbd9a75b1cb234f155eba9f83a3194004"></a><!-- doxytag: member="LEVEL_BASE::REG_is_seg_base" ref="gbd9a75b1cb234f155eba9f83a3194004" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_seg_base           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a seg base </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gd96fee69a3eb37dbcd27c18621615900"></a><!-- doxytag: member="LEVEL_BASE::REG_is_st" ref="gd96fee69a3eb37dbcd27c18621615900" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_st           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a x87 FPU stack register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gf9f489b087322a1f3b8d1ecc4d7b9f4a"></a><!-- doxytag: member="LEVEL_BASE::REG_is_stackptr_type" ref="gf9f489b087322a1f3b8d1ecc4d7b9f4a" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_stackptr_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE both app and pin stack ptrs </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g89333a722c298adf4478d21a4132d4dc"></a><!-- doxytag: member="LEVEL_BASE::REG_is_status_flags" ref="g89333a722c298adf4478d21a4132d4dc" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_status_flags           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is is app status flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g3db09ec525411e205f27ef68d6f40668"></a><!-- doxytag: member="LEVEL_BASE::REG_is_status_flags_type" ref="g3db09ec525411e205f27ef68d6f40668" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_status_flags_type           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is REG_STATUS_FLAGS or PIN_REG_STATUS_FLAGS </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g9521c94d0cf897b5431eed2a1a49aca2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Upper8" ref="g9521c94d0cf897b5431eed2a1a49aca2" args="(const REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_Upper8           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return TRUE if reg is a upper 8-bit register     </td>
  </tr>
</table>
<a class="anchor" name="g5934cb7498caa40afde0b7e32765311d"></a><!-- doxytag: member="LEVEL_BASE::REG_is_x87_reg" ref="g5934cb7498caa40afde0b7e32765311d" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_x87_reg           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gd7f8adfc48d612467160d2f1681953f5"></a><!-- doxytag: member="LEVEL_BASE::REG_is_xmm" ref="gd7f8adfc48d612467160d2f1681953f5" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_xmm           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is an sse register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g07a8c97b2bd54eaf49a99f2886f4a3c2"></a><!-- doxytag: member="LEVEL_BASE::REG_is_xmm_ymm_zmm" ref="g07a8c97b2bd54eaf49a99f2886f4a3c2" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_xmm_ymm_zmm           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is an xmm,ymm, or zmm register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gfb76566d945cf0f31c7488d4a70741cc"></a><!-- doxytag: member="LEVEL_BASE::REG_is_ymm" ref="gfb76566d945cf0f31c7488d4a70741cc" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_ymm           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a ymm register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g572d7f7f80894c1ff2bdcd98d8724611"></a><!-- doxytag: member="LEVEL_BASE::REG_is_zmm" ref="g572d7f7f80894c1ff2bdcd98d8724611" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_BASE::REG_is_zmm           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>true if reg is a zmm register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g2717152f7aa60e66ac7b1357a3448ed5"></a><!-- doxytag: member="LEVEL_BASE::REG_regDefTable" ref="g2717152f7aa60e66ac7b1357a3448ed5" args="()" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">ADDRINT LEVEL_BASE::REG_regDefTable           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gffa82a2899bd102f28d2eb0654826d6e"></a><!-- doxytag: member="LEVEL_BASE::REG_regSubClassBitMapTable" ref="gffa82a2899bd102f28d2eb0654826d6e" args="()" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">ADDRINT LEVEL_BASE::REG_regSubClassBitMapTable           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE iff is app flags </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g0e2e9124a228ab6600523330d9cb3ca9"></a><!-- doxytag: member="LEVEL_BASE::REG_Size" ref="g0e2e9124a228ab6600523330d9cb3ca9" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">UINT32 LEVEL_BASE::REG_Size           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
return the register size in bytes     </td>
  </tr>
</table>
<a class="anchor" name="gaac944cd2b6508488165d3f2dcfa4e6b"></a><!-- doxytag: member="LEVEL_BASE::REG_Width" ref="gaac944cd2b6508488165d3f2dcfa4e6b" args="(REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#gceee9b2795b2f67fd256086924b58870">REGWIDTH</a> LEVEL_BASE::REG_Width           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>reg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
return the register width for all regs.     </td>
  </tr>
</table>
<a class="anchor" name="g7dbe82a3644286c9054e24ca0dec2f52"></a><!-- doxytag: member="LEVEL_CORE::REGSET_AddAll" ref="g7dbe82a3644286c9054e24ca0dec2f52" args="(REGSET &amp;regset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">VOID LEVEL_CORE::REGSET_AddAll           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>regset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Insert all registers into the specified regset     </td>
  </tr>
</table>
<a class="anchor" name="gdaff24e98cefd7914155d53ec148a8be"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Clear" ref="gdaff24e98cefd7914155d53ec148a8be" args="(REGSET &amp;regset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">VOID LEVEL_CORE::REGSET_Clear           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>regset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Remove all registers from the specified regset     </td>
  </tr>
</table>
<a class="anchor" name="g90f708af67762df61cbe13ed94abb384"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Contains" ref="g90f708af67762df61cbe13ed94abb384" args="(const REGSET &amp;regset, REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_CORE::REGSET_Contains           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname" nowrap> <em>regset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname" nowrap> <em>reg</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE if the specified reg is contained in the specified regset </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g3522562866f2b164917045fb9ee9fe22"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Insert" ref="g3522562866f2b164917045fb9ee9fe22" args="(REGSET &amp;regset, REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">VOID LEVEL_CORE::REGSET_Insert           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname" nowrap> <em>regset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname" nowrap> <em>reg</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Insert the specified reg into the specified regset     </td>
  </tr>
</table>
<a class="anchor" name="gf4ac8c03c93c9f3ea7d138e8c5ebe887"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopCount" ref="gf4ac8c03c93c9f3ea7d138e8c5ebe887" args="(const REGSET &amp;regset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">UINT32 LEVEL_CORE::REGSET_PopCount           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>regset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>the number of registers in the specified regset </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g601f5c6679066094a78e83ba19866382"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopCountIsZero" ref="g601f5c6679066094a78e83ba19866382" args="(const REGSET &amp;regset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">BOOL LEVEL_CORE::REGSET_PopCountIsZero           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>regset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE if the number of registers in the specified regset is zero </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g669c3acb40195c27194ce618bea516f3"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopNext" ref="g669c3acb40195c27194ce618bea516f3" args="(REGSET &amp;regset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> LEVEL_CORE::REGSET_PopNext           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>regset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Pop the next register from the specified regset <dl compact><dt><b>Returns:</b></dt><dd>the popped register </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ge769f66daf03ca0f12d02e3ed4ff4606"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Remove" ref="ge769f66daf03ca0f12d02e3ed4ff4606" args="(REGSET &amp;regset, REG reg)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">VOID LEVEL_CORE::REGSET_Remove           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname" nowrap> <em>regset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap><a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>&nbsp;</td>
          <td class="mdname" nowrap> <em>reg</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Remove the specified reg from the specified regset     </td>
  </tr>
</table>
<a class="anchor" name="gb0d6c86fb37027b838ad7d71a4bc0ec9"></a><!-- doxytag: member="LEVEL_CORE::REGSET_StringList" ref="gb0d6c86fb37027b838ad7d71a4bc0ec9" args="(const REGSET &amp;regset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">string LEVEL_CORE::REGSET_StringList           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>regset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>a string with the names of all registers is the specified regset </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="g5408de1fb80d5199c704b3d7187874b2"></a><!-- doxytag: member="LEVEL_CORE::REGSET_StringShort" ref="g5408de1fb80d5199c704b3d7187874b2" args="(const REGSET &amp;regset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">string LEVEL_CORE::REGSET_StringShort           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="group__REG__CPU__IA32.html#g7a3ddfd5132200b9c8ed5d93dd8291eb">REGSET</a> &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>regset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<dl compact><dt><b>Returns:</b></dt><dd>a string with the names of all registers is the specified regset </dd></dl>
    </td>
  </tr>
</table>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="g76f5a683a0d448a097824a5b6472cb2c"></a><!-- doxytag: member="LEVEL_BASE::_regDefTable" ref="g76f5a683a0d448a097824a5b6472cb2c" args="[]" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const REGDEF_ENTRY <a class="el" href="group__REG__CPU__IA32.html#g76f5a683a0d448a097824a5b6472cb2c">LEVEL_BASE::_regDefTable</a>[]          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The main register information table     </td>
  </tr>
</table>
<a class="anchor" name="g06fecca340f591152d104ea5abe74588"></a><!-- doxytag: member="LEVEL_BASE::_regWidthToBitWidth" ref="g06fecca340f591152d104ea5abe74588" args="[]" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">INT32 LEVEL_BASE::_regWidthToBitWidth[]          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
       8,
     16,
     32,
     64,
       80,
     128,
     256,
     512,
     FPSTATE_SIZE,
     0
}
</pre></div>    </td>
  </tr>
</table>
<a class="anchor" name="g6c6c1210c2ab70c3493cb3c5e678df77"></a><!-- doxytag: member="LEVEL_CORE::REG_FirstInRegset" ref="g6c6c1210c2ab70c3493cb3c5e678df77" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> <a class="el" href="group__REG__CPU__IA32.html#g6c6c1210c2ab70c3493cb3c5e678df77">LEVEL_CORE::REG_FirstInRegset</a> = REG_RBASE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
REG represented by the first bit in the regset vector. 
<p>
    </td>
  </tr>
</table>
<a class="anchor" name="g35bb2c27e97cea61c04d806824672c05"></a><!-- doxytag: member="LEVEL_CORE::REG_LastInRegset" ref="g35bb2c27e97cea61c04d806824672c05" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a> <a class="el" href="group__REG__CPU__IA32.html#g35bb2c27e97cea61c04d806824672c05">LEVEL_CORE::REG_LastInRegset</a> = <a class="el" href="group__REG__CPU__IA32.html#g3b77029a2a445f70f0206dbad1e4e641">REG</a>(REG_LAST-1)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
REG represented by the last bit in the regset vector. Most of the code assumes that REG_LAST is not an actual register, so we should not include it in the set. We use REG_LAST-1 for the last registers.     </td>
  </tr>
</table>
<a class="anchor" name="g69ea0c5b4b2d573297be7f76afff0cea"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_ALL_REGS" ref="g69ea0c5b4b2d573297be7f76afff0cea" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a> <a class="el" href="group__REG__CPU__IA32.html#g69ea0c5b4b2d573297be7f76afff0cea">LEVEL_BASE::REGCBIT_ALL_REGS</a> = <a class="el" href="group__REG__CPU__IA32.html#g82d1e4bfb9a5f4fc71f26ad8f38fc980">REGCBIT_APP_ALL</a> | <a class="el" href="group__REG__CPU__IA32.html#g45b35269b427f38c64d83b8de277c305">REGCBIT_PIN_ALL</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask of REG_CLASS_BITS values for all valid registers.xx     </td>
  </tr>
</table>
<a class="anchor" name="g82d1e4bfb9a5f4fc71f26ad8f38fc980"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_APP_ALL" ref="g82d1e4bfb9a5f4fc71f26ad8f38fc980" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a> <a class="el" href="group__REG__CPU__IA32.html#g82d1e4bfb9a5f4fc71f26ad8f38fc980">LEVEL_BASE::REGCBIT_APP_ALL</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask of REG_CLASS_BITS values for all application registers.     </td>
  </tr>
</table>
<a class="anchor" name="g201fbfeb9edcd5e06810e65d5bf9bc72"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_APP_FLAGS" ref="g201fbfeb9edcd5e06810e65d5bf9bc72" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a> <a class="el" href="group__REG__CPU__IA32.html#g201fbfeb9edcd5e06810e65d5bf9bc72">LEVEL_BASE::REGCBIT_APP_FLAGS</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 

    (_REGCBIT(REG_CLASS_FLAGS)               )|
    (_REGCBIT(REG_CLASS_STATUS_FLAGS)        )|
    (_REGCBIT(REG_CLASS_DFLAG))
</pre></div>Mask of REG_CLASS_BITS values for all application flag registers.     </td>
  </tr>
</table>
<a class="anchor" name="g556ca338c2d6f7c1abe724e38913a5db"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_PARTIAL" ref="g556ca338c2d6f7c1abe724e38913a5db" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a> <a class="el" href="group__REG__CPU__IA32.html#g556ca338c2d6f7c1abe724e38913a5db">LEVEL_BASE::REGCBIT_PARTIAL</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_CLASS_GRU8)                )|
    (_REGCBIT(REG_CLASS_GRL8)                )|
    (_REGCBIT(REG_CLASS_GRH16)               )|
    (_REGCBIT(REG_CLASS_GRH32)               )|
    (_REGCBIT(REG_CLASS_FLAGS16)             )|
    (_REGCBIT(REG_CLASS_FLAGS32)             )|
    (_REGCBIT(REG_CLASS_IP16)                )|
    (_REGCBIT(REG_CLASS_IP32)                )|
    (_REGCBIT(REG_CLASS_PIN_GRU8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRL8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRH16)           )|
    (_REGCBIT(REG_CLASS_PIN_GRH32))
</pre></div>Mask of REG_CLASS_BITS values for partial registers (excluding XMM, even if AVX is present).     </td>
  </tr>
</table>
<a class="anchor" name="g45b35269b427f38c64d83b8de277c305"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_PIN_ALL" ref="g45b35269b427f38c64d83b8de277c305" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a> <a class="el" href="group__REG__CPU__IA32.html#g45b35269b427f38c64d83b8de277c305">LEVEL_BASE::REGCBIT_PIN_ALL</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 

    (_REGCBIT(REG_CLASS_PIN_GR)              )|
    (_REGCBIT(REG_CLASS_PIN_GRU8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRL8)            )|
    (_REGCBIT(REG_CLASS_PIN_GRH16)           )|
    (_REGCBIT(REG_CLASS_PIN_GRH32)           )|
    (_REGCBIT(REG_CLASS_PIN_XMM)             )|
    (_REGCBIT(REG_CLASS_PIN_YMM)             )|
    (_REGCBIT(REG_CLASS_PIN_ZMM)             )|
    (_REGCBIT(REG_CLASS_PIN_K)               )|
    (_REGCBIT(REG_CLASS_PIN_X87)             )|
    (_REGCBIT(REG_CLASS_PIN_MXCSR)           )|
    (_REGCBIT(REG_CLASS_PIN_FLAGS)           )|
    (_REGCBIT(REG_CLASS_PIN_STATUS_FLAGS)    )|
    (_REGCBIT(REG_CLASS_PIN_DFLAG))
</pre></div>Mask of REG_CLASS_BITS values for all Pin registers.     </td>
  </tr>
</table>
<a class="anchor" name="g8bb995568cf023b97888d96a484a6270"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_PIN_FLAGS" ref="g8bb995568cf023b97888d96a484a6270" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a> <a class="el" href="group__REG__CPU__IA32.html#g8bb995568cf023b97888d96a484a6270">LEVEL_BASE::REGCBIT_PIN_FLAGS</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_CLASS_PIN_FLAGS)           )|
    (_REGCBIT(REG_CLASS_PIN_STATUS_FLAGS)    )|
    (_REGCBIT(REG_CLASS_PIN_DFLAG))
</pre></div>Mask of REG_CLASS_BITS values for all Pin flag registers.     </td>
  </tr>
</table>
<a class="anchor" name="g8636f0f7746244f2054077cc8015b7b6"></a><!-- doxytag: member="LEVEL_BASE::REGCBIT_SPILL_ALL" ref="g8636f0f7746244f2054077cc8015b7b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST <a class="el" href="group__REG__CPU__IA32.html#g7d9c1a637e43409feb398d10a9c50688">REG_CLASS_BITS</a> <a class="el" href="group__REG__CPU__IA32.html#g8636f0f7746244f2054077cc8015b7b6">LEVEL_BASE::REGCBIT_SPILL_ALL</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> <a class="code" href="group__REG__CPU__IA32.html#g69ea0c5b4b2d573297be7f76afff0cea">REGCBIT_ALL_REGS</a> &amp; 
    ~(
    <a class="code" href="group__REG__CPU__IA32.html#g556ca338c2d6f7c1abe724e38913a5db">REGCBIT_PARTIAL</a>                        |
    (_REGCBIT(REG_CLASS_PSEUDO)              )|
    (_REGCBIT(REG_CLASS_MM)                  )|
    (_REGCBIT(REG_CLASS_EMM)                 )|
    (_REGCBIT(REG_CLASS_FPST)                )|
    (_REGCBIT(REG_CLASS_FPST_EXT)            )|
    (_REGCBIT(REG_CLASS_ST))
    )
</pre></div>Mask of REG_CLASS_BITS values for all registers that have a corresponding slot in the spilling area.     </td>
  </tr>
</table>
<a class="anchor" name="g90bddb75b9bc2f0f5bb0e9fd60c073d8"></a><!-- doxytag: member="LEVEL_BASE::REGSBIT_PIN_INST_ALL" ref="g90bddb75b9bc2f0f5bb0e9fd60c073d8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST REG_SUBCLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#g90bddb75b9bc2f0f5bb0e9fd60c073d8">LEVEL_BASE::REGSBIT_PIN_INST_ALL</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_SUBCLASS_PIN_INST_GR)      )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_GR_H32)  )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_BUF)     )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_COND))
</pre></div>Combination of REG_SUBCLASS_BITS flags of all instrumentation registers.     </td>
  </tr>
</table>
<a class="anchor" name="g8a62f02330be36d0ffdb9ea398c68a7a"></a><!-- doxytag: member="LEVEL_BASE::REGSBIT_PIN_SCRATCH_ALL" ref="g8a62f02330be36d0ffdb9ea398c68a7a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST REG_SUBCLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#g8a62f02330be36d0ffdb9ea398c68a7a">LEVEL_BASE::REGSBIT_PIN_SCRATCH_ALL</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_SUBCLASS_PIN_INST_GR)      )|
    (_REGCBIT(REG_SUBCLASS_PIN_INST_BUF))
</pre></div>Combination of REG_SUBCLASS_BITS flags of all instrumentation scratch registers.     </td>
  </tr>
</table>
<a class="anchor" name="ga3769f14823e64c3514f8073fc8e79af"></a><!-- doxytag: member="LEVEL_BASE::REGSBIT_STACKPTR_ALL" ref="ga3769f14823e64c3514f8073fc8e79af" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">GLOBALCONST REG_SUBCLASS_BITS <a class="el" href="group__REG__CPU__IA32.html#ga3769f14823e64c3514f8073fc8e79af">LEVEL_BASE::REGSBIT_STACKPTR_ALL</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> 
    (_REGCBIT(REG_SUBCLASS_FULL_STACKPTR)         )|
    (_REGCBIT(REG_SUBCLASS_PIN_FULL_STACKPTR))
</pre></div>Combination of REG_SUBCLASS_BITS flags of stack registers (both app and pin).     </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Thu Dec 26 02:10:27 2013 for Pin by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.6 </small></address>
</body>
</html>
