Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: Regulator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Regulator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Regulator"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : Regulator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "XOR.v" in library work
Compiling verilog file "wyswietlacz.v" in library work
Module <XOR> compiled
Compiling verilog file "transkoderADC.v" in library work
Module <wyswietlacz> compiled
Compiling verilog file "transkoder.v" in library work
Module <transkoderADC> compiled
Compiling verilog file "rej8.v" in library work
Module <transkoder> compiled
Compiling verilog file "rej0.v" in library work
Module <rej8> compiled
Compiling verilog file "preskaler_ADC.v" in library work
Module <rej0> compiled
Compiling verilog file "preskaler.v" in library work
Module <preskaler_ADC> compiled
Compiling verilog file "NOT.v" in library work
Module <preskaler> compiled
Compiling verilog file "multiplexser.v" in library work
Module <NOT> compiled
Compiling verilog file "komparator.v" in library work
Module <multiplexser> compiled
Compiling verilog file "dioda.v" in library work
Module <komparator> compiled
Compiling verilog file "AND.v" in library work
Module <dioda> compiled
Compiling verilog file "Regulator.v" in library work
Module <AND> compiled
Module <Regulator> compiled
No errors in compilation
Analysis of file <"Regulator.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Regulator> in library <work>.

Analyzing hierarchy for module <rej8> in library <work>.

Analyzing hierarchy for module <komparator> in library <work>.

Analyzing hierarchy for module <XOR> in library <work>.

Analyzing hierarchy for module <NOT> in library <work>.

Analyzing hierarchy for module <AND> in library <work>.

Analyzing hierarchy for module <dioda> in library <work>.

Analyzing hierarchy for module <preskaler> in library <work>.

Analyzing hierarchy for module <rej0> in library <work>.

Analyzing hierarchy for module <transkoder> in library <work>.

Analyzing hierarchy for module <multiplexser> in library <work>.

Analyzing hierarchy for module <wyswietlacz> in library <work>.

Analyzing hierarchy for module <preskaler_ADC> in library <work>.

Analyzing hierarchy for module <transkoderADC> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Regulator>.
Module <Regulator> is correct for synthesis.
 
Analyzing module <rej8> in library <work>.
Module <rej8> is correct for synthesis.
 
Analyzing module <komparator> in library <work>.
Module <komparator> is correct for synthesis.
 
Analyzing module <XOR> in library <work>.
Module <XOR> is correct for synthesis.
 
Analyzing module <NOT> in library <work>.
Module <NOT> is correct for synthesis.
 
Analyzing module <AND> in library <work>.
Module <AND> is correct for synthesis.
 
Analyzing module <dioda> in library <work>.
Module <dioda> is correct for synthesis.
 
Analyzing module <preskaler> in library <work>.
Module <preskaler> is correct for synthesis.
 
Analyzing module <rej0> in library <work>.
Module <rej0> is correct for synthesis.
 
Analyzing module <transkoder> in library <work>.
Module <transkoder> is correct for synthesis.
 
Analyzing module <multiplexser> in library <work>.
Module <multiplexser> is correct for synthesis.
 
Analyzing module <wyswietlacz> in library <work>.
Module <wyswietlacz> is correct for synthesis.
 
Analyzing module <preskaler_ADC> in library <work>.
Module <preskaler_ADC> is correct for synthesis.
 
Analyzing module <transkoderADC> in library <work>.
Module <transkoderADC> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rej8>.
    Related source file is "rej8.v".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <rej8> synthesized.


Synthesizing Unit <komparator>.
    Related source file is "komparator.v".
    Found 8-bit comparator equal for signal <R$cmp_eq0000> created at line 15.
    Found 8-bit comparator less for signal <R$cmp_lt0000> created at line 8.
    Summary:
	inferred   2 Comparator(s).
Unit <komparator> synthesized.


Synthesizing Unit <XOR>.
    Related source file is "XOR.v".
    Found 4x1-bit ROM for signal <Y>.
    Summary:
	inferred   1 ROM(s).
Unit <XOR> synthesized.


Synthesizing Unit <NOT>.
    Related source file is "NOT.v".
Unit <NOT> synthesized.


Synthesizing Unit <AND>.
    Related source file is "AND.v".
    Found 4x1-bit ROM for signal <Y>.
    Summary:
	inferred   1 ROM(s).
Unit <AND> synthesized.


Synthesizing Unit <dioda>.
    Related source file is "dioda.v".
    Found 27-bit up counter for signal <Q>.
    Found 27-bit comparator greater for signal <CEO$cmp_gt0000> created at line 19.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <dioda> synthesized.


Synthesizing Unit <preskaler>.
    Related source file is "preskaler.v".
    Found 19-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <preskaler> synthesized.


Synthesizing Unit <rej0>.
    Related source file is "rej0.v".
    Found 3-bit register for signal <Q1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <rej0> synthesized.


Synthesizing Unit <transkoder>.
    Related source file is "transkoder.v".
Unit <transkoder> synthesized.


Synthesizing Unit <multiplexser>.
    Related source file is "multiplexser.v".
Unit <multiplexser> synthesized.


Synthesizing Unit <wyswietlacz>.
    Related source file is "wyswietlacz.v".
    Found 16x7-bit ROM for signal <katoda$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <wyswietlacz> synthesized.


Synthesizing Unit <preskaler_ADC>.
    Related source file is "preskaler_ADC.v".
    Found 8-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <preskaler_ADC> synthesized.


Synthesizing Unit <transkoderADC>.
    Related source file is "transkoderADC.v".
Unit <transkoderADC> synthesized.


Synthesizing Unit <Regulator>.
    Related source file is "Regulator.v".
Unit <Regulator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 2
# Counters                                             : 3
 19-bit up counter                                     : 1
 27-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 17
 1-bit register                                        : 16
 3-bit register                                        : 1
# Comparators                                          : 3
 27-bit comparator greater                             : 1
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 2
# Counters                                             : 3
 19-bit up counter                                     : 1
 27-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 3
 27-bit comparator greater                             : 1
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Regulator> ...

Optimizing unit <transkoder> ...

Optimizing unit <transkoderADC> ...

Optimizing unit <rej8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Regulator, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Regulator.ngr
Top Level Output File Name         : Regulator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 367
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 54
#      LUT2                        : 36
#      LUT3                        : 30
#      LUT4                        : 83
#      LUT4_L                      : 2
#      MUXCY                       : 81
#      MUXF5                       : 15
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 73
#      FDC                         : 27
#      FDCE                        : 16
#      FDPE                        : 3
#      FDRE                        : 27
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 17
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                      117  out of   7680     1%  
 Number of Slice Flip Flops:             73  out of  15360     0%  
 Number of 4 input LUTs:                212  out of  15360     1%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    173    17%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 73    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 46    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.380ns (Maximum Frequency: 119.325MHz)
   Minimum input arrival time before clock: 7.357ns
   Maximum output required time after clock: 15.760ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.380ns (frequency: 119.325MHz)
  Total number of paths / destination ports: 3979 / 114
-------------------------------------------------------------------------
Delay:               8.380ns (Levels of Logic = 9)
  Source:            blok2/Q_1 (FF)
  Destination:       blok12/Q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: blok2/Q_1 to blok12/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.720   1.339  blok2/Q_1 (blok2/Q_1)
     LUT2:I1->O            1   0.551   0.000  blok3/Mcompar_R_cmp_lt0000_lut<1> (blok3/Mcompar_R_cmp_lt0000_lut<1>)
     MUXCY:S->O            1   0.500   0.000  blok3/Mcompar_R_cmp_lt0000_cy<1> (blok3/Mcompar_R_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  blok3/Mcompar_R_cmp_lt0000_cy<2> (blok3/Mcompar_R_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  blok3/Mcompar_R_cmp_lt0000_cy<3> (blok3/Mcompar_R_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  blok3/Mcompar_R_cmp_lt0000_cy<4> (blok3/Mcompar_R_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  blok3/Mcompar_R_cmp_lt0000_cy<5> (blok3/Mcompar_R_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  blok3/Mcompar_R_cmp_lt0000_cy<6> (blok3/Mcompar_R_cmp_lt0000_cy<6>)
     MUXCY:CI->O           3   0.303   1.246  blok3/Mcompar_R_cmp_lt0000_cy<7> (blok3/Mcompar_R_cmp_lt0000_cy<7>)
     LUT4:I0->O           27   0.551   1.824  blok12/Q_and000041 (blok12/Q_and0000)
     FDRE:R                    1.026          blok12/Q_0
    ----------------------------------------
    Total                      8.380ns (3.971ns logic, 4.409ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 154 / 16
-------------------------------------------------------------------------
Offset:              7.357ns (Levels of Logic = 5)
  Source:            WE2<3> (PAD)
  Destination:       blok2/Q_3 (FF)
  Destination Clock: clk rising

  Data Path: WE2<3> to blok2/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.821   2.040  WE2_3_IBUF (WE2_3_IBUF)
     LUT4:I0->O            1   0.551   0.000  blok14/Y<3>1052 (blok14/Y<3>1052)
     MUXF5:I0->O           1   0.360   1.140  blok14/Y<3>105_f5 (blok14/Y<3>105)
     LUT4:I0->O            1   0.551   1.140  blok14/Y<3>213 (blok14/Y<3>213)
     LUT3:I0->O            1   0.551   0.000  blok14/Y<3>226 (wy_tr1<3>)
     FDCE:D                    0.203          blok2/Q_3
    ----------------------------------------
    Total                      7.357ns (3.037ns logic, 4.320ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 558 / 12
-------------------------------------------------------------------------
Offset:              15.760ns (Levels of Logic = 6)
  Source:            blok2/Q_3 (FF)
  Destination:       SA (PAD)
  Source Clock:      clk rising

  Data Path: blok2/Q_3 to SA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.720   1.483  blok2/Q_3 (blok2/Q_3)
     LUT3:I0->O            4   0.551   1.256  blok6/Y<7>11 (blok6/N0)
     LUT4:I0->O            7   0.551   1.405  blok6/Y<5>1 (wy_tr<5>)
     LUT4:I0->O            1   0.551   0.869  SA132_SW0 (N11)
     LUT3:I2->O            1   0.551   0.827  SA132 (SA132)
     LUT4:I3->O            1   0.551   0.801  SA167 (SA_OBUF)
     OBUF:I->O                 5.644          SA_OBUF (SA)
    ----------------------------------------
    Total                     15.760ns (9.119ns logic, 6.641ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.36 secs
 
--> 

Total memory usage is 266124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

