
usbotg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b4e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000037a0  0801b678  0801b678  0002b678  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ee18  0801ee18  0003020c  2**0
                  CONTENTS
  4 .ARM          00000008  0801ee18  0801ee18  0002ee18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ee20  0801ee20  0003020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ee20  0801ee20  0002ee20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ee24  0801ee24  0002ee24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0801ee28  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003020c  2**0
                  CONTENTS
 10 .bss          00018884  2000020c  2000020c  0003020c  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  20018a90  20018a90  0003020c  2**0
                  ALLOC
 12 .sram         00096000  68000000  0801f034  00040000  2**2
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0004bddf  00000000  00000000  0003023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009393  00000000  00000000  0007c01b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001e30  00000000  00000000  000853b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001c60  00000000  00000000  000871e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00033439  00000000  00000000  00088e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00036e47  00000000  00000000  000bc279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e6d57  00000000  00000000  000f30c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001d9e17  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000088e8  00000000  00000000  001d9e6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801b660 	.word	0x0801b660

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	0801b660 	.word	0x0801b660

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea6:	f001 fb9f 	bl	80025e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eaa:	f000 f871 	bl	8000f90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eae:	f000 f961 	bl	8001174 <MX_GPIO_Init>
  MX_FATFS_Init();
 8000eb2:	f008 fedf 	bl	8009c74 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8000eb6:	f017 fad3 	bl	8018460 <MX_USB_HOST_Init>
  MX_DMA_Init();
 8000eba:	f000 f93b 	bl	8001134 <MX_DMA_Init>
  MX_DCMI_Init();
 8000ebe:	f000 f8d7 	bl	8001070 <MX_DCMI_Init>
  MX_FSMC_Init();
 8000ec2:	f000 fa41 	bl	8001348 <MX_FSMC_Init>
  MX_LWIP_Init();
 8000ec6:	f009 f81d 	bl	8009f04 <MX_LWIP_Init>
  MX_UART5_Init();
 8000eca:	f000 f909 	bl	80010e0 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
//  while(APPLICATION_READY!=Appli_state)
//	  MX_USB_HOST_Process();

 PY_OV2640_RGB565_CONFIG();
 8000ece:	f000 fa9b 	bl	8001408 <PY_OV2640_RGB565_CONFIG>
 all_circle=(int)BUFFSIZE/MSS;
 8000ed2:	4b26      	ldr	r3, [pc, #152]	; (8000f6c <main+0xcc>)
 8000ed4:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8000ed8:	601a      	str	r2, [r3, #0]
 left_bytes = BUFFSIZE%MSS;
 8000eda:	4b25      	ldr	r3, [pc, #148]	; (8000f70 <main+0xd0>)
 8000edc:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8000ee0:	601a      	str	r2, [r3, #0]
 if (left_bytes!=0)
 8000ee2:	4b23      	ldr	r3, [pc, #140]	; (8000f70 <main+0xd0>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d004      	beq.n	8000ef4 <main+0x54>
	  all_circle++;
 8000eea:	4b20      	ldr	r3, [pc, #128]	; (8000f6c <main+0xcc>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	4a1e      	ldr	r2, [pc, #120]	; (8000f6c <main+0xcc>)
 8000ef2:	6013      	str	r3, [r2, #0]
 tcp_client_init();
 8000ef4:	f001 f996 	bl	8002224 <tcp_client_init>
	//__HAL_DCMI_ENABLE_IT(&hdcmi, DCMI_IT_FRAME);//?????????????????????????????????????
	 HAL_DCMI_DisableCrop (&hdcmi);
 8000ef8:	481e      	ldr	r0, [pc, #120]	; (8000f74 <main+0xd4>)
 8000efa:	f001 fe8c 	bl	8002c16 <HAL_DCMI_DisableCrop>
	 DCMI_RN = HEIGHT;
 8000efe:	4b1e      	ldr	r3, [pc, #120]	; (8000f78 <main+0xd8>)
 8000f00:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000f04:	601a      	str	r2, [r3, #0]
	 DCMI_CN = 1280;
 8000f06:	4b1d      	ldr	r3, [pc, #116]	; (8000f7c <main+0xdc>)
 8000f08:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8000f0c:	601a      	str	r2, [r3, #0]
	 DCMI_RS =0;
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	; (8000f80 <main+0xe0>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
	 DCMI_CS = 0;
 8000f14:	4b1b      	ldr	r3, [pc, #108]	; (8000f84 <main+0xe4>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
	 HAL_DCMI_ConfigCrop (&hdcmi, DCMI_CS, DCMI_RS, DCMI_CN , DCMI_RN);
 8000f1a:	4b1a      	ldr	r3, [pc, #104]	; (8000f84 <main+0xe4>)
 8000f1c:	6819      	ldr	r1, [r3, #0]
 8000f1e:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <main+0xe0>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	4b16      	ldr	r3, [pc, #88]	; (8000f7c <main+0xdc>)
 8000f24:	6818      	ldr	r0, [r3, #0]
 8000f26:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <main+0xd8>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	4811      	ldr	r0, [pc, #68]	; (8000f74 <main+0xd4>)
 8000f30:	f001 fe3e 	bl	8002bb0 <HAL_DCMI_ConfigCrop>
	 HAL_Delay(1);
 8000f34:	2001      	movs	r0, #1
 8000f36:	f001 fbc9 	bl	80026cc <HAL_Delay>
	 HAL_DCMI_EnableCrop (&hdcmi);
 8000f3a:	480e      	ldr	r0, [pc, #56]	; (8000f74 <main+0xd4>)
 8000f3c:	f001 fe95 	bl	8002c6a <HAL_DCMI_EnableCrop>
 	 HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)testsram,DCMI_CN*DCMI_RN/4);
 8000f40:	4911      	ldr	r1, [pc, #68]	; (8000f88 <main+0xe8>)
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <main+0xdc>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a0c      	ldr	r2, [pc, #48]	; (8000f78 <main+0xd8>)
 8000f48:	6812      	ldr	r2, [r2, #0]
 8000f4a:	fb02 f303 	mul.w	r3, r2, r3
 8000f4e:	089b      	lsrs	r3, r3, #2
 8000f50:	460a      	mov	r2, r1
 8000f52:	2100      	movs	r1, #0
 8000f54:	4807      	ldr	r0, [pc, #28]	; (8000f74 <main+0xd4>)
 8000f56:	f001 fcef 	bl	8002938 <HAL_DCMI_Start_DMA>
//	 for(int i=0;i<614400;i++){
//		 testsram[i]=i%200;
//	 }
printf("hello world");
 8000f5a:	480c      	ldr	r0, [pc, #48]	; (8000f8c <main+0xec>)
 8000f5c:	f018 fb24 	bl	80195a8 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MX_LWIP_Process();
 8000f60:	f009 f902 	bl	800a168 <MX_LWIP_Process>
//	  if(echo_run==1){
//
//		  echo();
//	  }
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f64:	f017 faa2 	bl	80184ac <MX_USB_HOST_Process>
	  MX_LWIP_Process();
 8000f68:	e7fa      	b.n	8000f60 <main+0xc0>
 8000f6a:	bf00      	nop
 8000f6c:	20000228 	.word	0x20000228
 8000f70:	2000022c 	.word	0x2000022c
 8000f74:	20002538 	.word	0x20002538
 8000f78:	20000234 	.word	0x20000234
 8000f7c:	20000238 	.word	0x20000238
 8000f80:	2000023c 	.word	0x2000023c
 8000f84:	20000240 	.word	0x20000240
 8000f88:	68000000 	.word	0x68000000
 8000f8c:	0801b67c 	.word	0x0801b67c

08000f90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b094      	sub	sp, #80	; 0x50
 8000f94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f96:	f107 0320 	add.w	r3, r7, #32
 8000f9a:	2230      	movs	r2, #48	; 0x30
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f017 fde6 	bl	8018b70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa4:	f107 030c 	add.w	r3, r7, #12
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	4b2b      	ldr	r3, [pc, #172]	; (8001068 <SystemClock_Config+0xd8>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbc:	4a2a      	ldr	r2, [pc, #168]	; (8001068 <SystemClock_Config+0xd8>)
 8000fbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fc2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc4:	4b28      	ldr	r3, [pc, #160]	; (8001068 <SystemClock_Config+0xd8>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	4b25      	ldr	r3, [pc, #148]	; (800106c <SystemClock_Config+0xdc>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a24      	ldr	r2, [pc, #144]	; (800106c <SystemClock_Config+0xdc>)
 8000fda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	4b22      	ldr	r3, [pc, #136]	; (800106c <SystemClock_Config+0xdc>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fec:	2301      	movs	r3, #1
 8000fee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ff0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ffa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001000:	2304      	movs	r3, #4
 8001002:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001004:	2360      	movs	r3, #96	; 0x60
 8001006:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001008:	2302      	movs	r3, #2
 800100a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800100c:	2304      	movs	r3, #4
 800100e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001010:	f107 0320 	add.w	r3, r7, #32
 8001014:	4618      	mov	r0, r3
 8001016:	f006 fd6f 	bl	8007af8 <HAL_RCC_OscConfig>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001020:	f000 fa34 	bl	800148c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001024:	230f      	movs	r3, #15
 8001026:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001028:	2302      	movs	r3, #2
 800102a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001030:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001034:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001036:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	2103      	movs	r1, #3
 8001042:	4618      	mov	r0, r3
 8001044:	f006 ffd0 	bl	8007fe8 <HAL_RCC_ClockConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800104e:	f000 fa1d 	bl	800148c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_4);
 8001052:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001056:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
 800105a:	2000      	movs	r0, #0
 800105c:	f007 f8aa 	bl	80081b4 <HAL_RCC_MCOConfig>
}
 8001060:	bf00      	nop
 8001062:	3750      	adds	r7, #80	; 0x50
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40023800 	.word	0x40023800
 800106c:	40007000 	.word	0x40007000

08001070 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8001074:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <MX_DCMI_Init+0x68>)
 8001076:	4a19      	ldr	r2, [pc, #100]	; (80010dc <MX_DCMI_Init+0x6c>)
 8001078:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800107a:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <MX_DCMI_Init+0x68>)
 800107c:	2200      	movs	r2, #0
 800107e:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8001080:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <MX_DCMI_Init+0x68>)
 8001082:	2220      	movs	r2, #32
 8001084:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8001086:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <MX_DCMI_Init+0x68>)
 8001088:	2200      	movs	r2, #0
 800108a:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <MX_DCMI_Init+0x68>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <MX_DCMI_Init+0x68>)
 8001094:	2200      	movs	r2, #0
 8001096:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <MX_DCMI_Init+0x68>)
 800109a:	2200      	movs	r2, #0
 800109c:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <MX_DCMI_Init+0x68>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80010a4:	480c      	ldr	r0, [pc, #48]	; (80010d8 <MX_DCMI_Init+0x68>)
 80010a6:	f001 feb6 	bl	8002e16 <HAL_DCMI_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 80010b0:	f000 f9ec 	bl	800148c <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

	__HAL_DCMI_ENABLE_IT(&hdcmi,DCMI_IT_FRAME);
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <MX_DCMI_Init+0x68>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	68da      	ldr	r2, [r3, #12]
 80010ba:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <MX_DCMI_Init+0x68>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f042 0201 	orr.w	r2, r2, #1
 80010c2:	60da      	str	r2, [r3, #12]
	__HAL_DCMI_ENABLE(&hdcmi);
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <MX_DCMI_Init+0x68>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <MX_DCMI_Init+0x68>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80010d2:	601a      	str	r2, [r3, #0]

  /* USER CODE END DCMI_Init 2 */

}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20002538 	.word	0x20002538
 80010dc:	50050000 	.word	0x50050000

080010e0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <MX_UART5_Init+0x4c>)
 80010e6:	4a12      	ldr	r2, [pc, #72]	; (8001130 <MX_UART5_Init+0x50>)
 80010e8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <MX_UART5_Init+0x4c>)
 80010ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010f0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <MX_UART5_Init+0x4c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	; (800112c <MX_UART5_Init+0x4c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80010fe:	4b0b      	ldr	r3, [pc, #44]	; (800112c <MX_UART5_Init+0x4c>)
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001104:	4b09      	ldr	r3, [pc, #36]	; (800112c <MX_UART5_Init+0x4c>)
 8001106:	220c      	movs	r2, #12
 8001108:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800110a:	4b08      	ldr	r3, [pc, #32]	; (800112c <MX_UART5_Init+0x4c>)
 800110c:	2200      	movs	r2, #0
 800110e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001110:	4b06      	ldr	r3, [pc, #24]	; (800112c <MX_UART5_Init+0x4c>)
 8001112:	2200      	movs	r2, #0
 8001114:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001116:	4805      	ldr	r0, [pc, #20]	; (800112c <MX_UART5_Init+0x4c>)
 8001118:	f007 fa0e 	bl	8008538 <HAL_UART_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001122:	f000 f9b3 	bl	800148c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200024f4 	.word	0x200024f4
 8001130:	40005000 	.word	0x40005000

08001134 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <MX_DMA_Init+0x3c>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a0b      	ldr	r2, [pc, #44]	; (8001170 <MX_DMA_Init+0x3c>)
 8001144:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b09      	ldr	r3, [pc, #36]	; (8001170 <MX_DMA_Init+0x3c>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 3, 0);
 8001156:	2200      	movs	r2, #0
 8001158:	2103      	movs	r1, #3
 800115a:	2039      	movs	r0, #57	; 0x39
 800115c:	f001 fbb5 	bl	80028ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001160:	2039      	movs	r0, #57	; 0x39
 8001162:	f001 fbce 	bl	8002902 <HAL_NVIC_EnableIRQ>

}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40023800 	.word	0x40023800

08001174 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08e      	sub	sp, #56	; 0x38
 8001178:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	609a      	str	r2, [r3, #8]
 8001186:	60da      	str	r2, [r3, #12]
 8001188:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	623b      	str	r3, [r7, #32]
 800118e:	4b69      	ldr	r3, [pc, #420]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	4a68      	ldr	r2, [pc, #416]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001194:	f043 0310 	orr.w	r3, r3, #16
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
 800119a:	4b66      	ldr	r3, [pc, #408]	; (8001334 <MX_GPIO_Init+0x1c0>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	f003 0310 	and.w	r3, r3, #16
 80011a2:	623b      	str	r3, [r7, #32]
 80011a4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	61fb      	str	r3, [r7, #28]
 80011aa:	4b62      	ldr	r3, [pc, #392]	; (8001334 <MX_GPIO_Init+0x1c0>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	4a61      	ldr	r2, [pc, #388]	; (8001334 <MX_GPIO_Init+0x1c0>)
 80011b0:	f043 0320 	orr.w	r3, r3, #32
 80011b4:	6313      	str	r3, [r2, #48]	; 0x30
 80011b6:	4b5f      	ldr	r3, [pc, #380]	; (8001334 <MX_GPIO_Init+0x1c0>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	f003 0320 	and.w	r3, r3, #32
 80011be:	61fb      	str	r3, [r7, #28]
 80011c0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	61bb      	str	r3, [r7, #24]
 80011c6:	4b5b      	ldr	r3, [pc, #364]	; (8001334 <MX_GPIO_Init+0x1c0>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	4a5a      	ldr	r2, [pc, #360]	; (8001334 <MX_GPIO_Init+0x1c0>)
 80011cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011d0:	6313      	str	r3, [r2, #48]	; 0x30
 80011d2:	4b58      	ldr	r3, [pc, #352]	; (8001334 <MX_GPIO_Init+0x1c0>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011da:	61bb      	str	r3, [r7, #24]
 80011dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
 80011e2:	4b54      	ldr	r3, [pc, #336]	; (8001334 <MX_GPIO_Init+0x1c0>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	4a53      	ldr	r2, [pc, #332]	; (8001334 <MX_GPIO_Init+0x1c0>)
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	6313      	str	r3, [r2, #48]	; 0x30
 80011ee:	4b51      	ldr	r3, [pc, #324]	; (8001334 <MX_GPIO_Init+0x1c0>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	617b      	str	r3, [r7, #20]
 80011f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	4b4d      	ldr	r3, [pc, #308]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	4a4c      	ldr	r2, [pc, #304]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6313      	str	r3, [r2, #48]	; 0x30
 800120a:	4b4a      	ldr	r3, [pc, #296]	; (8001334 <MX_GPIO_Init+0x1c0>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	613b      	str	r3, [r7, #16]
 8001214:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	4b46      	ldr	r3, [pc, #280]	; (8001334 <MX_GPIO_Init+0x1c0>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	4a45      	ldr	r2, [pc, #276]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001220:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001224:	6313      	str	r3, [r2, #48]	; 0x30
 8001226:	4b43      	ldr	r3, [pc, #268]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	60bb      	str	r3, [r7, #8]
 8001236:	4b3f      	ldr	r3, [pc, #252]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	4a3e      	ldr	r2, [pc, #248]	; (8001334 <MX_GPIO_Init+0x1c0>)
 800123c:	f043 0302 	orr.w	r3, r3, #2
 8001240:	6313      	str	r3, [r2, #48]	; 0x30
 8001242:	4b3c      	ldr	r3, [pc, #240]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	4b38      	ldr	r3, [pc, #224]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	4a37      	ldr	r2, [pc, #220]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001258:	f043 0308 	orr.w	r3, r3, #8
 800125c:	6313      	str	r3, [r2, #48]	; 0x30
 800125e:	4b35      	ldr	r3, [pc, #212]	; (8001334 <MX_GPIO_Init+0x1c0>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	f003 0308 	and.w	r3, r3, #8
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800126a:	2201      	movs	r2, #1
 800126c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001270:	4831      	ldr	r0, [pc, #196]	; (8001338 <MX_GPIO_Init+0x1c4>)
 8001272:	f004 feb7 	bl	8005fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	2108      	movs	r1, #8
 800127a:	4830      	ldr	r0, [pc, #192]	; (800133c <MX_GPIO_Init+0x1c8>)
 800127c:	f004 feb2 	bl	8005fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8001280:	2201      	movs	r2, #1
 8001282:	21c0      	movs	r1, #192	; 0xc0
 8001284:	482d      	ldr	r0, [pc, #180]	; (800133c <MX_GPIO_Init+0x1c8>)
 8001286:	f004 fead 	bl	8005fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_15, GPIO_PIN_SET);
 800128a:	2201      	movs	r2, #1
 800128c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001290:	482b      	ldr	r0, [pc, #172]	; (8001340 <MX_GPIO_Init+0x1cc>)
 8001292:	f004 fea7 	bl	8005fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001296:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800129a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129c:	2301      	movs	r3, #1
 800129e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a4:	2300      	movs	r3, #0
 80012a6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ac:	4619      	mov	r1, r3
 80012ae:	4822      	ldr	r0, [pc, #136]	; (8001338 <MX_GPIO_Init+0x1c4>)
 80012b0:	f004 fce4 	bl	8005c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	2302      	movs	r3, #2
 80012bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c2:	2300      	movs	r3, #0
 80012c4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80012c6:	2300      	movs	r3, #0
 80012c8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ce:	4619      	mov	r1, r3
 80012d0:	481c      	ldr	r0, [pc, #112]	; (8001344 <MX_GPIO_Init+0x1d0>)
 80012d2:	f004 fcd3 	bl	8005c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012d6:	2308      	movs	r3, #8
 80012d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012da:	2301      	movs	r3, #1
 80012dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	2300      	movs	r3, #0
 80012e4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ea:	4619      	mov	r1, r3
 80012ec:	4813      	ldr	r0, [pc, #76]	; (800133c <MX_GPIO_Init+0x1c8>)
 80012ee:	f004 fcc5 	bl	8005c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012f2:	23c0      	movs	r3, #192	; 0xc0
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f6:	2301      	movs	r3, #1
 80012f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012fa:	2301      	movs	r3, #1
 80012fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fe:	2303      	movs	r3, #3
 8001300:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001302:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001306:	4619      	mov	r1, r3
 8001308:	480c      	ldr	r0, [pc, #48]	; (800133c <MX_GPIO_Init+0x1c8>)
 800130a:	f004 fcb7 	bl	8005c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800130e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001312:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001314:	2301      	movs	r3, #1
 8001316:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001318:	2301      	movs	r3, #1
 800131a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800131c:	2302      	movs	r3, #2
 800131e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001320:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001324:	4619      	mov	r1, r3
 8001326:	4806      	ldr	r0, [pc, #24]	; (8001340 <MX_GPIO_Init+0x1cc>)
 8001328:	f004 fca8 	bl	8005c7c <HAL_GPIO_Init>

}
 800132c:	bf00      	nop
 800132e:	3738      	adds	r7, #56	; 0x38
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40023800 	.word	0x40023800
 8001338:	40020400 	.word	0x40020400
 800133c:	40020c00 	.word	0x40020c00
 8001340:	40021800 	.word	0x40021800
 8001344:	40020000 	.word	0x40020000

08001348 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b088      	sub	sp, #32
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800134e:	1d3b      	adds	r3, r7, #4
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
 800135c:	615a      	str	r2, [r3, #20]
 800135e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM3 memory initialization sequence
  */
  hsram3.Instance = FSMC_NORSRAM_DEVICE;
 8001360:	4b27      	ldr	r3, [pc, #156]	; (8001400 <MX_FSMC_Init+0xb8>)
 8001362:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001366:	601a      	str	r2, [r3, #0]
  hsram3.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001368:	4b25      	ldr	r3, [pc, #148]	; (8001400 <MX_FSMC_Init+0xb8>)
 800136a:	4a26      	ldr	r2, [pc, #152]	; (8001404 <MX_FSMC_Init+0xbc>)
 800136c:	605a      	str	r2, [r3, #4]
  /* hsram3.Init */
  hsram3.Init.NSBank = FSMC_NORSRAM_BANK3;
 800136e:	4b24      	ldr	r3, [pc, #144]	; (8001400 <MX_FSMC_Init+0xb8>)
 8001370:	2204      	movs	r2, #4
 8001372:	609a      	str	r2, [r3, #8]
  hsram3.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001374:	4b22      	ldr	r3, [pc, #136]	; (8001400 <MX_FSMC_Init+0xb8>)
 8001376:	2200      	movs	r2, #0
 8001378:	60da      	str	r2, [r3, #12]
  hsram3.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800137a:	4b21      	ldr	r3, [pc, #132]	; (8001400 <MX_FSMC_Init+0xb8>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  hsram3.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001380:	4b1f      	ldr	r3, [pc, #124]	; (8001400 <MX_FSMC_Init+0xb8>)
 8001382:	2210      	movs	r2, #16
 8001384:	615a      	str	r2, [r3, #20]
  hsram3.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001386:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <MX_FSMC_Init+0xb8>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]
  hsram3.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800138c:	4b1c      	ldr	r3, [pc, #112]	; (8001400 <MX_FSMC_Init+0xb8>)
 800138e:	2200      	movs	r2, #0
 8001390:	61da      	str	r2, [r3, #28]
  hsram3.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001392:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <MX_FSMC_Init+0xb8>)
 8001394:	2200      	movs	r2, #0
 8001396:	621a      	str	r2, [r3, #32]
  hsram3.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001398:	4b19      	ldr	r3, [pc, #100]	; (8001400 <MX_FSMC_Init+0xb8>)
 800139a:	2200      	movs	r2, #0
 800139c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram3.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <MX_FSMC_Init+0xb8>)
 80013a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013a4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram3.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80013a6:	4b16      	ldr	r3, [pc, #88]	; (8001400 <MX_FSMC_Init+0xb8>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram3.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80013ac:	4b14      	ldr	r3, [pc, #80]	; (8001400 <MX_FSMC_Init+0xb8>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	631a      	str	r2, [r3, #48]	; 0x30
  hsram3.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80013b2:	4b13      	ldr	r3, [pc, #76]	; (8001400 <MX_FSMC_Init+0xb8>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	635a      	str	r2, [r3, #52]	; 0x34
  hsram3.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80013b8:	4b11      	ldr	r3, [pc, #68]	; (8001400 <MX_FSMC_Init+0xb8>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	639a      	str	r2, [r3, #56]	; 0x38
  hsram3.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80013be:	4b10      	ldr	r3, [pc, #64]	; (8001400 <MX_FSMC_Init+0xb8>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 1;
 80013c4:	2301      	movs	r3, #1
 80013c6:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80013c8:	230f      	movs	r3, #15
 80013ca:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 7;
 80013cc:	2307      	movs	r3, #7
 80013ce:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80013d4:	2310      	movs	r3, #16
 80013d6:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80013d8:	2311      	movs	r3, #17
 80013da:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80013dc:	2300      	movs	r3, #0
 80013de:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram3, &Timing, NULL) != HAL_OK)
 80013e0:	1d3b      	adds	r3, r7, #4
 80013e2:	2200      	movs	r2, #0
 80013e4:	4619      	mov	r1, r3
 80013e6:	4806      	ldr	r0, [pc, #24]	; (8001400 <MX_FSMC_Init+0xb8>)
 80013e8:	f007 f862 	bl	80084b0 <HAL_SRAM_Init>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 80013f2:	f000 f84b 	bl	800148c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80013f6:	bf00      	nop
 80013f8:	3720      	adds	r7, #32
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20001408 	.word	0x20001408
 8001404:	a0000104 	.word	0xa0000104

08001408 <PY_OV2640_RGB565_CONFIG>:
	if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK) {
		Error_Handler();
	}
}

void PY_OV2640_RGB565_CONFIG(void) {
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
	/*Camera Interface*/
	SCCB_Rst();     //hard reset
 800140c:	f000 faa6 	bl	800195c <SCCB_Rst>
	HAL_Delay(100);
 8001410:	2064      	movs	r0, #100	; 0x64
 8001412:	f001 f95b 	bl	80026cc <HAL_Delay>

	//SCCB_WR_Reg(0xff, 0x01);   //soft reset
	//SCCB_WR_Reg(0x12, 0x80);
	HAL_Delay(100);
 8001416:	2064      	movs	r0, #100	; 0x64
 8001418:	f001 f958 	bl	80026cc <HAL_Delay>

	ov2640_verh = SCCB_RD_Reg(0x1c);
 800141c:	201c      	movs	r0, #28
 800141e:	f000 f9f1 	bl	8001804 <SCCB_RD_Reg>
 8001422:	4603      	mov	r3, r0
 8001424:	461a      	mov	r2, r3
 8001426:	4b17      	ldr	r3, [pc, #92]	; (8001484 <PY_OV2640_RGB565_CONFIG+0x7c>)
 8001428:	701a      	strb	r2, [r3, #0]
	HAL_Delay(50);
 800142a:	2032      	movs	r0, #50	; 0x32
 800142c:	f001 f94e 	bl	80026cc <HAL_Delay>
	ov2640_verl = SCCB_RD_Reg(0x1d);
 8001430:	201d      	movs	r0, #29
 8001432:	f000 f9e7 	bl	8001804 <SCCB_RD_Reg>
 8001436:	4603      	mov	r3, r0
 8001438:	461a      	mov	r2, r3
 800143a:	4b13      	ldr	r3, [pc, #76]	; (8001488 <PY_OV2640_RGB565_CONFIG+0x80>)
 800143c:	701a      	strb	r2, [r3, #0]
	HAL_Delay(50);
 800143e:	2032      	movs	r0, #50	; 0x32
 8001440:	f001 f944 	bl	80026cc <HAL_Delay>

	while ((ov2640_verh == 0xff) || (ov2640_verl == 0xff)) {
 8001444:	e007      	b.n	8001456 <PY_OV2640_RGB565_CONFIG+0x4e>
		//HAL_UART_Transmit(&huart1, &ov2640_verh, 1, 0xFFFFFF);
		HAL_Delay(500);
 8001446:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800144a:	f001 f93f 	bl	80026cc <HAL_Delay>
		//HAL_UART_Transmit(&huart1, &ov2640_verl, 1, 0xFFFFFF);
		HAL_Delay(500);
 800144e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001452:	f001 f93b 	bl	80026cc <HAL_Delay>
	while ((ov2640_verh == 0xff) || (ov2640_verl == 0xff)) {
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <PY_OV2640_RGB565_CONFIG+0x7c>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2bff      	cmp	r3, #255	; 0xff
 800145c:	d0f3      	beq.n	8001446 <PY_OV2640_RGB565_CONFIG+0x3e>
 800145e:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <PY_OV2640_RGB565_CONFIG+0x80>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2bff      	cmp	r3, #255	; 0xff
 8001464:	d0ef      	beq.n	8001446 <PY_OV2640_RGB565_CONFIG+0x3e>
	}

	OV2640_UXGA_Init();
 8001466:	f000 fa99 	bl	800199c <OV2640_UXGA_Init>

	//pix speed adjustment

	OV2640_RGB565_Mode();
 800146a:	f000 fabd 	bl	80019e8 <OV2640_RGB565_Mode>
	OV2640_OutSize_Set(640, 480);
 800146e:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8001472:	f44f 7020 	mov.w	r0, #640	; 0x280
 8001476:	f000 fad9 	bl	8001a2c <OV2640_OutSize_Set>
	HAL_Delay(200);
 800147a:	20c8      	movs	r0, #200	; 0xc8
 800147c:	f001 f926 	bl	80026cc <HAL_Delay>

}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20000000 	.word	0x20000000
 8001488:	20000001 	.word	0x20000001

0800148c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001490:	b672      	cpsid	i
}
 8001492:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001494:	e7fe      	b.n	8001494 <Error_Handler+0x8>
	...

08001498 <SCCB_Start>:
#include <ov2640.h>

//for not open-drain bus

void SCCB_Start(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
    SCCB_SDA_H;
 800149c:	2201      	movs	r2, #1
 800149e:	2180      	movs	r1, #128	; 0x80
 80014a0:	4814      	ldr	r0, [pc, #80]	; (80014f4 <SCCB_Start+0x5c>)
 80014a2:	f004 fd9f 	bl	8005fe4 <HAL_GPIO_WritePin>
    SCCB_SCL_H;
 80014a6:	2201      	movs	r2, #1
 80014a8:	2140      	movs	r1, #64	; 0x40
 80014aa:	4812      	ldr	r0, [pc, #72]	; (80014f4 <SCCB_Start+0x5c>)
 80014ac:	f004 fd9a 	bl	8005fe4 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <SCCB_Start+0x60>)
 80014b2:	2278      	movs	r2, #120	; 0x78
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	bf00      	nop
 80014b8:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <SCCB_Start+0x60>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	1e5a      	subs	r2, r3, #1
 80014be:	490e      	ldr	r1, [pc, #56]	; (80014f8 <SCCB_Start+0x60>)
 80014c0:	600a      	str	r2, [r1, #0]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d1f8      	bne.n	80014b8 <SCCB_Start+0x20>
    SCCB_SDA_L;
 80014c6:	2200      	movs	r2, #0
 80014c8:	2180      	movs	r1, #128	; 0x80
 80014ca:	480a      	ldr	r0, [pc, #40]	; (80014f4 <SCCB_Start+0x5c>)
 80014cc:	f004 fd8a 	bl	8005fe4 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 80014d0:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <SCCB_Start+0x60>)
 80014d2:	2278      	movs	r2, #120	; 0x78
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	bf00      	nop
 80014d8:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <SCCB_Start+0x60>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	1e5a      	subs	r2, r3, #1
 80014de:	4906      	ldr	r1, [pc, #24]	; (80014f8 <SCCB_Start+0x60>)
 80014e0:	600a      	str	r2, [r1, #0]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f8      	bne.n	80014d8 <SCCB_Start+0x40>
    SCCB_SCL_L;
 80014e6:	2200      	movs	r2, #0
 80014e8:	2140      	movs	r1, #64	; 0x40
 80014ea:	4802      	ldr	r0, [pc, #8]	; (80014f4 <SCCB_Start+0x5c>)
 80014ec:	f004 fd7a 	bl	8005fe4 <HAL_GPIO_WritePin>
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40020c00 	.word	0x40020c00
 80014f8:	2000257c 	.word	0x2000257c

080014fc <SCCB_Stop>:


void SCCB_Stop(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
    SCCB_SDA_L;
 8001500:	2200      	movs	r2, #0
 8001502:	2180      	movs	r1, #128	; 0x80
 8001504:	4818      	ldr	r0, [pc, #96]	; (8001568 <SCCB_Stop+0x6c>)
 8001506:	f004 fd6d 	bl	8005fe4 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 800150a:	4b18      	ldr	r3, [pc, #96]	; (800156c <SCCB_Stop+0x70>)
 800150c:	2278      	movs	r2, #120	; 0x78
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	bf00      	nop
 8001512:	4b16      	ldr	r3, [pc, #88]	; (800156c <SCCB_Stop+0x70>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	1e5a      	subs	r2, r3, #1
 8001518:	4914      	ldr	r1, [pc, #80]	; (800156c <SCCB_Stop+0x70>)
 800151a:	600a      	str	r2, [r1, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d1f8      	bne.n	8001512 <SCCB_Stop+0x16>
    SCCB_SCL_H;
 8001520:	2201      	movs	r2, #1
 8001522:	2140      	movs	r1, #64	; 0x40
 8001524:	4810      	ldr	r0, [pc, #64]	; (8001568 <SCCB_Stop+0x6c>)
 8001526:	f004 fd5d 	bl	8005fe4 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 800152a:	4b10      	ldr	r3, [pc, #64]	; (800156c <SCCB_Stop+0x70>)
 800152c:	2278      	movs	r2, #120	; 0x78
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	bf00      	nop
 8001532:	4b0e      	ldr	r3, [pc, #56]	; (800156c <SCCB_Stop+0x70>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	1e5a      	subs	r2, r3, #1
 8001538:	490c      	ldr	r1, [pc, #48]	; (800156c <SCCB_Stop+0x70>)
 800153a:	600a      	str	r2, [r1, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1f8      	bne.n	8001532 <SCCB_Stop+0x36>
    SCCB_SDA_H;
 8001540:	2201      	movs	r2, #1
 8001542:	2180      	movs	r1, #128	; 0x80
 8001544:	4808      	ldr	r0, [pc, #32]	; (8001568 <SCCB_Stop+0x6c>)
 8001546:	f004 fd4d 	bl	8005fe4 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 800154a:	4b08      	ldr	r3, [pc, #32]	; (800156c <SCCB_Stop+0x70>)
 800154c:	2278      	movs	r2, #120	; 0x78
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	bf00      	nop
 8001552:	4b06      	ldr	r3, [pc, #24]	; (800156c <SCCB_Stop+0x70>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	1e5a      	subs	r2, r3, #1
 8001558:	4904      	ldr	r1, [pc, #16]	; (800156c <SCCB_Stop+0x70>)
 800155a:	600a      	str	r2, [r1, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1f8      	bne.n	8001552 <SCCB_Stop+0x56>
}
 8001560:	bf00      	nop
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40020c00 	.word	0x40020c00
 800156c:	2000257c 	.word	0x2000257c

08001570 <SCCB_No_Ack>:

void SCCB_No_Ack(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
	HAL_Delay(1);
 8001574:	2001      	movs	r0, #1
 8001576:	f001 f8a9 	bl	80026cc <HAL_Delay>
	SCCB_SDA_H;
 800157a:	2201      	movs	r2, #1
 800157c:	2180      	movs	r1, #128	; 0x80
 800157e:	481b      	ldr	r0, [pc, #108]	; (80015ec <SCCB_No_Ack+0x7c>)
 8001580:	f004 fd30 	bl	8005fe4 <HAL_GPIO_WritePin>
	SCCB_SCL_H;
 8001584:	2201      	movs	r2, #1
 8001586:	2140      	movs	r1, #64	; 0x40
 8001588:	4818      	ldr	r0, [pc, #96]	; (80015ec <SCCB_No_Ack+0x7c>)
 800158a:	f004 fd2b 	bl	8005fe4 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 800158e:	4b18      	ldr	r3, [pc, #96]	; (80015f0 <SCCB_No_Ack+0x80>)
 8001590:	2278      	movs	r2, #120	; 0x78
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	bf00      	nop
 8001596:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <SCCB_No_Ack+0x80>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	1e5a      	subs	r2, r3, #1
 800159c:	4914      	ldr	r1, [pc, #80]	; (80015f0 <SCCB_No_Ack+0x80>)
 800159e:	600a      	str	r2, [r1, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1f8      	bne.n	8001596 <SCCB_No_Ack+0x26>
	SCCB_SCL_L;
 80015a4:	2200      	movs	r2, #0
 80015a6:	2140      	movs	r1, #64	; 0x40
 80015a8:	4810      	ldr	r0, [pc, #64]	; (80015ec <SCCB_No_Ack+0x7c>)
 80015aa:	f004 fd1b 	bl	8005fe4 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 80015ae:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <SCCB_No_Ack+0x80>)
 80015b0:	2278      	movs	r2, #120	; 0x78
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	bf00      	nop
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <SCCB_No_Ack+0x80>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	1e5a      	subs	r2, r3, #1
 80015bc:	490c      	ldr	r1, [pc, #48]	; (80015f0 <SCCB_No_Ack+0x80>)
 80015be:	600a      	str	r2, [r1, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1f8      	bne.n	80015b6 <SCCB_No_Ack+0x46>
	SCCB_SDA_L;
 80015c4:	2200      	movs	r2, #0
 80015c6:	2180      	movs	r1, #128	; 0x80
 80015c8:	4808      	ldr	r0, [pc, #32]	; (80015ec <SCCB_No_Ack+0x7c>)
 80015ca:	f004 fd0b 	bl	8005fe4 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 80015ce:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <SCCB_No_Ack+0x80>)
 80015d0:	2278      	movs	r2, #120	; 0x78
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	bf00      	nop
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <SCCB_No_Ack+0x80>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	1e5a      	subs	r2, r3, #1
 80015dc:	4904      	ldr	r1, [pc, #16]	; (80015f0 <SCCB_No_Ack+0x80>)
 80015de:	600a      	str	r2, [r1, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1f8      	bne.n	80015d6 <SCCB_No_Ack+0x66>
}
 80015e4:	bf00      	nop
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40020c00 	.word	0x40020c00
 80015f0:	2000257c 	.word	0x2000257c

080015f4 <SCCB_WR_Byte>:

uint8_t SCCB_WR_Byte(uint8_t dat)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
	uint8_t j,res;
	for(j=0;j<8;j++)
 80015fe:	2300      	movs	r3, #0
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	e034      	b.n	800166e <SCCB_WR_Byte+0x7a>
	{
		if(dat&0x80)SCCB_SDA_H;
 8001604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001608:	2b00      	cmp	r3, #0
 800160a:	da05      	bge.n	8001618 <SCCB_WR_Byte+0x24>
 800160c:	2201      	movs	r2, #1
 800160e:	2180      	movs	r1, #128	; 0x80
 8001610:	4833      	ldr	r0, [pc, #204]	; (80016e0 <SCCB_WR_Byte+0xec>)
 8001612:	f004 fce7 	bl	8005fe4 <HAL_GPIO_WritePin>
 8001616:	e004      	b.n	8001622 <SCCB_WR_Byte+0x2e>
		else SCCB_SDA_L;
 8001618:	2200      	movs	r2, #0
 800161a:	2180      	movs	r1, #128	; 0x80
 800161c:	4830      	ldr	r0, [pc, #192]	; (80016e0 <SCCB_WR_Byte+0xec>)
 800161e:	f004 fce1 	bl	8005fe4 <HAL_GPIO_WritePin>
		dat<<=1;
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	71fb      	strb	r3, [r7, #7]

		tickdelay = ticknumber;while(tickdelay--);
 8001628:	4b2e      	ldr	r3, [pc, #184]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 800162a:	2278      	movs	r2, #120	; 0x78
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	bf00      	nop
 8001630:	4b2c      	ldr	r3, [pc, #176]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	1e5a      	subs	r2, r3, #1
 8001636:	492b      	ldr	r1, [pc, #172]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 8001638:	600a      	str	r2, [r1, #0]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d1f8      	bne.n	8001630 <SCCB_WR_Byte+0x3c>
		SCCB_SCL_H;
 800163e:	2201      	movs	r2, #1
 8001640:	2140      	movs	r1, #64	; 0x40
 8001642:	4827      	ldr	r0, [pc, #156]	; (80016e0 <SCCB_WR_Byte+0xec>)
 8001644:	f004 fcce 	bl	8005fe4 <HAL_GPIO_WritePin>

		tickdelay = ticknumber;while(tickdelay--);
 8001648:	4b26      	ldr	r3, [pc, #152]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 800164a:	2278      	movs	r2, #120	; 0x78
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	bf00      	nop
 8001650:	4b24      	ldr	r3, [pc, #144]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	1e5a      	subs	r2, r3, #1
 8001656:	4923      	ldr	r1, [pc, #140]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 8001658:	600a      	str	r2, [r1, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1f8      	bne.n	8001650 <SCCB_WR_Byte+0x5c>
		SCCB_SCL_L;
 800165e:	2200      	movs	r2, #0
 8001660:	2140      	movs	r1, #64	; 0x40
 8001662:	481f      	ldr	r0, [pc, #124]	; (80016e0 <SCCB_WR_Byte+0xec>)
 8001664:	f004 fcbe 	bl	8005fe4 <HAL_GPIO_WritePin>
	for(j=0;j<8;j++)
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	3301      	adds	r3, #1
 800166c:	73fb      	strb	r3, [r7, #15]
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	2b07      	cmp	r3, #7
 8001672:	d9c7      	bls.n	8001604 <SCCB_WR_Byte+0x10>
	}
	SCCB_SDA_IN();
 8001674:	f000 f918 	bl	80018a8 <SCCB_SDA_IN>

	tickdelay = ticknumber;while(tickdelay--);
 8001678:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 800167a:	2278      	movs	r2, #120	; 0x78
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	bf00      	nop
 8001680:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	1e5a      	subs	r2, r3, #1
 8001686:	4917      	ldr	r1, [pc, #92]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 8001688:	600a      	str	r2, [r1, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1f8      	bne.n	8001680 <SCCB_WR_Byte+0x8c>
	SCCB_SCL_H;
 800168e:	2201      	movs	r2, #1
 8001690:	2140      	movs	r1, #64	; 0x40
 8001692:	4813      	ldr	r0, [pc, #76]	; (80016e0 <SCCB_WR_Byte+0xec>)
 8001694:	f004 fca6 	bl	8005fe4 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 8001698:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 800169a:	2278      	movs	r2, #120	; 0x78
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	bf00      	nop
 80016a0:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	1e5a      	subs	r2, r3, #1
 80016a6:	490f      	ldr	r1, [pc, #60]	; (80016e4 <SCCB_WR_Byte+0xf0>)
 80016a8:	600a      	str	r2, [r1, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d1f8      	bne.n	80016a0 <SCCB_WR_Byte+0xac>
	if(SCCB_READ_SDA)res=1;
 80016ae:	2180      	movs	r1, #128	; 0x80
 80016b0:	480b      	ldr	r0, [pc, #44]	; (80016e0 <SCCB_WR_Byte+0xec>)
 80016b2:	f004 fc7f 	bl	8005fb4 <HAL_GPIO_ReadPin>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d002      	beq.n	80016c2 <SCCB_WR_Byte+0xce>
 80016bc:	2301      	movs	r3, #1
 80016be:	73bb      	strb	r3, [r7, #14]
 80016c0:	e001      	b.n	80016c6 <SCCB_WR_Byte+0xd2>
	else res=0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	73bb      	strb	r3, [r7, #14]
	SCCB_SCL_L;
 80016c6:	2200      	movs	r2, #0
 80016c8:	2140      	movs	r1, #64	; 0x40
 80016ca:	4805      	ldr	r0, [pc, #20]	; (80016e0 <SCCB_WR_Byte+0xec>)
 80016cc:	f004 fc8a 	bl	8005fe4 <HAL_GPIO_WritePin>
	SCCB_SDA_OUT();
 80016d0:	f000 f918 	bl	8001904 <SCCB_SDA_OUT>
	return res;
 80016d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40020c00 	.word	0x40020c00
 80016e4:	2000257c 	.word	0x2000257c

080016e8 <SCCB_RD_Byte>:

uint8_t SCCB_RD_Byte(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
	uint8_t temp=0,j;
 80016ee:	2300      	movs	r3, #0
 80016f0:	71fb      	strb	r3, [r7, #7]
	SCCB_SDA_IN();
 80016f2:	f000 f8d9 	bl	80018a8 <SCCB_SDA_IN>
	for(j=8;j>0;j--)
 80016f6:	2308      	movs	r3, #8
 80016f8:	71bb      	strb	r3, [r7, #6]
 80016fa:	e02f      	b.n	800175c <SCCB_RD_Byte+0x74>
	{

		tickdelay = ticknumber;while(tickdelay--);
 80016fc:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <SCCB_RD_Byte+0x88>)
 80016fe:	2278      	movs	r2, #120	; 0x78
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	bf00      	nop
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <SCCB_RD_Byte+0x88>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	1e5a      	subs	r2, r3, #1
 800170a:	4919      	ldr	r1, [pc, #100]	; (8001770 <SCCB_RD_Byte+0x88>)
 800170c:	600a      	str	r2, [r1, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d1f8      	bne.n	8001704 <SCCB_RD_Byte+0x1c>
	    SCCB_SCL_H;
 8001712:	2201      	movs	r2, #1
 8001714:	2140      	movs	r1, #64	; 0x40
 8001716:	4817      	ldr	r0, [pc, #92]	; (8001774 <SCCB_RD_Byte+0x8c>)
 8001718:	f004 fc64 	bl	8005fe4 <HAL_GPIO_WritePin>
		temp=temp<<1;
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	71fb      	strb	r3, [r7, #7]
		if(SCCB_READ_SDA)temp++;
 8001722:	2180      	movs	r1, #128	; 0x80
 8001724:	4813      	ldr	r0, [pc, #76]	; (8001774 <SCCB_RD_Byte+0x8c>)
 8001726:	f004 fc45 	bl	8005fb4 <HAL_GPIO_ReadPin>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d002      	beq.n	8001736 <SCCB_RD_Byte+0x4e>
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	3301      	adds	r3, #1
 8001734:	71fb      	strb	r3, [r7, #7]

		tickdelay = ticknumber;while(tickdelay--);
 8001736:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <SCCB_RD_Byte+0x88>)
 8001738:	2278      	movs	r2, #120	; 0x78
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	bf00      	nop
 800173e:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <SCCB_RD_Byte+0x88>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	1e5a      	subs	r2, r3, #1
 8001744:	490a      	ldr	r1, [pc, #40]	; (8001770 <SCCB_RD_Byte+0x88>)
 8001746:	600a      	str	r2, [r1, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1f8      	bne.n	800173e <SCCB_RD_Byte+0x56>
		SCCB_SCL_L;
 800174c:	2200      	movs	r2, #0
 800174e:	2140      	movs	r1, #64	; 0x40
 8001750:	4808      	ldr	r0, [pc, #32]	; (8001774 <SCCB_RD_Byte+0x8c>)
 8001752:	f004 fc47 	bl	8005fe4 <HAL_GPIO_WritePin>
	for(j=8;j>0;j--)
 8001756:	79bb      	ldrb	r3, [r7, #6]
 8001758:	3b01      	subs	r3, #1
 800175a:	71bb      	strb	r3, [r7, #6]
 800175c:	79bb      	ldrb	r3, [r7, #6]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1cc      	bne.n	80016fc <SCCB_RD_Byte+0x14>
	}
	SCCB_SDA_OUT();
 8001762:	f000 f8cf 	bl	8001904 <SCCB_SDA_OUT>
	return temp;
 8001766:	79fb      	ldrb	r3, [r7, #7]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	2000257c 	.word	0x2000257c
 8001774:	40020c00 	.word	0x40020c00

08001778 <SCCB_WR_Reg>:

uint8_t SCCB_WR_Reg(uint8_t reg,uint8_t data)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	460a      	mov	r2, r1
 8001782:	71fb      	strb	r3, [r7, #7]
 8001784:	4613      	mov	r3, r2
 8001786:	71bb      	strb	r3, [r7, #6]
	uint8_t res=0;
 8001788:	2300      	movs	r3, #0
 800178a:	73fb      	strb	r3, [r7, #15]
	SCCB_Start();
 800178c:	f7ff fe84 	bl	8001498 <SCCB_Start>
	if(SCCB_WR_Byte(SCCB_ID_W))res=1;
 8001790:	2060      	movs	r0, #96	; 0x60
 8001792:	f7ff ff2f 	bl	80015f4 <SCCB_WR_Byte>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <SCCB_WR_Reg+0x28>
 800179c:	2301      	movs	r3, #1
 800179e:	73fb      	strb	r3, [r7, #15]

	tickdelay = ticknumber;while(tickdelay--);
 80017a0:	4b17      	ldr	r3, [pc, #92]	; (8001800 <SCCB_WR_Reg+0x88>)
 80017a2:	2278      	movs	r2, #120	; 0x78
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	bf00      	nop
 80017a8:	4b15      	ldr	r3, [pc, #84]	; (8001800 <SCCB_WR_Reg+0x88>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	1e5a      	subs	r2, r3, #1
 80017ae:	4914      	ldr	r1, [pc, #80]	; (8001800 <SCCB_WR_Reg+0x88>)
 80017b0:	600a      	str	r2, [r1, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1f8      	bne.n	80017a8 <SCCB_WR_Reg+0x30>
	if(SCCB_WR_Byte(reg))res=1;
 80017b6:	79fb      	ldrb	r3, [r7, #7]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff1b 	bl	80015f4 <SCCB_WR_Byte>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <SCCB_WR_Reg+0x50>
 80017c4:	2301      	movs	r3, #1
 80017c6:	73fb      	strb	r3, [r7, #15]

	tickdelay = ticknumber;while(tickdelay--);
 80017c8:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <SCCB_WR_Reg+0x88>)
 80017ca:	2278      	movs	r2, #120	; 0x78
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	bf00      	nop
 80017d0:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <SCCB_WR_Reg+0x88>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	1e5a      	subs	r2, r3, #1
 80017d6:	490a      	ldr	r1, [pc, #40]	; (8001800 <SCCB_WR_Reg+0x88>)
 80017d8:	600a      	str	r2, [r1, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f8      	bne.n	80017d0 <SCCB_WR_Reg+0x58>
  	if(SCCB_WR_Byte(data))res=1;
 80017de:	79bb      	ldrb	r3, [r7, #6]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ff07 	bl	80015f4 <SCCB_WR_Byte>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <SCCB_WR_Reg+0x78>
 80017ec:	2301      	movs	r3, #1
 80017ee:	73fb      	strb	r3, [r7, #15]
  	SCCB_Stop();
 80017f0:	f7ff fe84 	bl	80014fc <SCCB_Stop>
  	return	res;
 80017f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	2000257c 	.word	0x2000257c

08001804 <SCCB_RD_Reg>:

uint8_t SCCB_RD_Reg(uint8_t reg)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
	uint8_t val=0;
 800180e:	2300      	movs	r3, #0
 8001810:	73fb      	strb	r3, [r7, #15]
	SCCB_Start();
 8001812:	f7ff fe41 	bl	8001498 <SCCB_Start>
	SCCB_WR_Byte(SCCB_ID_W);
 8001816:	2060      	movs	r0, #96	; 0x60
 8001818:	f7ff feec 	bl	80015f4 <SCCB_WR_Byte>

	tickdelay = ticknumber;while(tickdelay--);
 800181c:	4b21      	ldr	r3, [pc, #132]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 800181e:	2278      	movs	r2, #120	; 0x78
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	bf00      	nop
 8001824:	4b1f      	ldr	r3, [pc, #124]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	1e5a      	subs	r2, r3, #1
 800182a:	491e      	ldr	r1, [pc, #120]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 800182c:	600a      	str	r2, [r1, #0]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f8      	bne.n	8001824 <SCCB_RD_Reg+0x20>
  	SCCB_WR_Byte(reg);
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fedd 	bl	80015f4 <SCCB_WR_Byte>

  	tickdelay = ticknumber;while(tickdelay--);
 800183a:	4b1a      	ldr	r3, [pc, #104]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 800183c:	2278      	movs	r2, #120	; 0x78
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	bf00      	nop
 8001842:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	1e5a      	subs	r2, r3, #1
 8001848:	4916      	ldr	r1, [pc, #88]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 800184a:	600a      	str	r2, [r1, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d1f8      	bne.n	8001842 <SCCB_RD_Reg+0x3e>
	SCCB_Stop();
 8001850:	f7ff fe54 	bl	80014fc <SCCB_Stop>

	tickdelay = ticknumber;while(tickdelay--);
 8001854:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 8001856:	2278      	movs	r2, #120	; 0x78
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	bf00      	nop
 800185c:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	1e5a      	subs	r2, r3, #1
 8001862:	4910      	ldr	r1, [pc, #64]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 8001864:	600a      	str	r2, [r1, #0]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1f8      	bne.n	800185c <SCCB_RD_Reg+0x58>

	SCCB_Start();
 800186a:	f7ff fe15 	bl	8001498 <SCCB_Start>
	SCCB_WR_Byte(SCCB_ID_R);
 800186e:	2061      	movs	r0, #97	; 0x61
 8001870:	f7ff fec0 	bl	80015f4 <SCCB_WR_Byte>

	tickdelay = ticknumber;while(tickdelay--);
 8001874:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 8001876:	2278      	movs	r2, #120	; 0x78
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	bf00      	nop
 800187c:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	1e5a      	subs	r2, r3, #1
 8001882:	4908      	ldr	r1, [pc, #32]	; (80018a4 <SCCB_RD_Reg+0xa0>)
 8001884:	600a      	str	r2, [r1, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1f8      	bne.n	800187c <SCCB_RD_Reg+0x78>
  	val=SCCB_RD_Byte();
 800188a:	f7ff ff2d 	bl	80016e8 <SCCB_RD_Byte>
 800188e:	4603      	mov	r3, r0
 8001890:	73fb      	strb	r3, [r7, #15]
  	SCCB_No_Ack();
 8001892:	f7ff fe6d 	bl	8001570 <SCCB_No_Ack>
  	SCCB_Stop();
 8001896:	f7ff fe31 	bl	80014fc <SCCB_Stop>
  	return val;
 800189a:	7bfb      	ldrb	r3, [r7, #15]
}
 800189c:	4618      	mov	r0, r3
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	2000257c 	.word	0x2000257c

080018a8 <SCCB_SDA_IN>:


void SCCB_SDA_IN(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	4b0e      	ldr	r3, [pc, #56]	; (80018fc <SCCB_SDA_IN+0x54>)
 80018c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c4:	4a0d      	ldr	r2, [pc, #52]	; (80018fc <SCCB_SDA_IN+0x54>)
 80018c6:	f043 0308 	orr.w	r3, r3, #8
 80018ca:	6313      	str	r3, [r2, #48]	; 0x30
 80018cc:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <SCCB_SDA_IN+0x54>)
 80018ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d0:	f003 0308 	and.w	r3, r3, #8
 80018d4:	603b      	str	r3, [r7, #0]
 80018d6:	683b      	ldr	r3, [r7, #0]
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018dc:	2300      	movs	r3, #0
 80018de:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018e0:	2301      	movs	r3, #1
 80018e2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018e4:	2302      	movs	r3, #2
 80018e6:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	4619      	mov	r1, r3
 80018ec:	4804      	ldr	r0, [pc, #16]	; (8001900 <SCCB_SDA_IN+0x58>)
 80018ee:	f004 f9c5 	bl	8005c7c <HAL_GPIO_Init>
}
 80018f2:	bf00      	nop
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40023800 	.word	0x40023800
 8001900:	40020c00 	.word	0x40020c00

08001904 <SCCB_SDA_OUT>:

void SCCB_SDA_OUT(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001918:	2300      	movs	r3, #0
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	4b0d      	ldr	r3, [pc, #52]	; (8001954 <SCCB_SDA_OUT+0x50>)
 800191e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001920:	4a0c      	ldr	r2, [pc, #48]	; (8001954 <SCCB_SDA_OUT+0x50>)
 8001922:	f043 0308 	orr.w	r3, r3, #8
 8001926:	6313      	str	r3, [r2, #48]	; 0x30
 8001928:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <SCCB_SDA_OUT+0x50>)
 800192a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192c:	f003 0308 	and.w	r3, r3, #8
 8001930:	603b      	str	r3, [r7, #0]
 8001932:	683b      	ldr	r3, [r7, #0]
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001938:	2301      	movs	r3, #1
 800193a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800193c:	2302      	movs	r3, #2
 800193e:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001940:	1d3b      	adds	r3, r7, #4
 8001942:	4619      	mov	r1, r3
 8001944:	4804      	ldr	r0, [pc, #16]	; (8001958 <SCCB_SDA_OUT+0x54>)
 8001946:	f004 f999 	bl	8005c7c <HAL_GPIO_Init>
}
 800194a:	bf00      	nop
 800194c:	3718      	adds	r7, #24
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40023800 	.word	0x40023800
 8001958:	40020c00 	.word	0x40020c00

0800195c <SCCB_Rst>:

void SCCB_Rst(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3,GPIO_PIN_RESET)	;
 8001960:	2200      	movs	r2, #0
 8001962:	2108      	movs	r1, #8
 8001964:	480b      	ldr	r0, [pc, #44]	; (8001994 <SCCB_Rst+0x38>)
 8001966:	f004 fb3d 	bl	8005fe4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_15,GPIO_PIN_RESET)	;
 800196a:	2200      	movs	r2, #0
 800196c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001970:	4809      	ldr	r0, [pc, #36]	; (8001998 <SCCB_Rst+0x3c>)
 8001972:	f004 fb37 	bl	8005fe4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001976:	2064      	movs	r0, #100	; 0x64
 8001978:	f000 fea8 	bl	80026cc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_15,GPIO_PIN_SET)	;
 800197c:	2201      	movs	r2, #1
 800197e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001982:	4805      	ldr	r0, [pc, #20]	; (8001998 <SCCB_Rst+0x3c>)
 8001984:	f004 fb2e 	bl	8005fe4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001988:	2064      	movs	r0, #100	; 0x64
 800198a:	f000 fe9f 	bl	80026cc <HAL_Delay>
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40020c00 	.word	0x40020c00
 8001998:	40021800 	.word	0x40021800

0800199c <OV2640_UXGA_Init>:
	0xe0, 0x00,
	0xdd, 0x7f,
	0x05, 0x00,
};
void OV2640_UXGA_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
	for(uint32_t i=0; i<sizeof(ov2640_uxga_init_reg_tbl)/2 ; i++)
 80019a2:	2300      	movs	r3, #0
 80019a4:	607b      	str	r3, [r7, #4]
 80019a6:	e015      	b.n	80019d4 <OV2640_UXGA_Init+0x38>
 {
   SCCB_WR_Reg(ov2640_uxga_init_reg_tbl[i][0],ov2640_uxga_init_reg_tbl[i][1]);
 80019a8:	4a0e      	ldr	r2, [pc, #56]	; (80019e4 <OV2640_UXGA_Init+0x48>)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 80019b0:	490c      	ldr	r1, [pc, #48]	; (80019e4 <OV2640_UXGA_Init+0x48>)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	440b      	add	r3, r1
 80019b8:	785b      	ldrb	r3, [r3, #1]
 80019ba:	4619      	mov	r1, r3
 80019bc:	4610      	mov	r0, r2
 80019be:	f7ff fedb 	bl	8001778 <SCCB_WR_Reg>
   if(i<10) HAL_Delay(5);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2b09      	cmp	r3, #9
 80019c6:	d802      	bhi.n	80019ce <OV2640_UXGA_Init+0x32>
 80019c8:	2005      	movs	r0, #5
 80019ca:	f000 fe7f 	bl	80026cc <HAL_Delay>
	for(uint32_t i=0; i<sizeof(ov2640_uxga_init_reg_tbl)/2 ; i++)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	3301      	adds	r3, #1
 80019d2:	607b      	str	r3, [r7, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2bb1      	cmp	r3, #177	; 0xb1
 80019d8:	d9e6      	bls.n	80019a8 <OV2640_UXGA_Init+0xc>
 }

}
 80019da:	bf00      	nop
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	0801e74c 	.word	0x0801e74c

080019e8 <OV2640_RGB565_Mode>:
		0xe1, 0x67
};

//OV2640 mode: RGB565
void OV2640_RGB565_Mode(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
	uint16_t i=0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	80fb      	strh	r3, [r7, #6]

	for(i=0;i<(sizeof(ov2640_rgb565_reg_tbl)/2);i++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	80fb      	strh	r3, [r7, #6]
 80019f6:	e00f      	b.n	8001a18 <OV2640_RGB565_Mode+0x30>
	{
		SCCB_WR_Reg(ov2640_rgb565_reg_tbl[i][0],ov2640_rgb565_reg_tbl[i][1]);
 80019f8:	88fb      	ldrh	r3, [r7, #6]
 80019fa:	4a0b      	ldr	r2, [pc, #44]	; (8001a28 <OV2640_RGB565_Mode+0x40>)
 80019fc:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001a00:	88fb      	ldrh	r3, [r7, #6]
 8001a02:	4909      	ldr	r1, [pc, #36]	; (8001a28 <OV2640_RGB565_Mode+0x40>)
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	440b      	add	r3, r1
 8001a08:	785b      	ldrb	r3, [r3, #1]
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4610      	mov	r0, r2
 8001a0e:	f7ff feb3 	bl	8001778 <SCCB_WR_Reg>
	for(i=0;i<(sizeof(ov2640_rgb565_reg_tbl)/2);i++)
 8001a12:	88fb      	ldrh	r3, [r7, #6]
 8001a14:	3301      	adds	r3, #1
 8001a16:	80fb      	strh	r3, [r7, #6]
 8001a18:	88fb      	ldrh	r3, [r7, #6]
 8001a1a:	2b06      	cmp	r3, #6
 8001a1c:	d9ec      	bls.n	80019f8 <OV2640_RGB565_Mode+0x10>
	}
}
 8001a1e:	bf00      	nop
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	0801e8b0 	.word	0x0801e8b0

08001a2c <OV2640_OutSize_Set>:
    SCCB_WR_Reg(0X17,sx>>3);
    SCCB_WR_Reg(0X18,endx>>3);
}

uint8_t OV2640_OutSize_Set(uint16_t width,uint16_t height)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	460a      	mov	r2, r1
 8001a36:	80fb      	strh	r3, [r7, #6]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	80bb      	strh	r3, [r7, #4]
    uint16_t outh;
    uint16_t outw;
    uint8_t temp;
    if(width%4)return 1;
 8001a3c:	88fb      	ldrh	r3, [r7, #6]
 8001a3e:	f003 0303 	and.w	r3, r3, #3
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <OV2640_OutSize_Set+0x20>
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e03e      	b.n	8001aca <OV2640_OutSize_Set+0x9e>
    if(height%4)return 2;
 8001a4c:	88bb      	ldrh	r3, [r7, #4]
 8001a4e:	f003 0303 	and.w	r3, r3, #3
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <OV2640_OutSize_Set+0x30>
 8001a58:	2302      	movs	r3, #2
 8001a5a:	e036      	b.n	8001aca <OV2640_OutSize_Set+0x9e>
    outw=width/4;
 8001a5c:	88fb      	ldrh	r3, [r7, #6]
 8001a5e:	089b      	lsrs	r3, r3, #2
 8001a60:	81fb      	strh	r3, [r7, #14]
    outh=height/4;
 8001a62:	88bb      	ldrh	r3, [r7, #4]
 8001a64:	089b      	lsrs	r3, r3, #2
 8001a66:	81bb      	strh	r3, [r7, #12]
    SCCB_WR_Reg(0XFF,0X00);
 8001a68:	2100      	movs	r1, #0
 8001a6a:	20ff      	movs	r0, #255	; 0xff
 8001a6c:	f7ff fe84 	bl	8001778 <SCCB_WR_Reg>
    SCCB_WR_Reg(0XE0,0X04);
 8001a70:	2104      	movs	r1, #4
 8001a72:	20e0      	movs	r0, #224	; 0xe0
 8001a74:	f7ff fe80 	bl	8001778 <SCCB_WR_Reg>
    SCCB_WR_Reg(0X5A,outw&0XFF);
 8001a78:	89fb      	ldrh	r3, [r7, #14]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	205a      	movs	r0, #90	; 0x5a
 8001a80:	f7ff fe7a 	bl	8001778 <SCCB_WR_Reg>
    SCCB_WR_Reg(0X5B,outh&0XFF);
 8001a84:	89bb      	ldrh	r3, [r7, #12]
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	4619      	mov	r1, r3
 8001a8a:	205b      	movs	r0, #91	; 0x5b
 8001a8c:	f7ff fe74 	bl	8001778 <SCCB_WR_Reg>
    temp=(outw>>8)&0X03;
 8001a90:	89fb      	ldrh	r3, [r7, #14]
 8001a92:	0a1b      	lsrs	r3, r3, #8
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	f003 0303 	and.w	r3, r3, #3
 8001a9c:	72fb      	strb	r3, [r7, #11]
    temp|=(outh>>6)&0X04;
 8001a9e:	89bb      	ldrh	r3, [r7, #12]
 8001aa0:	099b      	lsrs	r3, r3, #6
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	b25b      	sxtb	r3, r3
 8001aa6:	f003 0304 	and.w	r3, r3, #4
 8001aaa:	b25a      	sxtb	r2, r3
 8001aac:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	b25b      	sxtb	r3, r3
 8001ab4:	72fb      	strb	r3, [r7, #11]
    SCCB_WR_Reg(0X5C,temp);
 8001ab6:	7afb      	ldrb	r3, [r7, #11]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	205c      	movs	r0, #92	; 0x5c
 8001abc:	f7ff fe5c 	bl	8001778 <SCCB_WR_Reg>
    SCCB_WR_Reg(0XE0,0X00);
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	20e0      	movs	r0, #224	; 0xe0
 8001ac4:	f7ff fe58 	bl	8001778 <SCCB_WR_Reg>
    return 0;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	4b10      	ldr	r3, [pc, #64]	; (8001b20 <HAL_MspInit+0x4c>)
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae2:	4a0f      	ldr	r2, [pc, #60]	; (8001b20 <HAL_MspInit+0x4c>)
 8001ae4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8001aea:	4b0d      	ldr	r3, [pc, #52]	; (8001b20 <HAL_MspInit+0x4c>)
 8001aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	603b      	str	r3, [r7, #0]
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <HAL_MspInit+0x4c>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	4a08      	ldr	r2, [pc, #32]	; (8001b20 <HAL_MspInit+0x4c>)
 8001b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b04:	6413      	str	r3, [r2, #64]	; 0x40
 8001b06:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <HAL_MspInit+0x4c>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b12:	bf00      	nop
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	40023800 	.word	0x40023800

08001b24 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08c      	sub	sp, #48	; 0x30
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2c:	f107 031c 	add.w	r3, r7, #28
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a68      	ldr	r2, [pc, #416]	; (8001ce4 <HAL_DCMI_MspInit+0x1c0>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	f040 80ca 	bne.w	8001cdc <HAL_DCMI_MspInit+0x1b8>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61bb      	str	r3, [r7, #24]
 8001b4c:	4b66      	ldr	r3, [pc, #408]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b50:	4a65      	ldr	r2, [pc, #404]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	6353      	str	r3, [r2, #52]	; 0x34
 8001b58:	4b63      	ldr	r3, [pc, #396]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	61bb      	str	r3, [r7, #24]
 8001b62:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b64:	2300      	movs	r3, #0
 8001b66:	617b      	str	r3, [r7, #20]
 8001b68:	4b5f      	ldr	r3, [pc, #380]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6c:	4a5e      	ldr	r2, [pc, #376]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001b6e:	f043 0310 	orr.w	r3, r3, #16
 8001b72:	6313      	str	r3, [r2, #48]	; 0x30
 8001b74:	4b5c      	ldr	r3, [pc, #368]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b78:	f003 0310 	and.w	r3, r3, #16
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b80:	2300      	movs	r3, #0
 8001b82:	613b      	str	r3, [r7, #16]
 8001b84:	4b58      	ldr	r3, [pc, #352]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b88:	4a57      	ldr	r2, [pc, #348]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	6313      	str	r3, [r2, #48]	; 0x30
 8001b90:	4b55      	ldr	r3, [pc, #340]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	4b51      	ldr	r3, [pc, #324]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba4:	4a50      	ldr	r2, [pc, #320]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001ba6:	f043 0304 	orr.w	r3, r3, #4
 8001baa:	6313      	str	r3, [r2, #48]	; 0x30
 8001bac:	4b4e      	ldr	r3, [pc, #312]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb0:	f003 0304 	and.w	r3, r3, #4
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60bb      	str	r3, [r7, #8]
 8001bbc:	4b4a      	ldr	r3, [pc, #296]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc0:	4a49      	ldr	r2, [pc, #292]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001bc2:	f043 0302 	orr.w	r3, r3, #2
 8001bc6:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc8:	4b47      	ldr	r3, [pc, #284]	; (8001ce8 <HAL_DCMI_MspInit+0x1c4>)
 8001bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bcc:	f003 0302 	and.w	r3, r3, #2
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
    PC9     ------> DCMI_D3
    PC11     ------> DCMI_D4
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001bd4:	2360      	movs	r3, #96	; 0x60
 8001bd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be0:	2300      	movs	r3, #0
 8001be2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001be4:	230d      	movs	r3, #13
 8001be6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001be8:	f107 031c 	add.w	r3, r7, #28
 8001bec:	4619      	mov	r1, r3
 8001bee:	483f      	ldr	r0, [pc, #252]	; (8001cec <HAL_DCMI_MspInit+0x1c8>)
 8001bf0:	f004 f844 	bl	8005c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001bf4:	2350      	movs	r3, #80	; 0x50
 8001bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c00:	2300      	movs	r3, #0
 8001c02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c04:	230d      	movs	r3, #13
 8001c06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4838      	ldr	r0, [pc, #224]	; (8001cf0 <HAL_DCMI_MspInit+0x1cc>)
 8001c10:	f004 f834 	bl	8005c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001c14:	f44f 633c 	mov.w	r3, #3008	; 0xbc0
 8001c18:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c22:	2300      	movs	r3, #0
 8001c24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c26:	230d      	movs	r3, #13
 8001c28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c2a:	f107 031c 	add.w	r3, r7, #28
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4830      	ldr	r0, [pc, #192]	; (8001cf4 <HAL_DCMI_MspInit+0x1d0>)
 8001c32:	f004 f823 	bl	8005c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c36:	23c0      	movs	r3, #192	; 0xc0
 8001c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c46:	230d      	movs	r3, #13
 8001c48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4a:	f107 031c 	add.w	r3, r7, #28
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4829      	ldr	r0, [pc, #164]	; (8001cf8 <HAL_DCMI_MspInit+0x1d4>)
 8001c52:	f004 f813 	bl	8005c7c <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 8001c56:	4b29      	ldr	r3, [pc, #164]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c58:	4a29      	ldr	r2, [pc, #164]	; (8001d00 <HAL_DCMI_MspInit+0x1dc>)
 8001c5a:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 8001c5c:	4b27      	ldr	r3, [pc, #156]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c62:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c64:	4b25      	ldr	r3, [pc, #148]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c6a:	4b24      	ldr	r3, [pc, #144]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8001c70:	4b22      	ldr	r3, [pc, #136]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c76:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c78:	4b20      	ldr	r3, [pc, #128]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c7e:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c80:	4b1e      	ldr	r3, [pc, #120]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c86:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8001c88:	4b1c      	ldr	r3, [pc, #112]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c8e:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 8001c90:	4b1a      	ldr	r3, [pc, #104]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c96:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001c98:	4b18      	ldr	r3, [pc, #96]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001c9a:	2204      	movs	r2, #4
 8001c9c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8001c9e:	4b17      	ldr	r3, [pc, #92]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_SINGLE;
 8001ca4:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001caa:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8001cb0:	4812      	ldr	r0, [pc, #72]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001cb2:	f001 f91d 	bl	8002ef0 <HAL_DMA_Init>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <HAL_DCMI_MspInit+0x19c>
    {
      Error_Handler();
 8001cbc:	f7ff fbe6 	bl	800148c <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a0e      	ldr	r2, [pc, #56]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001cc4:	639a      	str	r2, [r3, #56]	; 0x38
 8001cc6:	4a0d      	ldr	r2, [pc, #52]	; (8001cfc <HAL_DCMI_MspInit+0x1d8>)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 3, 0);
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2103      	movs	r1, #3
 8001cd0:	204e      	movs	r0, #78	; 0x4e
 8001cd2:	f000 fdfa 	bl	80028ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001cd6:	204e      	movs	r0, #78	; 0x4e
 8001cd8:	f000 fe13 	bl	8002902 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8001cdc:	bf00      	nop
 8001cde:	3730      	adds	r7, #48	; 0x30
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	50050000 	.word	0x50050000
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	40020800 	.word	0x40020800
 8001cf8:	40020400 	.word	0x40020400
 8001cfc:	20001458 	.word	0x20001458
 8001d00:	40026428 	.word	0x40026428

08001d04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08a      	sub	sp, #40	; 0x28
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a28      	ldr	r2, [pc, #160]	; (8001dc4 <HAL_UART_MspInit+0xc0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d14a      	bne.n	8001dbc <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	4b27      	ldr	r3, [pc, #156]	; (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	4a26      	ldr	r2, [pc, #152]	; (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d34:	6413      	str	r3, [r2, #64]	; 0x40
 8001d36:	4b24      	ldr	r3, [pc, #144]	; (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d3e:	613b      	str	r3, [r7, #16]
 8001d40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	60fb      	str	r3, [r7, #12]
 8001d46:	4b20      	ldr	r3, [pc, #128]	; (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4a:	4a1f      	ldr	r2, [pc, #124]	; (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d4c:	f043 0304 	orr.w	r3, r3, #4
 8001d50:	6313      	str	r3, [r2, #48]	; 0x30
 8001d52:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d56:	f003 0304 	and.w	r3, r3, #4
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60bb      	str	r3, [r7, #8]
 8001d62:	4b19      	ldr	r3, [pc, #100]	; (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	4a18      	ldr	r2, [pc, #96]	; (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d68:	f043 0308 	orr.w	r3, r3, #8
 8001d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d6e:	4b16      	ldr	r3, [pc, #88]	; (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	f003 0308 	and.w	r3, r3, #8
 8001d76:	60bb      	str	r3, [r7, #8]
 8001d78:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001d7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d80:	2302      	movs	r3, #2
 8001d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001d8c:	2308      	movs	r3, #8
 8001d8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	4619      	mov	r1, r3
 8001d96:	480d      	ldr	r0, [pc, #52]	; (8001dcc <HAL_UART_MspInit+0xc8>)
 8001d98:	f003 ff70 	bl	8005c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d9c:	2304      	movs	r3, #4
 8001d9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da0:	2302      	movs	r3, #2
 8001da2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da8:	2303      	movs	r3, #3
 8001daa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001dac:	2308      	movs	r3, #8
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	4619      	mov	r1, r3
 8001db6:	4806      	ldr	r0, [pc, #24]	; (8001dd0 <HAL_UART_MspInit+0xcc>)
 8001db8:	f003 ff60 	bl	8005c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8001dbc:	bf00      	nop
 8001dbe:	3728      	adds	r7, #40	; 0x28
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40005000 	.word	0x40005000
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	40020800 	.word	0x40020800
 8001dd0:	40020c00 	.word	0x40020c00

08001dd4 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001dda:	1d3b      	adds	r3, r7, #4
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001de8:	4b2c      	ldr	r3, [pc, #176]	; (8001e9c <HAL_FSMC_MspInit+0xc8>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d151      	bne.n	8001e94 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001df0:	4b2a      	ldr	r3, [pc, #168]	; (8001e9c <HAL_FSMC_MspInit+0xc8>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	603b      	str	r3, [r7, #0]
 8001dfa:	4b29      	ldr	r3, [pc, #164]	; (8001ea0 <HAL_FSMC_MspInit+0xcc>)
 8001dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dfe:	4a28      	ldr	r2, [pc, #160]	; (8001ea0 <HAL_FSMC_MspInit+0xcc>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6393      	str	r3, [r2, #56]	; 0x38
 8001e06:	4b26      	ldr	r3, [pc, #152]	; (8001ea0 <HAL_FSMC_MspInit+0xcc>)
 8001e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	603b      	str	r3, [r7, #0]
 8001e10:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e12:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001e16:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e20:	2303      	movs	r3, #3
 8001e22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e24:	230c      	movs	r3, #12
 8001e26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e28:	1d3b      	adds	r3, r7, #4
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	481d      	ldr	r0, [pc, #116]	; (8001ea4 <HAL_FSMC_MspInit+0xd0>)
 8001e2e:	f003 ff25 	bl	8005c7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e32:	f240 433f 	movw	r3, #1087	; 0x43f
 8001e36:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e40:	2303      	movs	r3, #3
 8001e42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e44:	230c      	movs	r3, #12
 8001e46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4816      	ldr	r0, [pc, #88]	; (8001ea8 <HAL_FSMC_MspInit+0xd4>)
 8001e4e:	f003 ff15 	bl	8005c7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001e52:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001e56:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e64:	230c      	movs	r3, #12
 8001e66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	480f      	ldr	r0, [pc, #60]	; (8001eac <HAL_FSMC_MspInit+0xd8>)
 8001e6e:	f003 ff05 	bl	8005c7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001e72:	f64f 7333 	movw	r3, #65331	; 0xff33
 8001e76:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e84:	230c      	movs	r3, #12
 8001e86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4808      	ldr	r0, [pc, #32]	; (8001eb0 <HAL_FSMC_MspInit+0xdc>)
 8001e8e:	f003 fef5 	bl	8005c7c <HAL_GPIO_Init>
 8001e92:	e000      	b.n	8001e96 <HAL_FSMC_MspInit+0xc2>
    return;
 8001e94:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20000244 	.word	0x20000244
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	40021400 	.word	0x40021400
 8001ea8:	40021800 	.word	0x40021800
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40020c00 	.word	0x40020c00

08001eb4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001ebc:	f7ff ff8a 	bl	8001dd4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001ec0:	bf00      	nop
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ecc:	e7fe      	b.n	8001ecc <NMI_Handler+0x4>

08001ece <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <HardFault_Handler+0x4>

08001ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <MemManage_Handler+0x4>

08001eda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ede:	e7fe      	b.n	8001ede <BusFault_Handler+0x4>

08001ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee4:	e7fe      	b.n	8001ee4 <UsageFault_Handler+0x4>

08001ee6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f14:	f000 fbba 	bl	800268c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001f20:	4802      	ldr	r0, [pc, #8]	; (8001f2c <DMA2_Stream1_IRQHandler+0x10>)
 8001f22:	f001 f90d 	bl	8003140 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20001458 	.word	0x20001458

08001f30 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <ETH_IRQHandler+0x10>)
 8001f36:	f003 f8d5 	bl	80050e4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20005f0c 	.word	0x20005f0c

08001f44 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001f48:	4802      	ldr	r0, [pc, #8]	; (8001f54 <OTG_FS_IRQHandler+0x10>)
 8001f4a:	f004 facf 	bl	80064ec <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	2001877c 	.word	0x2001877c

08001f58 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001f5c:	4802      	ldr	r0, [pc, #8]	; (8001f68 <DCMI_IRQHandler+0x10>)
 8001f5e:	f000 fd8b 	bl	8002a78 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20002538 	.word	0x20002538

08001f6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
	return 1;
 8001f70:	2301      	movs	r3, #1
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <_kill>:

int _kill(int pid, int sig)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f86:	4b05      	ldr	r3, [pc, #20]	; (8001f9c <_kill+0x20>)
 8001f88:	2216      	movs	r2, #22
 8001f8a:	601a      	str	r2, [r3, #0]
	return -1;
 8001f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	20018a80 	.word	0x20018a80

08001fa0 <_exit>:

void _exit (int status)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff ffe5 	bl	8001f7c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001fb2:	e7fe      	b.n	8001fb2 <_exit+0x12>

08001fb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	e00a      	b.n	8001fdc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fc6:	f3af 8000 	nop.w
 8001fca:	4601      	mov	r1, r0
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	1c5a      	adds	r2, r3, #1
 8001fd0:	60ba      	str	r2, [r7, #8]
 8001fd2:	b2ca      	uxtb	r2, r1
 8001fd4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	617b      	str	r3, [r7, #20]
 8001fdc:	697a      	ldr	r2, [r7, #20]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	dbf0      	blt.n	8001fc6 <_read+0x12>
	}

return len;
 8001fe4:	687b      	ldr	r3, [r7, #4]
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3718      	adds	r7, #24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b086      	sub	sp, #24
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	60f8      	str	r0, [r7, #12]
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
 8001ffe:	e009      	b.n	8002014 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	1c5a      	adds	r2, r3, #1
 8002004:	60ba      	str	r2, [r7, #8]
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	4618      	mov	r0, r3
 800200a:	f016 fa17 	bl	801843c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	3301      	adds	r3, #1
 8002012:	617b      	str	r3, [r7, #20]
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	429a      	cmp	r2, r3
 800201a:	dbf1      	blt.n	8002000 <_write+0x12>
	}
	return len;
 800201c:	687b      	ldr	r3, [r7, #4]
}
 800201e:	4618      	mov	r0, r3
 8002020:	3718      	adds	r7, #24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <_close>:

int _close(int file)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
	return -1;
 800202e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002032:	4618      	mov	r0, r3
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800203e:	b480      	push	{r7}
 8002040:	b083      	sub	sp, #12
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
 8002046:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800204e:	605a      	str	r2, [r3, #4]
	return 0;
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <_isatty>:

int _isatty(int file)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
	return 1;
 8002066:	2301      	movs	r3, #1
}
 8002068:	4618      	mov	r0, r3
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
	return 0;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3714      	adds	r7, #20
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
	...

08002090 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002090:	b480      	push	{r7}
 8002092:	b087      	sub	sp, #28
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002098:	4a14      	ldr	r2, [pc, #80]	; (80020ec <_sbrk+0x5c>)
 800209a:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <_sbrk+0x60>)
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a4:	4b13      	ldr	r3, [pc, #76]	; (80020f4 <_sbrk+0x64>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d102      	bne.n	80020b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020ac:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <_sbrk+0x64>)
 80020ae:	4a12      	ldr	r2, [pc, #72]	; (80020f8 <_sbrk+0x68>)
 80020b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020b2:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <_sbrk+0x64>)
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4413      	add	r3, r2
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d205      	bcs.n	80020cc <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80020c0:	4b0e      	ldr	r3, [pc, #56]	; (80020fc <_sbrk+0x6c>)
 80020c2:	220c      	movs	r2, #12
 80020c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ca:	e009      	b.n	80020e0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80020cc:	4b09      	ldr	r3, [pc, #36]	; (80020f4 <_sbrk+0x64>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020d2:	4b08      	ldr	r3, [pc, #32]	; (80020f4 <_sbrk+0x64>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	4a06      	ldr	r2, [pc, #24]	; (80020f4 <_sbrk+0x64>)
 80020dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020de:	68fb      	ldr	r3, [r7, #12]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	371c      	adds	r7, #28
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	20020000 	.word	0x20020000
 80020f0:	00001000 	.word	0x00001000
 80020f4:	20000248 	.word	0x20000248
 80020f8:	20018a90 	.word	0x20018a90
 80020fc:	20018a80 	.word	0x20018a80

08002100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <SystemInit+0x20>)
 8002106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800210a:	4a05      	ldr	r2, [pc, #20]	; (8002120 <SystemInit+0x20>)
 800210c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <tcp_err2>:
/* create a struct to store data */
static struct tcp_client_struct *esTx = 0;
static struct tcp_pcb *pcbTx = 0;
int numarr[2];

static void tcp_err2(void *arg, err_t err) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	460b      	mov	r3, r1
 800212e:	70fb      	strb	r3, [r7, #3]

	printf("connect error,!closed by core ");
 8002130:	4803      	ldr	r0, [pc, #12]	; (8002140 <tcp_err2+0x1c>)
 8002132:	f017 fa39 	bl	80195a8 <iprintf>

}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	0801b694 	.word	0x0801b694

08002144 <HAL_DCMI_FrameEventCallback>:

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi2) {
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
//	}else{
//		send_all+=1;
//		printf("miss %d %d\r\n",send_all,echo_run);
//	}

}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <send_poolsize>:
//
//
//}
//}

void send_poolsize(int counter) {
 8002158:	b590      	push	{r4, r7, lr}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]

//	clock_t start, finish;

	int counter_end = counter + 3;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3303      	adds	r3, #3
 8002164:	60fb      	str	r3, [r7, #12]

	if (counter_end > all_circle)
 8002166:	4b2a      	ldr	r3, [pc, #168]	; (8002210 <send_poolsize+0xb8>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	429a      	cmp	r2, r3
 800216e:	dd02      	ble.n	8002176 <send_poolsize+0x1e>
		counter_end = all_circle;
 8002170:	4b27      	ldr	r3, [pc, #156]	; (8002210 <send_poolsize+0xb8>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	60fb      	str	r3, [r7, #12]
	int persize = 1400;
 8002176:	f44f 63af 	mov.w	r3, #1400	; 0x578
 800217a:	60bb      	str	r3, [r7, #8]
	//printf("counter=%d,end=%d\r\n",counter,counter_end);

	while (counter < counter_end) {
 800217c:	e03e      	b.n	80021fc <send_poolsize+0xa4>
		//the last one of the circles
		if (counter == (all_circle - 1)) {
 800217e:	4b24      	ldr	r3, [pc, #144]	; (8002210 <send_poolsize+0xb8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	3b01      	subs	r3, #1
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	429a      	cmp	r2, r3
 8002188:	d106      	bne.n	8002198 <send_poolsize+0x40>

			if (left_bytes != 0) {
 800218a:	4b22      	ldr	r3, [pc, #136]	; (8002214 <send_poolsize+0xbc>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d002      	beq.n	8002198 <send_poolsize+0x40>
				persize = left_bytes;
 8002192:	4b20      	ldr	r3, [pc, #128]	; (8002214 <send_poolsize+0xbc>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	60bb      	str	r3, [r7, #8]

		}

		//printf("send buff  %d\r\n",counter);

		esTx->p = pbuf_alloc(PBUF_RAW, persize, PBUF_POOL);
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	b29b      	uxth	r3, r3
 800219c:	4a1e      	ldr	r2, [pc, #120]	; (8002218 <send_poolsize+0xc0>)
 800219e:	6814      	ldr	r4, [r2, #0]
 80021a0:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80021a4:	4619      	mov	r1, r3
 80021a6:	2000      	movs	r0, #0
 80021a8:	f00c fdbe 	bl	800ed28 <pbuf_alloc>
 80021ac:	4603      	mov	r3, r0
 80021ae:	60a3      	str	r3, [r4, #8]
		if (esTx->p != NULL) {
 80021b0:	4b19      	ldr	r3, [pc, #100]	; (8002218 <send_poolsize+0xc0>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d020      	beq.n	80021fc <send_poolsize+0xa4>

			pbuf_take(esTx->p, testsram + 1400 * counter, persize);
 80021ba:	4b17      	ldr	r3, [pc, #92]	; (8002218 <send_poolsize+0xc0>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6898      	ldr	r0, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f44f 62af 	mov.w	r2, #1400	; 0x578
 80021c6:	fb02 f303 	mul.w	r3, r2, r3
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b13      	ldr	r3, [pc, #76]	; (800221c <send_poolsize+0xc4>)
 80021ce:	4413      	add	r3, r2
 80021d0:	68ba      	ldr	r2, [r7, #8]
 80021d2:	b292      	uxth	r2, r2
 80021d4:	4619      	mov	r1, r3
 80021d6:	f00d fae7 	bl	800f7a8 <pbuf_take>
			tcp_client_send(pcbTx, esTx);
 80021da:	4b11      	ldr	r3, [pc, #68]	; (8002220 <send_poolsize+0xc8>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a0e      	ldr	r2, [pc, #56]	; (8002218 <send_poolsize+0xc0>)
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	4611      	mov	r1, r2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 f980 	bl	80024ea <tcp_client_send>
			counter++;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3301      	adds	r3, #1
 80021ee:	607b      	str	r3, [r7, #4]
			pbuf_free(esTx->p);
 80021f0:	4b09      	ldr	r3, [pc, #36]	; (8002218 <send_poolsize+0xc0>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f00d f87a 	bl	800f2f0 <pbuf_free>
	while (counter < counter_end) {
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	429a      	cmp	r2, r3
 8002202:	dbbc      	blt.n	800217e <send_poolsize+0x26>
//
//	finish=clock();
//	total_time=(int)(finish-start)/CLOCKS_PER_SEC;
//printf("send %d seconds\r\n",total_time);

}
 8002204:	bf00      	nop
 8002206:	bf00      	nop
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	bd90      	pop	{r4, r7, pc}
 800220e:	bf00      	nop
 8002210:	20000228 	.word	0x20000228
 8002214:	2000022c 	.word	0x2000022c
 8002218:	2000024c 	.word	0x2000024c
 800221c:	68000000 	.word	0x68000000
 8002220:	20000250 	.word	0x20000250

08002224 <tcp_client_init>:
 1. Create TCP block.
 2. connect to the server
 3. start communicating
 */

void tcp_client_init(void) {
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
	/* 1. create new tcp pcb */
	struct tcp_pcb *tpcb;

	tpcb = tcp_new();
 800222a:	f00e feb1 	bl	8010f90 <tcp_new>
 800222e:	60b8      	str	r0, [r7, #8]

	/* 2. Connect to the server */
	ip_addr_t destIPADDR;
	IP_ADDR4(&destIPADDR, 192, 168, 1, 7);
 8002230:	4b12      	ldr	r3, [pc, #72]	; (800227c <tcp_client_init+0x58>)
 8002232:	607b      	str	r3, [r7, #4]
	err_t ok;
	//while(ok!= ERR_OK)
	while(ok!=0){
 8002234:	e008      	b.n	8002248 <tcp_client_init+0x24>
		ok = tcp_connect(tpcb, &destIPADDR, 12346, tcp_client_connected);
 8002236:	1d39      	adds	r1, r7, #4
 8002238:	4b11      	ldr	r3, [pc, #68]	; (8002280 <tcp_client_init+0x5c>)
 800223a:	f243 023a 	movw	r2, #12346	; 0x303a
 800223e:	68b8      	ldr	r0, [r7, #8]
 8002240:	f00d ff6c 	bl	801011c <tcp_connect>
 8002244:	4603      	mov	r3, r0
 8002246:	73fb      	strb	r3, [r7, #15]
	while(ok!=0){
 8002248:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1f2      	bne.n	8002236 <tcp_client_init+0x12>

	}
	HAL_Delay(5000);
 8002250:	f241 3088 	movw	r0, #5000	; 0x1388
 8002254:	f000 fa3a 	bl	80026cc <HAL_Delay>
	printf("tpc address = %p\r\n,", tpcb);
 8002258:	68b9      	ldr	r1, [r7, #8]
 800225a:	480a      	ldr	r0, [pc, #40]	; (8002284 <tcp_client_init+0x60>)
 800225c:	f017 f9a4 	bl	80195a8 <iprintf>

	printf("connection result = %d \r\n", ok);
 8002260:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002264:	4619      	mov	r1, r3
 8002266:	4808      	ldr	r0, [pc, #32]	; (8002288 <tcp_client_init+0x64>)
 8002268:	f017 f99e 	bl	80195a8 <iprintf>
	tcp_err(tpcb, tcp_err2);
 800226c:	4907      	ldr	r1, [pc, #28]	; (800228c <tcp_client_init+0x68>)
 800226e:	68b8      	ldr	r0, [r7, #8]
 8002270:	f00e feec 	bl	801104c <tcp_err>

}
 8002274:	bf00      	nop
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	0701a8c0 	.word	0x0701a8c0
 8002280:	08002291 	.word	0x08002291
 8002284:	0801b6b4 	.word	0x0801b6b4
 8002288:	0801b6c8 	.word	0x0801b6c8
 800228c:	08002125 	.word	0x08002125

08002290 <tcp_client_connected>:

/** This callback is called, when the client is connected to the server
 * Here we will initialise few other callbacks
 * and in the end, call the client handle function
 */
static err_t tcp_client_connected(void *arg, struct tcp_pcb *newpcb, err_t err) {
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	4613      	mov	r3, r2
 800229c:	71fb      	strb	r3, [r7, #7]

	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(err);

	/* allocate structure es to maintain tcp connection information */
	es = (struct tcp_client_struct*) mem_malloc(
 800229e:	200c      	movs	r0, #12
 80022a0:	f00c f856 	bl	800e350 <mem_malloc>
 80022a4:	6138      	str	r0, [r7, #16]
			sizeof(struct tcp_client_struct));
	if (es != NULL) {
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d023      	beq.n	80022f4 <tcp_client_connected+0x64>
		es->state = ES_CONNECTED;
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	2201      	movs	r2, #1
 80022b0:	701a      	strb	r2, [r3, #0]
		es->pcb = newpcb;
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	68ba      	ldr	r2, [r7, #8]
 80022b6:	605a      	str	r2, [r3, #4]
		es->retries = 0;
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	2200      	movs	r2, #0
 80022bc:	705a      	strb	r2, [r3, #1]
		es->p = NULL;
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	2200      	movs	r2, #0
 80022c2:	609a      	str	r2, [r3, #8]

		/* pass newly allocated es structure as argument to newpcb */
		tcp_arg(newpcb, es);
 80022c4:	6939      	ldr	r1, [r7, #16]
 80022c6:	68b8      	ldr	r0, [r7, #8]
 80022c8:	f00e fe6a 	bl	8010fa0 <tcp_arg>

		/* initialize lwip tcp_recv callback function for newpcb  */
		tcp_recv(newpcb, tcp_client_recv);
 80022cc:	490f      	ldr	r1, [pc, #60]	; (800230c <tcp_client_connected+0x7c>)
 80022ce:	68b8      	ldr	r0, [r7, #8]
 80022d0:	f00e fe78 	bl	8010fc4 <tcp_recv>

		/* initialize lwip tcp_poll callback function for newpcb */
		tcp_poll(newpcb, tcp_client_poll, 0);
 80022d4:	2200      	movs	r2, #0
 80022d6:	490e      	ldr	r1, [pc, #56]	; (8002310 <tcp_client_connected+0x80>)
 80022d8:	68b8      	ldr	r0, [r7, #8]
 80022da:	f00e fed9 	bl	8011090 <tcp_poll>

		/* initialize LwIP tcp_sent callback function */
		tcp_sent(newpcb, tcp_client_sent);
 80022de:	490d      	ldr	r1, [pc, #52]	; (8002314 <tcp_client_connected+0x84>)
 80022e0:	68b8      	ldr	r0, [r7, #8]
 80022e2:	f00e fe91 	bl	8011008 <tcp_sent>
		/* handle the TCP data */
		tcp_client_handle(newpcb, es);
 80022e6:	6939      	ldr	r1, [r7, #16]
 80022e8:	68b8      	ldr	r0, [r7, #8]
 80022ea:	f000 f93d 	bl	8002568 <tcp_client_handle>

		ret_err = ERR_OK;
 80022ee:	2300      	movs	r3, #0
 80022f0:	75fb      	strb	r3, [r7, #23]
 80022f2:	e005      	b.n	8002300 <tcp_client_connected+0x70>
	} else {
		/*  close tcp connection */
		tcp_client_connection_close(newpcb, es);
 80022f4:	6939      	ldr	r1, [r7, #16]
 80022f6:	68b8      	ldr	r0, [r7, #8]
 80022f8:	f000 f90e 	bl	8002518 <tcp_client_connection_close>
		/* return memory error */
		ret_err = ERR_MEM;
 80022fc:	23ff      	movs	r3, #255	; 0xff
 80022fe:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 8002300:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3718      	adds	r7, #24
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	08002319 	.word	0x08002319
 8002310:	08002459 	.word	0x08002459
 8002314:	080024b1 	.word	0x080024b1

08002318 <tcp_client_recv>:

/** This callback is called, when the client receives some data from the server
 * if the data received is valid, we will handle the data in the client handle function
 */
static err_t tcp_client_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p,
		err_t err) {
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
 8002324:	70fb      	strb	r3, [r7, #3]
	struct tcp_client_struct *es;
	err_t ret_err;

	LWIP_ASSERT("arg != NULL", arg != NULL);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d106      	bne.n	800233a <tcp_client_recv+0x22>
 800232c:	4b45      	ldr	r3, [pc, #276]	; (8002444 <tcp_client_recv+0x12c>)
 800232e:	f44f 72a1 	mov.w	r2, #322	; 0x142
 8002332:	4945      	ldr	r1, [pc, #276]	; (8002448 <tcp_client_recv+0x130>)
 8002334:	4845      	ldr	r0, [pc, #276]	; (800244c <tcp_client_recv+0x134>)
 8002336:	f017 f937 	bl	80195a8 <iprintf>

	es = (struct tcp_client_struct*) arg;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	617b      	str	r3, [r7, #20]

	/* if we receive an empty tcp frame from server => close connection */
	if (p == NULL) {
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d10d      	bne.n	8002360 <tcp_client_recv+0x48>
		/* remote host closed connection */
		es->state = ES_CLOSING;
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	2203      	movs	r2, #3
 8002348:	701a      	strb	r2, [r3, #0]
		if (es->p == NULL) {
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d103      	bne.n	800235a <tcp_client_recv+0x42>
			/* we're done sending, close connection */
			tcp_client_connection_close(tpcb, es);
 8002352:	6979      	ldr	r1, [r7, #20]
 8002354:	68b8      	ldr	r0, [r7, #8]
 8002356:	f000 f8df 	bl	8002518 <tcp_client_connection_close>
//      /* acknowledge received packet */
//      tcp_sent(tpcb, tcp_client_sent);
			/* send remaining data*/
//      tcp_client_send(tpcb, es);
		}
		ret_err = ERR_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	77fb      	strb	r3, [r7, #31]
 800235e:	e06b      	b.n	8002438 <tcp_client_recv+0x120>
	}
	/* else : a non empty frame was received from server but for some reason err != ERR_OK */
	else if (err != ERR_OK) {
 8002360:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00b      	beq.n	8002380 <tcp_client_recv+0x68>
		/* free received pbuf*/
		if (p != NULL) {
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d005      	beq.n	800237a <tcp_client_recv+0x62>
			es->p = NULL;
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
			pbuf_free(p);
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f00c ffbb 	bl	800f2f0 <pbuf_free>
		}
		ret_err = err;
 800237a:	78fb      	ldrb	r3, [r7, #3]
 800237c:	77fb      	strb	r3, [r7, #31]
 800237e:	e05b      	b.n	8002438 <tcp_client_recv+0x120>
	} else if (es->state == ES_CONNECTED) {
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d136      	bne.n	80023f6 <tcp_client_recv+0xde>
		/* store reference to incoming pbuf (chain) */
		//es->p = p;
		uint8_t num[4];
		for (int i = 0; i < 4; i++) {
 8002388:	2300      	movs	r3, #0
 800238a:	61bb      	str	r3, [r7, #24]
 800238c:	e00d      	b.n	80023aa <tcp_client_recv+0x92>
			num[i] = *((char*) p->payload + i);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	4413      	add	r3, r2
 8002396:	7819      	ldrb	r1, [r3, #0]
 8002398:	f107 0210 	add.w	r2, r7, #16
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	4413      	add	r3, r2
 80023a0:	460a      	mov	r2, r1
 80023a2:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 4; i++) {
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	3301      	adds	r3, #1
 80023a8:	61bb      	str	r3, [r7, #24]
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	2b03      	cmp	r3, #3
 80023ae:	ddee      	ble.n	800238e <tcp_client_recv+0x76>

		}

		resend_no = num[0] + num[1] + num[2] + num[3];
 80023b0:	7c3b      	ldrb	r3, [r7, #16]
 80023b2:	461a      	mov	r2, r3
 80023b4:	7c7b      	ldrb	r3, [r7, #17]
 80023b6:	4413      	add	r3, r2
 80023b8:	7cba      	ldrb	r2, [r7, #18]
 80023ba:	4413      	add	r3, r2
 80023bc:	7cfa      	ldrb	r2, [r7, #19]
 80023be:	4413      	add	r3, r2
 80023c0:	4a23      	ldr	r2, [pc, #140]	; (8002450 <tcp_client_recv+0x138>)
 80023c2:	6013      	str	r3, [r2, #0]

		resend_no -= all_circle + 1;
 80023c4:	4b22      	ldr	r3, [pc, #136]	; (8002450 <tcp_client_recv+0x138>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4b22      	ldr	r3, [pc, #136]	; (8002454 <tcp_client_recv+0x13c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	3301      	adds	r3, #1
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	4a1f      	ldr	r2, [pc, #124]	; (8002450 <tcp_client_recv+0x138>)
 80023d2:	6013      	str	r3, [r2, #0]

		// tcp_sent has already been initialized in the beginning.
//    /* initialize LwIP tcp_sent callback function */
//    tcp_sent(tpcb, tcp_client_sent);

		send_poolsize(resend_no);
 80023d4:	4b1e      	ldr	r3, [pc, #120]	; (8002450 <tcp_client_recv+0x138>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff febd 	bl	8002158 <send_poolsize>

		/* Acknowledge the received data */
		tcp_recved(tpcb, p->tot_len);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	891b      	ldrh	r3, [r3, #8]
 80023e2:	4619      	mov	r1, r3
 80023e4:	68b8      	ldr	r0, [r7, #8]
 80023e6:	f00d fe03 	bl	800fff0 <tcp_recved>

		/* handle the received data */
		pbuf_free(p);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f00c ff80 	bl	800f2f0 <pbuf_free>

		ret_err = ERR_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	77fb      	strb	r3, [r7, #31]
 80023f4:	e020      	b.n	8002438 <tcp_client_recv+0x120>
	} else if (es->state == ES_CLOSING) {
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	2b03      	cmp	r3, #3
 80023fc:	d10e      	bne.n	800241c <tcp_client_recv+0x104>
		/* odd case, remote side closing twice, trash data */
		tcp_recved(tpcb, p->tot_len);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	891b      	ldrh	r3, [r3, #8]
 8002402:	4619      	mov	r1, r3
 8002404:	68b8      	ldr	r0, [r7, #8]
 8002406:	f00d fdf3 	bl	800fff0 <tcp_recved>
		es->p = NULL;
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	2200      	movs	r2, #0
 800240e:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f00c ff6d 	bl	800f2f0 <pbuf_free>
		ret_err = ERR_OK;
 8002416:	2300      	movs	r3, #0
 8002418:	77fb      	strb	r3, [r7, #31]
 800241a:	e00d      	b.n	8002438 <tcp_client_recv+0x120>
	} else {
		/* unknown es->state, trash data  */
		tcp_recved(tpcb, p->tot_len);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	891b      	ldrh	r3, [r3, #8]
 8002420:	4619      	mov	r1, r3
 8002422:	68b8      	ldr	r0, [r7, #8]
 8002424:	f00d fde4 	bl	800fff0 <tcp_recved>
		es->p = NULL;
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	2200      	movs	r2, #0
 800242c:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f00c ff5e 	bl	800f2f0 <pbuf_free>
		ret_err = ERR_OK;
 8002434:	2300      	movs	r3, #0
 8002436:	77fb      	strb	r3, [r7, #31]
	}
	return ret_err;
 8002438:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3720      	adds	r7, #32
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	0801b6e4 	.word	0x0801b6e4
 8002448:	0801b700 	.word	0x0801b700
 800244c:	0801b70c 	.word	0x0801b70c
 8002450:	20000230 	.word	0x20000230
 8002454:	20000228 	.word	0x20000228

08002458 <tcp_client_poll>:

static err_t tcp_client_poll(void *arg, struct tcp_pcb *tpcb) {
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
	err_t ret_err;
	struct tcp_client_struct *es;

	es = (struct tcp_client_struct*) arg;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	60bb      	str	r3, [r7, #8]
	if (es != NULL) {
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d013      	beq.n	8002494 <tcp_client_poll+0x3c>
		if (es->p != NULL) {
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d004      	beq.n	800247e <tcp_client_poll+0x26>
			// tcp_sent has already been initialized in the beginning.
      tcp_sent(tpcb, tcp_client_sent);
 8002474:	490d      	ldr	r1, [pc, #52]	; (80024ac <tcp_client_poll+0x54>)
 8002476:	6838      	ldr	r0, [r7, #0]
 8002478:	f00e fdc6 	bl	8011008 <tcp_sent>
 800247c:	e007      	b.n	800248e <tcp_client_poll+0x36>
			/* there is a remaining pbuf (chain) , try to send data */
//      tcp_client_send(tpcb, es);
		} else {
			/* no remaining pbuf (chain)  */
			if (es->state == ES_CLOSING) {
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	2b03      	cmp	r3, #3
 8002484:	d103      	bne.n	800248e <tcp_client_poll+0x36>
				/*  close tcp connection */
				tcp_client_connection_close(tpcb, es);
 8002486:	68b9      	ldr	r1, [r7, #8]
 8002488:	6838      	ldr	r0, [r7, #0]
 800248a:	f000 f845 	bl	8002518 <tcp_client_connection_close>
			}
		}
		ret_err = ERR_OK;
 800248e:	2300      	movs	r3, #0
 8002490:	73fb      	strb	r3, [r7, #15]
 8002492:	e004      	b.n	800249e <tcp_client_poll+0x46>
	} else {
		/* nothing to be done */
		tcp_abort(tpcb);
 8002494:	6838      	ldr	r0, [r7, #0]
 8002496:	f00d fd45 	bl	800ff24 <tcp_abort>
		ret_err = ERR_ABRT;
 800249a:	23f3      	movs	r3, #243	; 0xf3
 800249c:	73fb      	strb	r3, [r7, #15]
	}
	return ret_err;
 800249e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	080024b1 	.word	0x080024b1

080024b0 <tcp_client_sent>:

/** This callback is called, when the server acknowledges the data sent by the client
 * If there is no more data left to sent, we will simply close the connection
 */
static err_t tcp_client_sent(void *arg, struct tcp_pcb *tpcb, u16_t len) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	4613      	mov	r3, r2
 80024bc:	80fb      	strh	r3, [r7, #6]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(len);
	//	HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_9);

	es = (struct tcp_client_struct*) arg;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	617b      	str	r3, [r7, #20]
	es->retries = 0;
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	2200      	movs	r2, #0
 80024c6:	705a      	strb	r2, [r3, #1]

	if (es->p != NULL) {
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d107      	bne.n	80024e0 <tcp_client_sent+0x30>
		// tcp_sent has already been initialized in the beginning.
		/* still got pbufs to send */
//    tcp_client_send(tpcb, es);
	} else {
		/* if no more data to send and client closed connection*/
		if (es->state == ES_CLOSING)
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b03      	cmp	r3, #3
 80024d6:	d103      	bne.n	80024e0 <tcp_client_sent+0x30>
			tcp_client_connection_close(tpcb, es);
 80024d8:	6979      	ldr	r1, [r7, #20]
 80024da:	68b8      	ldr	r0, [r7, #8]
 80024dc:	f000 f81c 	bl	8002518 <tcp_client_connection_close>
	}
	return ERR_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3718      	adds	r7, #24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <tcp_client_send>:

/** A function to send the data to the server
 */
static void tcp_client_send(struct tcp_pcb *tpcb, struct tcp_client_struct *es) {
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b084      	sub	sp, #16
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
 80024f2:	6039      	str	r1, [r7, #0]
	struct pbuf *ptr;

	/* get pointer on pbuf from es structure */
	ptr = es->p;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	60fb      	str	r3, [r7, #12]

	tcp_write(tpcb, ptr->payload, ptr->len, 1);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6859      	ldr	r1, [r3, #4]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	895a      	ldrh	r2, [r3, #10]
 8002502:	2301      	movs	r3, #1
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f011 fc73 	bl	8013df0 <tcp_write>



	tcp_output(tpcb);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f012 fa5c 	bl	80149c8 <tcp_output>





}
 8002510:	bf00      	nop
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <tcp_client_connection_close>:

static void tcp_client_connection_close(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]

	/* remove all callbacks */
	tcp_arg(tpcb, NULL);
 8002522:	2100      	movs	r1, #0
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f00e fd3b 	bl	8010fa0 <tcp_arg>
	tcp_sent(tpcb, NULL);
 800252a:	2100      	movs	r1, #0
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f00e fd6b 	bl	8011008 <tcp_sent>
	tcp_recv(tpcb, NULL);
 8002532:	2100      	movs	r1, #0
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f00e fd45 	bl	8010fc4 <tcp_recv>
	tcp_err(tpcb, NULL);
 800253a:	2100      	movs	r1, #0
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f00e fd85 	bl	801104c <tcp_err>
	tcp_poll(tpcb, NULL, 0);
 8002542:	2200      	movs	r2, #0
 8002544:	2100      	movs	r1, #0
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f00e fda2 	bl	8011090 <tcp_poll>

	/* delete es structure */
	if (es != NULL) {
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <tcp_client_connection_close+0x40>
		mem_free(es);
 8002552:	6838      	ldr	r0, [r7, #0]
 8002554:	f00b fd90 	bl	800e078 <mem_free>
	}

	/* close tcp connection */
	tcp_close(tpcb);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f00d fbf9 	bl	800fd50 <tcp_close>
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
	...

08002568 <tcp_client_handle>:

/* Handle the incoming TCP Data */

static void tcp_client_handle(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
	/* Extract the IP */

//	esTx->state = es->state;
//	esTx->pcb = es->pcb;
//	esTx->p = es->p;
	esTx = es;
 8002572:	4a06      	ldr	r2, [pc, #24]	; (800258c <tcp_client_handle+0x24>)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	6013      	str	r3, [r2, #0]
	pcbTx = tpcb;
 8002578:	4a05      	ldr	r2, [pc, #20]	; (8002590 <tcp_client_handle+0x28>)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6013      	str	r3, [r2, #0]

}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	2000024c 	.word	0x2000024c
 8002590:	20000250 	.word	0x20000250

08002594 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002594:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002598:	480d      	ldr	r0, [pc, #52]	; (80025d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800259a:	490e      	ldr	r1, [pc, #56]	; (80025d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800259c:	4a0e      	ldr	r2, [pc, #56]	; (80025d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800259e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025a0:	e002      	b.n	80025a8 <LoopCopyDataInit>

080025a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025a6:	3304      	adds	r3, #4

080025a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025ac:	d3f9      	bcc.n	80025a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ae:	4a0b      	ldr	r2, [pc, #44]	; (80025dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025b0:	4c0b      	ldr	r4, [pc, #44]	; (80025e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80025b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025b4:	e001      	b.n	80025ba <LoopFillZerobss>

080025b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b8:	3204      	adds	r2, #4

080025ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025bc:	d3fb      	bcc.n	80025b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80025be:	f7ff fd9f 	bl	8002100 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025c2:	f016 fa85 	bl	8018ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025c6:	f7fe fc6b 	bl	8000ea0 <main>
  bx  lr    
 80025ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025d4:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 80025d8:	0801ee28 	.word	0x0801ee28
  ldr r2, =_sbss
 80025dc:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 80025e0:	20018a90 	.word	0x20018a90

080025e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025e4:	e7fe      	b.n	80025e4 <ADC_IRQHandler>
	...

080025e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025ec:	4b0e      	ldr	r3, [pc, #56]	; (8002628 <HAL_Init+0x40>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a0d      	ldr	r2, [pc, #52]	; (8002628 <HAL_Init+0x40>)
 80025f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025f8:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <HAL_Init+0x40>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a0a      	ldr	r2, [pc, #40]	; (8002628 <HAL_Init+0x40>)
 80025fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002602:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002604:	4b08      	ldr	r3, [pc, #32]	; (8002628 <HAL_Init+0x40>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a07      	ldr	r2, [pc, #28]	; (8002628 <HAL_Init+0x40>)
 800260a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800260e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002610:	2003      	movs	r0, #3
 8002612:	f000 f94f 	bl	80028b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002616:	200f      	movs	r0, #15
 8002618:	f000 f808 	bl	800262c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800261c:	f7ff fa5a 	bl	8001ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	40023c00 	.word	0x40023c00

0800262c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002634:	4b12      	ldr	r3, [pc, #72]	; (8002680 <HAL_InitTick+0x54>)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	4b12      	ldr	r3, [pc, #72]	; (8002684 <HAL_InitTick+0x58>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	4619      	mov	r1, r3
 800263e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002642:	fbb3 f3f1 	udiv	r3, r3, r1
 8002646:	fbb2 f3f3 	udiv	r3, r2, r3
 800264a:	4618      	mov	r0, r3
 800264c:	f000 f967 	bl	800291e <HAL_SYSTICK_Config>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e00e      	b.n	8002678 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2b0f      	cmp	r3, #15
 800265e:	d80a      	bhi.n	8002676 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002660:	2200      	movs	r2, #0
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	f04f 30ff 	mov.w	r0, #4294967295
 8002668:	f000 f92f 	bl	80028ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800266c:	4a06      	ldr	r2, [pc, #24]	; (8002688 <HAL_InitTick+0x5c>)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002672:	2300      	movs	r3, #0
 8002674:	e000      	b.n	8002678 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
}
 8002678:	4618      	mov	r0, r3
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	20000004 	.word	0x20000004
 8002684:	2000000c 	.word	0x2000000c
 8002688:	20000008 	.word	0x20000008

0800268c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002690:	4b06      	ldr	r3, [pc, #24]	; (80026ac <HAL_IncTick+0x20>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	461a      	mov	r2, r3
 8002696:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <HAL_IncTick+0x24>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4413      	add	r3, r2
 800269c:	4a04      	ldr	r2, [pc, #16]	; (80026b0 <HAL_IncTick+0x24>)
 800269e:	6013      	str	r3, [r2, #0]
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	2000000c 	.word	0x2000000c
 80026b0:	20002580 	.word	0x20002580

080026b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  return uwTick;
 80026b8:	4b03      	ldr	r3, [pc, #12]	; (80026c8 <HAL_GetTick+0x14>)
 80026ba:	681b      	ldr	r3, [r3, #0]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	20002580 	.word	0x20002580

080026cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026d4:	f7ff ffee 	bl	80026b4 <HAL_GetTick>
 80026d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e4:	d005      	beq.n	80026f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026e6:	4b0a      	ldr	r3, [pc, #40]	; (8002710 <HAL_Delay+0x44>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	461a      	mov	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	4413      	add	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026f2:	bf00      	nop
 80026f4:	f7ff ffde 	bl	80026b4 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	429a      	cmp	r2, r3
 8002702:	d8f7      	bhi.n	80026f4 <HAL_Delay+0x28>
  {
  }
}
 8002704:	bf00      	nop
 8002706:	bf00      	nop
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	2000000c 	.word	0x2000000c

08002714 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002724:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <__NVIC_SetPriorityGrouping+0x44>)
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002730:	4013      	ands	r3, r2
 8002732:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800273c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002740:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002746:	4a04      	ldr	r2, [pc, #16]	; (8002758 <__NVIC_SetPriorityGrouping+0x44>)
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	60d3      	str	r3, [r2, #12]
}
 800274c:	bf00      	nop
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002760:	4b04      	ldr	r3, [pc, #16]	; (8002774 <__NVIC_GetPriorityGrouping+0x18>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	0a1b      	lsrs	r3, r3, #8
 8002766:	f003 0307 	and.w	r3, r3, #7
}
 800276a:	4618      	mov	r0, r3
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	4603      	mov	r3, r0
 8002780:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002786:	2b00      	cmp	r3, #0
 8002788:	db0b      	blt.n	80027a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278a:	79fb      	ldrb	r3, [r7, #7]
 800278c:	f003 021f 	and.w	r2, r3, #31
 8002790:	4907      	ldr	r1, [pc, #28]	; (80027b0 <__NVIC_EnableIRQ+0x38>)
 8002792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002796:	095b      	lsrs	r3, r3, #5
 8002798:	2001      	movs	r0, #1
 800279a:	fa00 f202 	lsl.w	r2, r0, r2
 800279e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	e000e100 	.word	0xe000e100

080027b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	db0a      	blt.n	80027de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	490c      	ldr	r1, [pc, #48]	; (8002800 <__NVIC_SetPriority+0x4c>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	0112      	lsls	r2, r2, #4
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	440b      	add	r3, r1
 80027d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027dc:	e00a      	b.n	80027f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4908      	ldr	r1, [pc, #32]	; (8002804 <__NVIC_SetPriority+0x50>)
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	3b04      	subs	r3, #4
 80027ec:	0112      	lsls	r2, r2, #4
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	440b      	add	r3, r1
 80027f2:	761a      	strb	r2, [r3, #24]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	e000e100 	.word	0xe000e100
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002808:	b480      	push	{r7}
 800280a:	b089      	sub	sp, #36	; 0x24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f1c3 0307 	rsb	r3, r3, #7
 8002822:	2b04      	cmp	r3, #4
 8002824:	bf28      	it	cs
 8002826:	2304      	movcs	r3, #4
 8002828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3304      	adds	r3, #4
 800282e:	2b06      	cmp	r3, #6
 8002830:	d902      	bls.n	8002838 <NVIC_EncodePriority+0x30>
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3b03      	subs	r3, #3
 8002836:	e000      	b.n	800283a <NVIC_EncodePriority+0x32>
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	f04f 32ff 	mov.w	r2, #4294967295
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	401a      	ands	r2, r3
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002850:	f04f 31ff 	mov.w	r1, #4294967295
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	fa01 f303 	lsl.w	r3, r1, r3
 800285a:	43d9      	mvns	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002860:	4313      	orrs	r3, r2
         );
}
 8002862:	4618      	mov	r0, r3
 8002864:	3724      	adds	r7, #36	; 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
	...

08002870 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3b01      	subs	r3, #1
 800287c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002880:	d301      	bcc.n	8002886 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002882:	2301      	movs	r3, #1
 8002884:	e00f      	b.n	80028a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002886:	4a0a      	ldr	r2, [pc, #40]	; (80028b0 <SysTick_Config+0x40>)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3b01      	subs	r3, #1
 800288c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800288e:	210f      	movs	r1, #15
 8002890:	f04f 30ff 	mov.w	r0, #4294967295
 8002894:	f7ff ff8e 	bl	80027b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <SysTick_Config+0x40>)
 800289a:	2200      	movs	r2, #0
 800289c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800289e:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <SysTick_Config+0x40>)
 80028a0:	2207      	movs	r2, #7
 80028a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	e000e010 	.word	0xe000e010

080028b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7ff ff29 	bl	8002714 <__NVIC_SetPriorityGrouping>
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b086      	sub	sp, #24
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	4603      	mov	r3, r0
 80028d2:	60b9      	str	r1, [r7, #8]
 80028d4:	607a      	str	r2, [r7, #4]
 80028d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028d8:	2300      	movs	r3, #0
 80028da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028dc:	f7ff ff3e 	bl	800275c <__NVIC_GetPriorityGrouping>
 80028e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68b9      	ldr	r1, [r7, #8]
 80028e6:	6978      	ldr	r0, [r7, #20]
 80028e8:	f7ff ff8e 	bl	8002808 <NVIC_EncodePriority>
 80028ec:	4602      	mov	r2, r0
 80028ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028f2:	4611      	mov	r1, r2
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff5d 	bl	80027b4 <__NVIC_SetPriority>
}
 80028fa:	bf00      	nop
 80028fc:	3718      	adds	r7, #24
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	4603      	mov	r3, r0
 800290a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800290c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff31 	bl	8002778 <__NVIC_EnableIRQ>
}
 8002916:	bf00      	nop
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b082      	sub	sp, #8
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f7ff ffa2 	bl	8002870 <SysTick_Config>
 800292c:	4603      	mov	r3, r0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
	...

08002938 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af02      	add	r7, sp, #8
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002950:	2b01      	cmp	r3, #1
 8002952:	d101      	bne.n	8002958 <HAL_DCMI_Start_DMA+0x20>
 8002954:	2302      	movs	r3, #2
 8002956:	e086      	b.n	8002a66 <HAL_DCMI_Start_DMA+0x12e>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2202      	movs	r2, #2
 8002964:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002976:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 0202 	bic.w	r2, r2, #2
 8002986:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6819      	ldr	r1, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68ba      	ldr	r2, [r7, #8]
 8002994:	430a      	orrs	r2, r1
 8002996:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800299c:	4a34      	ldr	r2, [pc, #208]	; (8002a70 <HAL_DCMI_Start_DMA+0x138>)
 800299e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029a4:	4a33      	ldr	r2, [pc, #204]	; (8002a74 <HAL_DCMI_Start_DMA+0x13c>)
 80029a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ac:	2200      	movs	r2, #0
 80029ae:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi->XferTransferNumber = 0U;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2200      	movs	r2, #0
 80029ba:	631a      	str	r2, [r3, #48]	; 0x30

  if(Length <= 0xFFFFU)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029c2:	d20a      	bcs.n	80029da <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	3328      	adds	r3, #40	; 0x28
 80029ce:	4619      	mov	r1, r3
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	f000 fb3a 	bl	800304c <HAL_DMA_Start_IT>
 80029d8:	e038      	b.n	8002a4c <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029de:	4a24      	ldr	r2, [pc, #144]	; (8002a70 <HAL_DCMI_Start_DMA+0x138>)
 80029e0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2201      	movs	r2, #1
 80029e6:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 80029f4:	e009      	b.n	8002a0a <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029fa:	085a      	lsrs	r2, r3, #1
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a04:	005a      	lsls	r2, r3, #1
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a12:	d2f0      	bcs.n	80029f6 <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a18:	1e9a      	subs	r2, r3, #2
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	4413      	add	r3, r2
 8002a30:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	3328      	adds	r3, #40	; 0x28
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	f000 fde4 	bl	8003614 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 0201 	orr.w	r2, r2, #1
 8002a5a:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3718      	adds	r7, #24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	08002cbf 	.word	0x08002cbf
 8002a74:	08002de9 	.word	0x08002de9

08002a78 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f003 0304 	and.w	r3, r3, #4
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d016      	beq.n	8002ac0 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2204      	movs	r2, #4
 8002a98:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a9e:	f043 0202 	orr.w	r2, r3, #2
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2204      	movs	r2, #4
 8002aaa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab2:	4a2f      	ldr	r2, [pc, #188]	; (8002b70 <HAL_DCMI_IRQHandler+0xf8>)
 8002ab4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aba:	4618      	mov	r0, r3
 8002abc:	f000 fb1e 	bl	80030fc <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d016      	beq.n	8002af8 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2202      	movs	r2, #2
 8002ad0:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ad6:	f043 0201 	orr.w	r2, r3, #1
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2204      	movs	r2, #4
 8002ae2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aea:	4a21      	ldr	r2, [pc, #132]	; (8002b70 <HAL_DCMI_IRQHandler+0xf8>)
 8002aec:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 fb02 	bl	80030fc <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d006      	beq.n	8002b10 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2210      	movs	r2, #16
 8002b08:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f83c 	bl	8002b88 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f003 0308 	and.w	r3, r3, #8
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d006      	beq.n	8002b28 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2208      	movs	r2, #8
 8002b20:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 f83a 	bl	8002b9c <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d019      	beq.n	8002b66 <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d107      	bne.n	8002b50 <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 021e 	bic.w	r2, r2, #30
 8002b4e:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0201 	bic.w	r2, r2, #1
 8002b5e:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7ff faef 	bl	8002144 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 8002b66:	bf00      	nop
 8002b68:	3710      	adds	r7, #16
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	08002de9 	.word	0x08002de9

08002b74 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <HAL_DCMI_ConfigCrop>:
  * @param  XSize DCMI Pixel per line
  * @param  YSize DCMI Line number
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_ConfigCrop(DCMI_HandleTypeDef *hdcmi, uint32_t X0, uint32_t Y0, uint32_t XSize, uint32_t YSize)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
 8002bbc:	603b      	str	r3, [r7, #0]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <HAL_DCMI_ConfigCrop+0x1c>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e01e      	b.n	8002c0a <HAL_DCMI_ConfigCrop+0x5a>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  assert_param(IS_DCMI_WINDOW_COORDINATE(YSize));
  assert_param(IS_DCMI_WINDOW_COORDINATE(XSize));
  assert_param(IS_DCMI_WINDOW_HEIGHT(Y0));

  /* Configure CROP */
  hdcmi->Instance->CWSIZER = (XSize | (YSize << DCMI_POSITION_CWSIZE_VLINE));
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	0419      	lsls	r1, r3, #16
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	430a      	orrs	r2, r1
 8002be8:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi->Instance->CWSTRTR = (X0 | (Y0 << DCMI_POSITION_CWSTRT_VST));
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	0419      	lsls	r1, r3, #16
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	621a      	str	r2, [r3, #32]

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3714      	adds	r7, #20
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <HAL_DCMI_DisableCrop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_DisableCrop(DCMI_HandleTypeDef *hdcmi)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d101      	bne.n	8002c2c <HAL_DCMI_DisableCrop+0x16>
 8002c28:	2302      	movs	r3, #2
 8002c2a:	e018      	b.n	8002c5e <HAL_DCMI_DisableCrop+0x48>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2202      	movs	r2, #2
 8002c38:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable DCMI Crop feature */
  hdcmi->Instance->CR &= ~(uint32_t)DCMI_CR_CROP;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0204 	bic.w	r2, r2, #4
 8002c4a:	601a      	str	r2, [r3, #0]

  /* Change the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <HAL_DCMI_EnableCrop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_EnableCrop(DCMI_HandleTypeDef *hdcmi)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <HAL_DCMI_EnableCrop+0x16>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	e018      	b.n	8002cb2 <HAL_DCMI_EnableCrop+0x48>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2202      	movs	r2, #2
 8002c8c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Enable DCMI Crop feature */
  hdcmi->Instance->CR |= (uint32_t)DCMI_CR_CROP;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0204 	orr.w	r2, r2, #4
 8002c9e:	601a      	str	r2, [r3, #0]

  /* Change the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b084      	sub	sp, #16
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cce:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d043      	beq.n	8002d60 <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ce4:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d118      	bne.n	8002d24 <DCMI_DMAXferCplt+0x66>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d015      	beq.n	8002d24 <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d0a:	00da      	lsls	r2, r3, #3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4413      	add	r3, r2
 8002d10:	2200      	movs	r2, #0
 8002d12:	4619      	mov	r1, r3
 8002d14:	f001 fdc6 	bl	80048a4 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1c:	1e5a      	subs	r2, r3, #1
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	629a      	str	r2, [r3, #40]	; 0x28
 8002d22:	e044      	b.n	8002dae <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d13c      	bne.n	8002dae <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d46:	00da      	lsls	r2, r3, #3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	4619      	mov	r1, r3
 8002d50:	f001 fda8 	bl	80048a4 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d58:	1e5a      	subs	r2, r3, #1
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	629a      	str	r2, [r3, #40]	; 0x28
 8002d5e:	e026      	b.n	8002dae <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d006      	beq.n	8002d7e <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68ba      	ldr	r2, [r7, #8]
 8002d78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d7a:	60da      	str	r2, [r3, #12]
 8002d7c:	e017      	b.n	8002dae <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10f      	bne.n	8002dae <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d92:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d98:	0099      	lsls	r1, r3, #2
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68fa      	ldr	r2, [r7, #12]
 8002da2:	440a      	add	r2, r1
 8002da4:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d112      	bne.n	8002de0 <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68da      	ldr	r2, [r3, #12]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f042 0201 	orr.w	r2, r2, #1
 8002dc8:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d103      	bne.n	8002de0 <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
}
 8002de0:	bf00      	nop
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002df4:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d003      	beq.n	8002e08 <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f7ff feb3 	bl	8002b74 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 8002e0e:	bf00      	nop
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b082      	sub	sp, #8
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e05f      	b.n	8002ee8 <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d109      	bne.n	8002e48 <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f7fe fe71 	bl	8001b24 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7fe fe6e 	bl	8001b24 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6812      	ldr	r2, [r2, #0]
 8002e5a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002e5e:	f023 0308 	bic.w	r3, r3, #8
 8002e62:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6819      	ldr	r1, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002e78:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002e84:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002e90:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	2b10      	cmp	r3, #16
 8002ea0:	d112      	bne.n	8002ec8 <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	7f1b      	ldrb	r3, [r3, #28]
 8002ea6:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	7f5b      	ldrb	r3, [r3, #29]
 8002eac:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002eae:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	7f9b      	ldrb	r3, [r3, #30]
 8002eb4:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002eb6:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	7fdb      	ldrb	r3, [r3, #31]
 8002ebe:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8002ec4:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002ec6:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68da      	ldr	r2, [r3, #12]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 021e 	orr.w	r2, r2, #30
 8002ed6:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b086      	sub	sp, #24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002efc:	f7ff fbda 	bl	80026b4 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d101      	bne.n	8002f0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e099      	b.n	8003040 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2202      	movs	r2, #2
 8002f10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 0201 	bic.w	r2, r2, #1
 8002f2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f2c:	e00f      	b.n	8002f4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f2e:	f7ff fbc1 	bl	80026b4 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b05      	cmp	r3, #5
 8002f3a:	d908      	bls.n	8002f4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2220      	movs	r2, #32
 8002f40:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2203      	movs	r2, #3
 8002f46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e078      	b.n	8003040 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1e8      	bne.n	8002f2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	4b38      	ldr	r3, [pc, #224]	; (8003048 <HAL_DMA_Init+0x158>)
 8002f68:	4013      	ands	r3, r2
 8002f6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d107      	bne.n	8002fb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	f023 0307 	bic.w	r3, r3, #7
 8002fce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fde:	2b04      	cmp	r3, #4
 8002fe0:	d117      	bne.n	8003012 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00e      	beq.n	8003012 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 fa91 	bl	800351c <DMA_CheckFifoParam>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d008      	beq.n	8003012 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2240      	movs	r2, #64	; 0x40
 8003004:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800300e:	2301      	movs	r3, #1
 8003010:	e016      	b.n	8003040 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 fa48 	bl	80034b0 <DMA_CalcBaseAndBitshift>
 8003020:	4603      	mov	r3, r0
 8003022:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003028:	223f      	movs	r2, #63	; 0x3f
 800302a:	409a      	lsls	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	4618      	mov	r0, r3
 8003042:	3718      	adds	r7, #24
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	f010803f 	.word	0xf010803f

0800304c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
 8003058:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800305a:	2300      	movs	r3, #0
 800305c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003062:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800306a:	2b01      	cmp	r3, #1
 800306c:	d101      	bne.n	8003072 <HAL_DMA_Start_IT+0x26>
 800306e:	2302      	movs	r3, #2
 8003070:	e040      	b.n	80030f4 <HAL_DMA_Start_IT+0xa8>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b01      	cmp	r3, #1
 8003084:	d12f      	bne.n	80030e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2202      	movs	r2, #2
 800308a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	68b9      	ldr	r1, [r7, #8]
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f000 f9da 	bl	8003454 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a4:	223f      	movs	r2, #63	; 0x3f
 80030a6:	409a      	lsls	r2, r3
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0216 	orr.w	r2, r2, #22
 80030ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d007      	beq.n	80030d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f042 0208 	orr.w	r2, r2, #8
 80030d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0201 	orr.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]
 80030e4:	e005      	b.n	80030f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80030ee:	2302      	movs	r3, #2
 80030f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80030f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3718      	adds	r7, #24
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d004      	beq.n	800311a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2280      	movs	r2, #128	; 0x80
 8003114:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e00c      	b.n	8003134 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2205      	movs	r2, #5
 800311e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 0201 	bic.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003148:	2300      	movs	r3, #0
 800314a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800314c:	4b92      	ldr	r3, [pc, #584]	; (8003398 <HAL_DMA_IRQHandler+0x258>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a92      	ldr	r2, [pc, #584]	; (800339c <HAL_DMA_IRQHandler+0x25c>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	0a9b      	lsrs	r3, r3, #10
 8003158:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316a:	2208      	movs	r2, #8
 800316c:	409a      	lsls	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	4013      	ands	r3, r2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d01a      	beq.n	80031ac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	2b00      	cmp	r3, #0
 8003182:	d013      	beq.n	80031ac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0204 	bic.w	r2, r2, #4
 8003192:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003198:	2208      	movs	r2, #8
 800319a:	409a      	lsls	r2, r3
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a4:	f043 0201 	orr.w	r2, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b0:	2201      	movs	r2, #1
 80031b2:	409a      	lsls	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	4013      	ands	r3, r2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d012      	beq.n	80031e2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00b      	beq.n	80031e2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ce:	2201      	movs	r2, #1
 80031d0:	409a      	lsls	r2, r3
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031da:	f043 0202 	orr.w	r2, r3, #2
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e6:	2204      	movs	r2, #4
 80031e8:	409a      	lsls	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d012      	beq.n	8003218 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00b      	beq.n	8003218 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003204:	2204      	movs	r2, #4
 8003206:	409a      	lsls	r2, r3
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003210:	f043 0204 	orr.w	r2, r3, #4
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321c:	2210      	movs	r2, #16
 800321e:	409a      	lsls	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4013      	ands	r3, r2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d043      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0308 	and.w	r3, r3, #8
 8003232:	2b00      	cmp	r3, #0
 8003234:	d03c      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323a:	2210      	movs	r2, #16
 800323c:	409a      	lsls	r2, r3
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d018      	beq.n	8003282 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d108      	bne.n	8003270 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003262:	2b00      	cmp	r3, #0
 8003264:	d024      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	4798      	blx	r3
 800326e:	e01f      	b.n	80032b0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003274:	2b00      	cmp	r3, #0
 8003276:	d01b      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	4798      	blx	r3
 8003280:	e016      	b.n	80032b0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800328c:	2b00      	cmp	r3, #0
 800328e:	d107      	bne.n	80032a0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 0208 	bic.w	r2, r2, #8
 800329e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d003      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b4:	2220      	movs	r2, #32
 80032b6:	409a      	lsls	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	4013      	ands	r3, r2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 808e 	beq.w	80033de <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0310 	and.w	r3, r3, #16
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 8086 	beq.w	80033de <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d6:	2220      	movs	r2, #32
 80032d8:	409a      	lsls	r2, r3
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b05      	cmp	r3, #5
 80032e8:	d136      	bne.n	8003358 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 0216 	bic.w	r2, r2, #22
 80032f8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	695a      	ldr	r2, [r3, #20]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003308:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	2b00      	cmp	r3, #0
 8003310:	d103      	bne.n	800331a <HAL_DMA_IRQHandler+0x1da>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003316:	2b00      	cmp	r3, #0
 8003318:	d007      	beq.n	800332a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0208 	bic.w	r2, r2, #8
 8003328:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800332e:	223f      	movs	r2, #63	; 0x3f
 8003330:	409a      	lsls	r2, r3
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800334a:	2b00      	cmp	r3, #0
 800334c:	d07d      	beq.n	800344a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	4798      	blx	r3
        }
        return;
 8003356:	e078      	b.n	800344a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d01c      	beq.n	80033a0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d108      	bne.n	8003386 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003378:	2b00      	cmp	r3, #0
 800337a:	d030      	beq.n	80033de <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	4798      	blx	r3
 8003384:	e02b      	b.n	80033de <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800338a:	2b00      	cmp	r3, #0
 800338c:	d027      	beq.n	80033de <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	4798      	blx	r3
 8003396:	e022      	b.n	80033de <HAL_DMA_IRQHandler+0x29e>
 8003398:	20000004 	.word	0x20000004
 800339c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10f      	bne.n	80033ce <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0210 	bic.w	r2, r2, #16
 80033bc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d032      	beq.n	800344c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d022      	beq.n	8003438 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2205      	movs	r2, #5
 80033f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 0201 	bic.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	3301      	adds	r3, #1
 800340e:	60bb      	str	r3, [r7, #8]
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	429a      	cmp	r2, r3
 8003414:	d307      	bcc.n	8003426 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1f2      	bne.n	800340a <HAL_DMA_IRQHandler+0x2ca>
 8003424:	e000      	b.n	8003428 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003426:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800343c:	2b00      	cmp	r3, #0
 800343e:	d005      	beq.n	800344c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	4798      	blx	r3
 8003448:	e000      	b.n	800344c <HAL_DMA_IRQHandler+0x30c>
        return;
 800344a:	bf00      	nop
    }
  }
}
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop

08003454 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
 8003460:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003470:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	683a      	ldr	r2, [r7, #0]
 8003478:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	2b40      	cmp	r3, #64	; 0x40
 8003480:	d108      	bne.n	8003494 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003492:	e007      	b.n	80034a4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68ba      	ldr	r2, [r7, #8]
 800349a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	60da      	str	r2, [r3, #12]
}
 80034a4:	bf00      	nop
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	3b10      	subs	r3, #16
 80034c0:	4a14      	ldr	r2, [pc, #80]	; (8003514 <DMA_CalcBaseAndBitshift+0x64>)
 80034c2:	fba2 2303 	umull	r2, r3, r2, r3
 80034c6:	091b      	lsrs	r3, r3, #4
 80034c8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80034ca:	4a13      	ldr	r2, [pc, #76]	; (8003518 <DMA_CalcBaseAndBitshift+0x68>)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	4413      	add	r3, r2
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	461a      	mov	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2b03      	cmp	r3, #3
 80034dc:	d909      	bls.n	80034f2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80034e6:	f023 0303 	bic.w	r3, r3, #3
 80034ea:	1d1a      	adds	r2, r3, #4
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	659a      	str	r2, [r3, #88]	; 0x58
 80034f0:	e007      	b.n	8003502 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80034fa:	f023 0303 	bic.w	r3, r3, #3
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003506:	4618      	mov	r0, r3
 8003508:	3714      	adds	r7, #20
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	aaaaaaab 	.word	0xaaaaaaab
 8003518:	0801e8d8 	.word	0x0801e8d8

0800351c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003524:	2300      	movs	r3, #0
 8003526:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d11f      	bne.n	8003576 <DMA_CheckFifoParam+0x5a>
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2b03      	cmp	r3, #3
 800353a:	d856      	bhi.n	80035ea <DMA_CheckFifoParam+0xce>
 800353c:	a201      	add	r2, pc, #4	; (adr r2, 8003544 <DMA_CheckFifoParam+0x28>)
 800353e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003542:	bf00      	nop
 8003544:	08003555 	.word	0x08003555
 8003548:	08003567 	.word	0x08003567
 800354c:	08003555 	.word	0x08003555
 8003550:	080035eb 	.word	0x080035eb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003558:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d046      	beq.n	80035ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003564:	e043      	b.n	80035ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800356a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800356e:	d140      	bne.n	80035f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003574:	e03d      	b.n	80035f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800357e:	d121      	bne.n	80035c4 <DMA_CheckFifoParam+0xa8>
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	2b03      	cmp	r3, #3
 8003584:	d837      	bhi.n	80035f6 <DMA_CheckFifoParam+0xda>
 8003586:	a201      	add	r2, pc, #4	; (adr r2, 800358c <DMA_CheckFifoParam+0x70>)
 8003588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800358c:	0800359d 	.word	0x0800359d
 8003590:	080035a3 	.word	0x080035a3
 8003594:	0800359d 	.word	0x0800359d
 8003598:	080035b5 	.word	0x080035b5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	73fb      	strb	r3, [r7, #15]
      break;
 80035a0:	e030      	b.n	8003604 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d025      	beq.n	80035fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035b2:	e022      	b.n	80035fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035bc:	d11f      	bne.n	80035fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80035c2:	e01c      	b.n	80035fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d903      	bls.n	80035d2 <DMA_CheckFifoParam+0xb6>
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	2b03      	cmp	r3, #3
 80035ce:	d003      	beq.n	80035d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80035d0:	e018      	b.n	8003604 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	73fb      	strb	r3, [r7, #15]
      break;
 80035d6:	e015      	b.n	8003604 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00e      	beq.n	8003602 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	73fb      	strb	r3, [r7, #15]
      break;
 80035e8:	e00b      	b.n	8003602 <DMA_CheckFifoParam+0xe6>
      break;
 80035ea:	bf00      	nop
 80035ec:	e00a      	b.n	8003604 <DMA_CheckFifoParam+0xe8>
      break;
 80035ee:	bf00      	nop
 80035f0:	e008      	b.n	8003604 <DMA_CheckFifoParam+0xe8>
      break;
 80035f2:	bf00      	nop
 80035f4:	e006      	b.n	8003604 <DMA_CheckFifoParam+0xe8>
      break;
 80035f6:	bf00      	nop
 80035f8:	e004      	b.n	8003604 <DMA_CheckFifoParam+0xe8>
      break;
 80035fa:	bf00      	nop
 80035fc:	e002      	b.n	8003604 <DMA_CheckFifoParam+0xe8>
      break;   
 80035fe:	bf00      	nop
 8003600:	e000      	b.n	8003604 <DMA_CheckFifoParam+0xe8>
      break;
 8003602:	bf00      	nop
    }
  } 
  
  return status; 
 8003604:	7bfb      	ldrb	r3, [r7, #15]
}
 8003606:	4618      	mov	r0, r3
 8003608:	3714      	adds	r7, #20
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop

08003614 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	607a      	str	r2, [r7, #4]
 8003620:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2b80      	cmp	r3, #128	; 0x80
 800362c:	d106      	bne.n	800363c <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003634:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	f001 b913 	b.w	8004862 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003640:	2b00      	cmp	r3, #0
 8003642:	d007      	beq.n	8003654 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003648:	2b00      	cmp	r3, #0
 800364a:	d003      	beq.n	8003654 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003650:	2b00      	cmp	r3, #0
 8003652:	d105      	bne.n	8003660 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2240      	movs	r2, #64	; 0x40
 8003658:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	f001 b901 	b.w	8004862 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003666:	2b01      	cmp	r3, #1
 8003668:	d102      	bne.n	8003670 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 800366a:	2302      	movs	r3, #2
 800366c:	f001 b8f9 	b.w	8004862 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b01      	cmp	r3, #1
 8003682:	f041 80e7 	bne.w	8004854 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2202      	movs	r2, #2
 800368a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80036a2:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 80036ac:	6a3b      	ldr	r3, [r7, #32]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f001 f910 	bl	80048d8 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	461a      	mov	r2, r3
 80036be:	4b99      	ldr	r3, [pc, #612]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d960      	bls.n	8003786 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a97      	ldr	r2, [pc, #604]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d057      	beq.n	800377e <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a96      	ldr	r2, [pc, #600]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d050      	beq.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x166>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a94      	ldr	r2, [pc, #592]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d049      	beq.n	8003776 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a93      	ldr	r2, [pc, #588]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d042      	beq.n	8003772 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a91      	ldr	r2, [pc, #580]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d03a      	beq.n	800376c <HAL_DMAEx_MultiBufferStart_IT+0x158>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a90      	ldr	r2, [pc, #576]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d032      	beq.n	8003766 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a8e      	ldr	r2, [pc, #568]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d02a      	beq.n	8003760 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a8d      	ldr	r2, [pc, #564]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d022      	beq.n	800375a <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a8b      	ldr	r2, [pc, #556]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d01a      	beq.n	8003754 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a8a      	ldr	r2, [pc, #552]	; (800394c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d012      	beq.n	800374e <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a88      	ldr	r2, [pc, #544]	; (8003950 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d00a      	beq.n	8003748 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a87      	ldr	r2, [pc, #540]	; (8003954 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d102      	bne.n	8003742 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 800373c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003740:	e01e      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003742:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003746:	e01b      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003748:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800374c:	e018      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800374e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003752:	e015      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003754:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003758:	e012      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800375a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800375e:	e00f      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003760:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003764:	e00c      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003766:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800376a:	e009      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800376c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003770:	e006      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003772:	2320      	movs	r3, #32
 8003774:	e004      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003776:	2320      	movs	r3, #32
 8003778:	e002      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800377a:	2320      	movs	r3, #32
 800377c:	e000      	b.n	8003780 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800377e:	2320      	movs	r3, #32
 8003780:	4a75      	ldr	r2, [pc, #468]	; (8003958 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003782:	60d3      	str	r3, [r2, #12]
 8003784:	e150      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	461a      	mov	r2, r3
 800378c:	4b73      	ldr	r3, [pc, #460]	; (800395c <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 800378e:	429a      	cmp	r2, r3
 8003790:	d960      	bls.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a64      	ldr	r2, [pc, #400]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d057      	beq.n	800384c <HAL_DMAEx_MultiBufferStart_IT+0x238>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a62      	ldr	r2, [pc, #392]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d050      	beq.n	8003848 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a61      	ldr	r2, [pc, #388]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d049      	beq.n	8003844 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a5f      	ldr	r2, [pc, #380]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d042      	beq.n	8003840 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a5e      	ldr	r2, [pc, #376]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d03a      	beq.n	800383a <HAL_DMAEx_MultiBufferStart_IT+0x226>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a5c      	ldr	r2, [pc, #368]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d032      	beq.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a5b      	ldr	r2, [pc, #364]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d02a      	beq.n	800382e <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a59      	ldr	r2, [pc, #356]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d022      	beq.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a58      	ldr	r2, [pc, #352]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d01a      	beq.n	8003822 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a56      	ldr	r2, [pc, #344]	; (800394c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d012      	beq.n	800381c <HAL_DMAEx_MultiBufferStart_IT+0x208>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a55      	ldr	r2, [pc, #340]	; (8003950 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d00a      	beq.n	8003816 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a53      	ldr	r2, [pc, #332]	; (8003954 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d102      	bne.n	8003810 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 800380a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800380e:	e01e      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003810:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003814:	e01b      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003816:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800381a:	e018      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800381c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003820:	e015      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003822:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003826:	e012      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003828:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800382c:	e00f      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800382e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003832:	e00c      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003834:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003838:	e009      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800383a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800383e:	e006      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003840:	2320      	movs	r3, #32
 8003842:	e004      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003844:	2320      	movs	r3, #32
 8003846:	e002      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003848:	2320      	movs	r3, #32
 800384a:	e000      	b.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800384c:	2320      	movs	r3, #32
 800384e:	4a42      	ldr	r2, [pc, #264]	; (8003958 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003850:	6093      	str	r3, [r2, #8]
 8003852:	e0e9      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	461a      	mov	r2, r3
 800385a:	4b41      	ldr	r3, [pc, #260]	; (8003960 <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 800385c:	429a      	cmp	r2, r3
 800385e:	f240 8083 	bls.w	8003968 <HAL_DMAEx_MultiBufferStart_IT+0x354>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a30      	ldr	r2, [pc, #192]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d057      	beq.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x308>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a2e      	ldr	r2, [pc, #184]	; (800392c <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d050      	beq.n	8003918 <HAL_DMAEx_MultiBufferStart_IT+0x304>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a2d      	ldr	r2, [pc, #180]	; (8003930 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d049      	beq.n	8003914 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a2b      	ldr	r2, [pc, #172]	; (8003934 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d042      	beq.n	8003910 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a2a      	ldr	r2, [pc, #168]	; (8003938 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d03a      	beq.n	800390a <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a28      	ldr	r2, [pc, #160]	; (800393c <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d032      	beq.n	8003904 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a27      	ldr	r2, [pc, #156]	; (8003940 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d02a      	beq.n	80038fe <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a25      	ldr	r2, [pc, #148]	; (8003944 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d022      	beq.n	80038f8 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a24      	ldr	r2, [pc, #144]	; (8003948 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d01a      	beq.n	80038f2 <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a22      	ldr	r2, [pc, #136]	; (800394c <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d012      	beq.n	80038ec <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a21      	ldr	r2, [pc, #132]	; (8003950 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d00a      	beq.n	80038e6 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a1f      	ldr	r2, [pc, #124]	; (8003954 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d102      	bne.n	80038e0 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 80038da:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038de:	e01e      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80038e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80038e4:	e01b      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80038e6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038ea:	e018      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80038ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038f0:	e015      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80038f2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038f6:	e012      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80038f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038fc:	e00f      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80038fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003902:	e00c      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003904:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003908:	e009      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800390a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800390e:	e006      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003910:	2320      	movs	r3, #32
 8003912:	e004      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003914:	2320      	movs	r3, #32
 8003916:	e002      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003918:	2320      	movs	r3, #32
 800391a:	e000      	b.n	800391e <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800391c:	2320      	movs	r3, #32
 800391e:	4a11      	ldr	r2, [pc, #68]	; (8003964 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 8003920:	60d3      	str	r3, [r2, #12]
 8003922:	e081      	b.n	8003a28 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003924:	40026458 	.word	0x40026458
 8003928:	40026010 	.word	0x40026010
 800392c:	40026410 	.word	0x40026410
 8003930:	40026070 	.word	0x40026070
 8003934:	40026470 	.word	0x40026470
 8003938:	40026028 	.word	0x40026028
 800393c:	40026428 	.word	0x40026428
 8003940:	40026088 	.word	0x40026088
 8003944:	40026488 	.word	0x40026488
 8003948:	40026040 	.word	0x40026040
 800394c:	40026440 	.word	0x40026440
 8003950:	400260a0 	.word	0x400260a0
 8003954:	400264a0 	.word	0x400264a0
 8003958:	40026400 	.word	0x40026400
 800395c:	400260b8 	.word	0x400260b8
 8003960:	40026058 	.word	0x40026058
 8003964:	40026000 	.word	0x40026000
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a96      	ldr	r2, [pc, #600]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d057      	beq.n	8003a22 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a95      	ldr	r2, [pc, #596]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d050      	beq.n	8003a1e <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a93      	ldr	r2, [pc, #588]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d049      	beq.n	8003a1a <HAL_DMAEx_MultiBufferStart_IT+0x406>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a92      	ldr	r2, [pc, #584]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d042      	beq.n	8003a16 <HAL_DMAEx_MultiBufferStart_IT+0x402>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a90      	ldr	r2, [pc, #576]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d03a      	beq.n	8003a10 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a8f      	ldr	r2, [pc, #572]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d032      	beq.n	8003a0a <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a8d      	ldr	r2, [pc, #564]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d02a      	beq.n	8003a04 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a8c      	ldr	r2, [pc, #560]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d022      	beq.n	80039fe <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a8a      	ldr	r2, [pc, #552]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d01a      	beq.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a89      	ldr	r2, [pc, #548]	; (8003bec <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d012      	beq.n	80039f2 <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a87      	ldr	r2, [pc, #540]	; (8003bf0 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d00a      	beq.n	80039ec <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a86      	ldr	r2, [pc, #536]	; (8003bf4 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d102      	bne.n	80039e6 <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 80039e0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80039e4:	e01e      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80039e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80039ea:	e01b      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80039ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80039f0:	e018      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80039f2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80039f6:	e015      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80039f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80039fc:	e012      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80039fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003a02:	e00f      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003a04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003a08:	e00c      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003a0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003a0e:	e009      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003a10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003a14:	e006      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003a16:	2320      	movs	r3, #32
 8003a18:	e004      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003a1a:	2320      	movs	r3, #32
 8003a1c:	e002      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003a1e:	2320      	movs	r3, #32
 8003a20:	e000      	b.n	8003a24 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003a22:	2320      	movs	r3, #32
 8003a24:	4a74      	ldr	r2, [pc, #464]	; (8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 8003a26:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4b73      	ldr	r3, [pc, #460]	; (8003bfc <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d960      	bls.n	8003af6 <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a63      	ldr	r2, [pc, #396]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d057      	beq.n	8003aee <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a62      	ldr	r2, [pc, #392]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d050      	beq.n	8003aea <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a60      	ldr	r2, [pc, #384]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d049      	beq.n	8003ae6 <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a5f      	ldr	r2, [pc, #380]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d042      	beq.n	8003ae2 <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a5d      	ldr	r2, [pc, #372]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d03a      	beq.n	8003adc <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a5c      	ldr	r2, [pc, #368]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d032      	beq.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a5a      	ldr	r2, [pc, #360]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d02a      	beq.n	8003ad0 <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a59      	ldr	r2, [pc, #356]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d022      	beq.n	8003aca <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a57      	ldr	r2, [pc, #348]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d01a      	beq.n	8003ac4 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a56      	ldr	r2, [pc, #344]	; (8003bec <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d012      	beq.n	8003abe <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a54      	ldr	r2, [pc, #336]	; (8003bf0 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d00a      	beq.n	8003ab8 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a53      	ldr	r2, [pc, #332]	; (8003bf4 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d102      	bne.n	8003ab2 <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 8003aac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ab0:	e01e      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003ab2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003ab6:	e01b      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003ab8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003abc:	e018      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003abe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ac2:	e015      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003ac4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ac8:	e012      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ace:	e00f      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003ad0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ad4:	e00c      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003ad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ada:	e009      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003adc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ae0:	e006      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003ae2:	2310      	movs	r3, #16
 8003ae4:	e004      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003ae6:	2310      	movs	r3, #16
 8003ae8:	e002      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003aea:	2310      	movs	r3, #16
 8003aec:	e000      	b.n	8003af0 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003aee:	2310      	movs	r3, #16
 8003af0:	4a43      	ldr	r2, [pc, #268]	; (8003c00 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 8003af2:	60d3      	str	r3, [r2, #12]
 8003af4:	e14f      	b.n	8003d96 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	461a      	mov	r2, r3
 8003afc:	4b41      	ldr	r3, [pc, #260]	; (8003c04 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 8003afe:	429a      	cmp	r2, r3
 8003b00:	f240 8082 	bls.w	8003c08 <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a2f      	ldr	r2, [pc, #188]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d057      	beq.n	8003bbe <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a2e      	ldr	r2, [pc, #184]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d050      	beq.n	8003bba <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a2c      	ldr	r2, [pc, #176]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d049      	beq.n	8003bb6 <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a2b      	ldr	r2, [pc, #172]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d042      	beq.n	8003bb2 <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a29      	ldr	r2, [pc, #164]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d03a      	beq.n	8003bac <HAL_DMAEx_MultiBufferStart_IT+0x598>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a28      	ldr	r2, [pc, #160]	; (8003bdc <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d032      	beq.n	8003ba6 <HAL_DMAEx_MultiBufferStart_IT+0x592>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a26      	ldr	r2, [pc, #152]	; (8003be0 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d02a      	beq.n	8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a25      	ldr	r2, [pc, #148]	; (8003be4 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d022      	beq.n	8003b9a <HAL_DMAEx_MultiBufferStart_IT+0x586>
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a23      	ldr	r2, [pc, #140]	; (8003be8 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d01a      	beq.n	8003b94 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a22      	ldr	r2, [pc, #136]	; (8003bec <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d012      	beq.n	8003b8e <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a20      	ldr	r2, [pc, #128]	; (8003bf0 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d00a      	beq.n	8003b88 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a1f      	ldr	r2, [pc, #124]	; (8003bf4 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d102      	bne.n	8003b82 <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 8003b7c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b80:	e01e      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003b82:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003b86:	e01b      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003b88:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b8c:	e018      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003b8e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b92:	e015      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003b94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b98:	e012      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003b9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b9e:	e00f      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003ba0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ba4:	e00c      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003baa:	e009      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003bac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bb0:	e006      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003bb2:	2310      	movs	r3, #16
 8003bb4:	e004      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003bb6:	2310      	movs	r3, #16
 8003bb8:	e002      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003bba:	2310      	movs	r3, #16
 8003bbc:	e000      	b.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003bbe:	2310      	movs	r3, #16
 8003bc0:	4a0f      	ldr	r2, [pc, #60]	; (8003c00 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 8003bc2:	6093      	str	r3, [r2, #8]
 8003bc4:	e0e7      	b.n	8003d96 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003bc6:	bf00      	nop
 8003bc8:	40026010 	.word	0x40026010
 8003bcc:	40026410 	.word	0x40026410
 8003bd0:	40026070 	.word	0x40026070
 8003bd4:	40026470 	.word	0x40026470
 8003bd8:	40026028 	.word	0x40026028
 8003bdc:	40026428 	.word	0x40026428
 8003be0:	40026088 	.word	0x40026088
 8003be4:	40026488 	.word	0x40026488
 8003be8:	40026040 	.word	0x40026040
 8003bec:	40026440 	.word	0x40026440
 8003bf0:	400260a0 	.word	0x400260a0
 8003bf4:	400264a0 	.word	0x400264a0
 8003bf8:	40026000 	.word	0x40026000
 8003bfc:	40026458 	.word	0x40026458
 8003c00:	40026400 	.word	0x40026400
 8003c04:	400260b8 	.word	0x400260b8
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	4b96      	ldr	r3, [pc, #600]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d960      	bls.n	8003cd6 <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a94      	ldr	r2, [pc, #592]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d057      	beq.n	8003cce <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a93      	ldr	r2, [pc, #588]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d050      	beq.n	8003cca <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a91      	ldr	r2, [pc, #580]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d049      	beq.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a90      	ldr	r2, [pc, #576]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d042      	beq.n	8003cc2 <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a8e      	ldr	r2, [pc, #568]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d03a      	beq.n	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a8d      	ldr	r2, [pc, #564]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d032      	beq.n	8003cb6 <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a8b      	ldr	r2, [pc, #556]	; (8003e84 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d02a      	beq.n	8003cb0 <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a8a      	ldr	r2, [pc, #552]	; (8003e88 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d022      	beq.n	8003caa <HAL_DMAEx_MultiBufferStart_IT+0x696>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a88      	ldr	r2, [pc, #544]	; (8003e8c <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d01a      	beq.n	8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a87      	ldr	r2, [pc, #540]	; (8003e90 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d012      	beq.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a85      	ldr	r2, [pc, #532]	; (8003e94 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d00a      	beq.n	8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x684>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a84      	ldr	r2, [pc, #528]	; (8003e98 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d102      	bne.n	8003c92 <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 8003c8c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003c90:	e01e      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003c92:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003c96:	e01b      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003c98:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003c9c:	e018      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003c9e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ca2:	e015      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003ca4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ca8:	e012      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003caa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cae:	e00f      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cb4:	e00c      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003cb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cba:	e009      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003cbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cc0:	e006      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003cc2:	2310      	movs	r3, #16
 8003cc4:	e004      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003cc6:	2310      	movs	r3, #16
 8003cc8:	e002      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003cca:	2310      	movs	r3, #16
 8003ccc:	e000      	b.n	8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003cce:	2310      	movs	r3, #16
 8003cd0:	4a72      	ldr	r2, [pc, #456]	; (8003e9c <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003cd2:	60d3      	str	r3, [r2, #12]
 8003cd4:	e05f      	b.n	8003d96 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a64      	ldr	r2, [pc, #400]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d057      	beq.n	8003d90 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a62      	ldr	r2, [pc, #392]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d050      	beq.n	8003d8c <HAL_DMAEx_MultiBufferStart_IT+0x778>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a61      	ldr	r2, [pc, #388]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d049      	beq.n	8003d88 <HAL_DMAEx_MultiBufferStart_IT+0x774>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a5f      	ldr	r2, [pc, #380]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d042      	beq.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a5e      	ldr	r2, [pc, #376]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d03a      	beq.n	8003d7e <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a5c      	ldr	r2, [pc, #368]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d032      	beq.n	8003d78 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a5b      	ldr	r2, [pc, #364]	; (8003e84 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d02a      	beq.n	8003d72 <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a59      	ldr	r2, [pc, #356]	; (8003e88 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d022      	beq.n	8003d6c <HAL_DMAEx_MultiBufferStart_IT+0x758>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a58      	ldr	r2, [pc, #352]	; (8003e8c <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d01a      	beq.n	8003d66 <HAL_DMAEx_MultiBufferStart_IT+0x752>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a56      	ldr	r2, [pc, #344]	; (8003e90 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d012      	beq.n	8003d60 <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a55      	ldr	r2, [pc, #340]	; (8003e94 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d00a      	beq.n	8003d5a <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a53      	ldr	r2, [pc, #332]	; (8003e98 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d102      	bne.n	8003d54 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8003d4e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d52:	e01e      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d54:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003d58:	e01b      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d5a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d5e:	e018      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d64:	e015      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d66:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d6a:	e012      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d70:	e00f      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d76:	e00c      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d7c:	e009      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d82:	e006      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d84:	2310      	movs	r3, #16
 8003d86:	e004      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d88:	2310      	movs	r3, #16
 8003d8a:	e002      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d8c:	2310      	movs	r3, #16
 8003d8e:	e000      	b.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003d90:	2310      	movs	r3, #16
 8003d92:	4a42      	ldr	r2, [pc, #264]	; (8003e9c <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003d94:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4b40      	ldr	r3, [pc, #256]	; (8003ea0 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	f240 8082 	bls.w	8003ea8 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a30      	ldr	r2, [pc, #192]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d057      	beq.n	8003e5e <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a2f      	ldr	r2, [pc, #188]	; (8003e70 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d050      	beq.n	8003e5a <HAL_DMAEx_MultiBufferStart_IT+0x846>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a2d      	ldr	r2, [pc, #180]	; (8003e74 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d049      	beq.n	8003e56 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a2c      	ldr	r2, [pc, #176]	; (8003e78 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d042      	beq.n	8003e52 <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a2a      	ldr	r2, [pc, #168]	; (8003e7c <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d03a      	beq.n	8003e4c <HAL_DMAEx_MultiBufferStart_IT+0x838>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a29      	ldr	r2, [pc, #164]	; (8003e80 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d032      	beq.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x832>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a27      	ldr	r2, [pc, #156]	; (8003e84 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d02a      	beq.n	8003e40 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a26      	ldr	r2, [pc, #152]	; (8003e88 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d022      	beq.n	8003e3a <HAL_DMAEx_MultiBufferStart_IT+0x826>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a24      	ldr	r2, [pc, #144]	; (8003e8c <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d01a      	beq.n	8003e34 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a23      	ldr	r2, [pc, #140]	; (8003e90 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d012      	beq.n	8003e2e <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a21      	ldr	r2, [pc, #132]	; (8003e94 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d00a      	beq.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a20      	ldr	r2, [pc, #128]	; (8003e98 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d102      	bne.n	8003e22 <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003e1c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e20:	e01e      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e26:	e01b      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e28:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e2c:	e018      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e2e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e32:	e015      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e34:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e38:	e012      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e3e:	e00f      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e44:	e00c      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e4a:	e009      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e50:	e006      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e52:	2308      	movs	r3, #8
 8003e54:	e004      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e56:	2308      	movs	r3, #8
 8003e58:	e002      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e5a:	2308      	movs	r3, #8
 8003e5c:	e000      	b.n	8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003e5e:	2308      	movs	r3, #8
 8003e60:	4a10      	ldr	r2, [pc, #64]	; (8003ea4 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8003e62:	60d3      	str	r3, [r2, #12]
 8003e64:	e16f      	b.n	8004146 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003e66:	bf00      	nop
 8003e68:	40026058 	.word	0x40026058
 8003e6c:	40026010 	.word	0x40026010
 8003e70:	40026410 	.word	0x40026410
 8003e74:	40026070 	.word	0x40026070
 8003e78:	40026470 	.word	0x40026470
 8003e7c:	40026028 	.word	0x40026028
 8003e80:	40026428 	.word	0x40026428
 8003e84:	40026088 	.word	0x40026088
 8003e88:	40026488 	.word	0x40026488
 8003e8c:	40026040 	.word	0x40026040
 8003e90:	40026440 	.word	0x40026440
 8003e94:	400260a0 	.word	0x400260a0
 8003e98:	400264a0 	.word	0x400264a0
 8003e9c:	40026000 	.word	0x40026000
 8003ea0:	40026458 	.word	0x40026458
 8003ea4:	40026400 	.word	0x40026400
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	461a      	mov	r2, r3
 8003eae:	4b94      	ldr	r3, [pc, #592]	; (8004100 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d960      	bls.n	8003f76 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a92      	ldr	r2, [pc, #584]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d057      	beq.n	8003f6e <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a91      	ldr	r2, [pc, #580]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d050      	beq.n	8003f6a <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a8f      	ldr	r2, [pc, #572]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d049      	beq.n	8003f66 <HAL_DMAEx_MultiBufferStart_IT+0x952>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a8e      	ldr	r2, [pc, #568]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d042      	beq.n	8003f62 <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a8c      	ldr	r2, [pc, #560]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d03a      	beq.n	8003f5c <HAL_DMAEx_MultiBufferStart_IT+0x948>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a8b      	ldr	r2, [pc, #556]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d032      	beq.n	8003f56 <HAL_DMAEx_MultiBufferStart_IT+0x942>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a89      	ldr	r2, [pc, #548]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d02a      	beq.n	8003f50 <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a88      	ldr	r2, [pc, #544]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d022      	beq.n	8003f4a <HAL_DMAEx_MultiBufferStart_IT+0x936>
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a86      	ldr	r2, [pc, #536]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d01a      	beq.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a85      	ldr	r2, [pc, #532]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d012      	beq.n	8003f3e <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a83      	ldr	r2, [pc, #524]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d00a      	beq.n	8003f38 <HAL_DMAEx_MultiBufferStart_IT+0x924>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a82      	ldr	r2, [pc, #520]	; (8004130 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d102      	bne.n	8003f32 <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003f2c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f30:	e01e      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f36:	e01b      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f38:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f3c:	e018      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f42:	e015      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f44:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f48:	e012      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f4e:	e00f      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f54:	e00c      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f5a:	e009      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f60:	e006      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f62:	2308      	movs	r3, #8
 8003f64:	e004      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f66:	2308      	movs	r3, #8
 8003f68:	e002      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f6a:	2308      	movs	r3, #8
 8003f6c:	e000      	b.n	8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003f6e:	2308      	movs	r3, #8
 8003f70:	4a70      	ldr	r2, [pc, #448]	; (8004134 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8003f72:	6093      	str	r3, [r2, #8]
 8003f74:	e0e7      	b.n	8004146 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	4b6e      	ldr	r3, [pc, #440]	; (8004138 <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d960      	bls.n	8004044 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a5f      	ldr	r2, [pc, #380]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d057      	beq.n	800403c <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a5d      	ldr	r2, [pc, #372]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d050      	beq.n	8004038 <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a5c      	ldr	r2, [pc, #368]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d049      	beq.n	8004034 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a5a      	ldr	r2, [pc, #360]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d042      	beq.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a59      	ldr	r2, [pc, #356]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d03a      	beq.n	800402a <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a57      	ldr	r2, [pc, #348]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d032      	beq.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a56      	ldr	r2, [pc, #344]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d02a      	beq.n	800401e <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a54      	ldr	r2, [pc, #336]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d022      	beq.n	8004018 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a53      	ldr	r2, [pc, #332]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d01a      	beq.n	8004012 <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a51      	ldr	r2, [pc, #324]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d012      	beq.n	800400c <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a50      	ldr	r2, [pc, #320]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00a      	beq.n	8004006 <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a4e      	ldr	r2, [pc, #312]	; (8004130 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d102      	bne.n	8004000 <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 8003ffa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ffe:	e01e      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8004000:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004004:	e01b      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8004006:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800400a:	e018      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800400c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004010:	e015      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8004012:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004016:	e012      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8004018:	f44f 7300 	mov.w	r3, #512	; 0x200
 800401c:	e00f      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800401e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004022:	e00c      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8004024:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004028:	e009      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800402a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800402e:	e006      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8004030:	2308      	movs	r3, #8
 8004032:	e004      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8004034:	2308      	movs	r3, #8
 8004036:	e002      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8004038:	2308      	movs	r3, #8
 800403a:	e000      	b.n	800403e <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800403c:	2308      	movs	r3, #8
 800403e:	4a3f      	ldr	r2, [pc, #252]	; (800413c <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 8004040:	60d3      	str	r3, [r2, #12]
 8004042:	e080      	b.n	8004146 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a2e      	ldr	r2, [pc, #184]	; (8004104 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d078      	beq.n	8004140 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a2d      	ldr	r2, [pc, #180]	; (8004108 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d050      	beq.n	80040fa <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a2b      	ldr	r2, [pc, #172]	; (800410c <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d049      	beq.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a2a      	ldr	r2, [pc, #168]	; (8004110 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d042      	beq.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xade>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a28      	ldr	r2, [pc, #160]	; (8004114 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d03a      	beq.n	80040ec <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a27      	ldr	r2, [pc, #156]	; (8004118 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d032      	beq.n	80040e6 <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a25      	ldr	r2, [pc, #148]	; (800411c <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d02a      	beq.n	80040e0 <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a24      	ldr	r2, [pc, #144]	; (8004120 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d022      	beq.n	80040da <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a22      	ldr	r2, [pc, #136]	; (8004124 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d01a      	beq.n	80040d4 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a21      	ldr	r2, [pc, #132]	; (8004128 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d012      	beq.n	80040ce <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a1f      	ldr	r2, [pc, #124]	; (800412c <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d00a      	beq.n	80040c8 <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a1e      	ldr	r2, [pc, #120]	; (8004130 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d102      	bne.n	80040c2 <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 80040bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80040c0:	e03f      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040c6:	e03c      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80040cc:	e039      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040ce:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80040d2:	e036      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80040d8:	e033      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040de:	e030      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040e4:	e02d      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040ea:	e02a      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040f0:	e027      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040f2:	2308      	movs	r3, #8
 80040f4:	e025      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040f6:	2308      	movs	r3, #8
 80040f8:	e023      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040fa:	2308      	movs	r3, #8
 80040fc:	e021      	b.n	8004142 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80040fe:	bf00      	nop
 8004100:	400260b8 	.word	0x400260b8
 8004104:	40026010 	.word	0x40026010
 8004108:	40026410 	.word	0x40026410
 800410c:	40026070 	.word	0x40026070
 8004110:	40026470 	.word	0x40026470
 8004114:	40026028 	.word	0x40026028
 8004118:	40026428 	.word	0x40026428
 800411c:	40026088 	.word	0x40026088
 8004120:	40026488 	.word	0x40026488
 8004124:	40026040 	.word	0x40026040
 8004128:	40026440 	.word	0x40026440
 800412c:	400260a0 	.word	0x400260a0
 8004130:	400264a0 	.word	0x400264a0
 8004134:	40026400 	.word	0x40026400
 8004138:	40026058 	.word	0x40026058
 800413c:	40026000 	.word	0x40026000
 8004140:	2308      	movs	r3, #8
 8004142:	4a9a      	ldr	r2, [pc, #616]	; (80043ac <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8004144:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	461a      	mov	r2, r3
 800414c:	4b98      	ldr	r3, [pc, #608]	; (80043b0 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 800414e:	429a      	cmp	r2, r3
 8004150:	d960      	bls.n	8004214 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a97      	ldr	r2, [pc, #604]	; (80043b4 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d057      	beq.n	800420c <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a95      	ldr	r2, [pc, #596]	; (80043b8 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d050      	beq.n	8004208 <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a94      	ldr	r2, [pc, #592]	; (80043bc <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d049      	beq.n	8004204 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a92      	ldr	r2, [pc, #584]	; (80043c0 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d042      	beq.n	8004200 <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a91      	ldr	r2, [pc, #580]	; (80043c4 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d03a      	beq.n	80041fa <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a8f      	ldr	r2, [pc, #572]	; (80043c8 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d032      	beq.n	80041f4 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a8e      	ldr	r2, [pc, #568]	; (80043cc <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d02a      	beq.n	80041ee <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a8c      	ldr	r2, [pc, #560]	; (80043d0 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d022      	beq.n	80041e8 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a8b      	ldr	r2, [pc, #556]	; (80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d01a      	beq.n	80041e2 <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a89      	ldr	r2, [pc, #548]	; (80043d8 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d012      	beq.n	80041dc <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a88      	ldr	r2, [pc, #544]	; (80043dc <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d00a      	beq.n	80041d6 <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a86      	ldr	r2, [pc, #536]	; (80043e0 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d102      	bne.n	80041d0 <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 80041ca:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041ce:	e01e      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80041d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041d4:	e01b      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80041d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041da:	e018      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80041dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041e0:	e015      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80041e2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041e6:	e012      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80041e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041ec:	e00f      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80041ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041f2:	e00c      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80041f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041f8:	e009      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80041fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041fe:	e006      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004200:	2304      	movs	r3, #4
 8004202:	e004      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004204:	2304      	movs	r3, #4
 8004206:	e002      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004208:	2304      	movs	r3, #4
 800420a:	e000      	b.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 800420c:	2304      	movs	r3, #4
 800420e:	4a75      	ldr	r2, [pc, #468]	; (80043e4 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8004210:	60d3      	str	r3, [r2, #12]
 8004212:	e151      	b.n	80044b8 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	4b73      	ldr	r3, [pc, #460]	; (80043e8 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 800421c:	429a      	cmp	r2, r3
 800421e:	d960      	bls.n	80042e2 <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a63      	ldr	r2, [pc, #396]	; (80043b4 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d057      	beq.n	80042da <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a62      	ldr	r2, [pc, #392]	; (80043b8 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d050      	beq.n	80042d6 <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a60      	ldr	r2, [pc, #384]	; (80043bc <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d049      	beq.n	80042d2 <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a5f      	ldr	r2, [pc, #380]	; (80043c0 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d042      	beq.n	80042ce <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a5d      	ldr	r2, [pc, #372]	; (80043c4 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d03a      	beq.n	80042c8 <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a5c      	ldr	r2, [pc, #368]	; (80043c8 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d032      	beq.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a5a      	ldr	r2, [pc, #360]	; (80043cc <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d02a      	beq.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a59      	ldr	r2, [pc, #356]	; (80043d0 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d022      	beq.n	80042b6 <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a57      	ldr	r2, [pc, #348]	; (80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d01a      	beq.n	80042b0 <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a56      	ldr	r2, [pc, #344]	; (80043d8 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d012      	beq.n	80042aa <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a54      	ldr	r2, [pc, #336]	; (80043dc <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d00a      	beq.n	80042a4 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a53      	ldr	r2, [pc, #332]	; (80043e0 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d102      	bne.n	800429e <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8004298:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800429c:	e01e      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800429e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042a2:	e01b      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042a8:	e018      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042aa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042ae:	e015      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042b4:	e012      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042ba:	e00f      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042c0:	e00c      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042c6:	e009      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042cc:	e006      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042ce:	2304      	movs	r3, #4
 80042d0:	e004      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042d2:	2304      	movs	r3, #4
 80042d4:	e002      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042d6:	2304      	movs	r3, #4
 80042d8:	e000      	b.n	80042dc <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 80042da:	2304      	movs	r3, #4
 80042dc:	4a41      	ldr	r2, [pc, #260]	; (80043e4 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 80042de:	6093      	str	r3, [r2, #8]
 80042e0:	e0ea      	b.n	80044b8 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	461a      	mov	r2, r3
 80042e8:	4b40      	ldr	r3, [pc, #256]	; (80043ec <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 80042ea:	429a      	cmp	r2, r3
 80042ec:	f240 8084 	bls.w	80043f8 <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a2f      	ldr	r2, [pc, #188]	; (80043b4 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d07a      	beq.n	80043f0 <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a2e      	ldr	r2, [pc, #184]	; (80043b8 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d050      	beq.n	80043a6 <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a2c      	ldr	r2, [pc, #176]	; (80043bc <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d049      	beq.n	80043a2 <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a2b      	ldr	r2, [pc, #172]	; (80043c0 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d042      	beq.n	800439e <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a29      	ldr	r2, [pc, #164]	; (80043c4 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d03a      	beq.n	8004398 <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a28      	ldr	r2, [pc, #160]	; (80043c8 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d032      	beq.n	8004392 <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a26      	ldr	r2, [pc, #152]	; (80043cc <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d02a      	beq.n	800438c <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a25      	ldr	r2, [pc, #148]	; (80043d0 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d022      	beq.n	8004386 <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a23      	ldr	r2, [pc, #140]	; (80043d4 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d01a      	beq.n	8004380 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a22      	ldr	r2, [pc, #136]	; (80043d8 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d012      	beq.n	800437a <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a20      	ldr	r2, [pc, #128]	; (80043dc <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00a      	beq.n	8004374 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a1f      	ldr	r2, [pc, #124]	; (80043e0 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d102      	bne.n	800436e <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 8004368:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800436c:	e041      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800436e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004372:	e03e      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004374:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004378:	e03b      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800437a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800437e:	e038      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004380:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004384:	e035      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004386:	f44f 7380 	mov.w	r3, #256	; 0x100
 800438a:	e032      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800438c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004390:	e02f      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004392:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004396:	e02c      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004398:	f44f 7380 	mov.w	r3, #256	; 0x100
 800439c:	e029      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800439e:	2304      	movs	r3, #4
 80043a0:	e027      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80043a2:	2304      	movs	r3, #4
 80043a4:	e025      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80043a6:	2304      	movs	r3, #4
 80043a8:	e023      	b.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 80043aa:	bf00      	nop
 80043ac:	40026000 	.word	0x40026000
 80043b0:	40026458 	.word	0x40026458
 80043b4:	40026010 	.word	0x40026010
 80043b8:	40026410 	.word	0x40026410
 80043bc:	40026070 	.word	0x40026070
 80043c0:	40026470 	.word	0x40026470
 80043c4:	40026028 	.word	0x40026028
 80043c8:	40026428 	.word	0x40026428
 80043cc:	40026088 	.word	0x40026088
 80043d0:	40026488 	.word	0x40026488
 80043d4:	40026040 	.word	0x40026040
 80043d8:	40026440 	.word	0x40026440
 80043dc:	400260a0 	.word	0x400260a0
 80043e0:	400264a0 	.word	0x400264a0
 80043e4:	40026400 	.word	0x40026400
 80043e8:	400260b8 	.word	0x400260b8
 80043ec:	40026058 	.word	0x40026058
 80043f0:	2304      	movs	r3, #4
 80043f2:	4a94      	ldr	r2, [pc, #592]	; (8004644 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80043f4:	60d3      	str	r3, [r2, #12]
 80043f6:	e05f      	b.n	80044b8 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a92      	ldr	r2, [pc, #584]	; (8004648 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d057      	beq.n	80044b2 <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a91      	ldr	r2, [pc, #580]	; (800464c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d050      	beq.n	80044ae <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a8f      	ldr	r2, [pc, #572]	; (8004650 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d049      	beq.n	80044aa <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a8e      	ldr	r2, [pc, #568]	; (8004654 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d042      	beq.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a8c      	ldr	r2, [pc, #560]	; (8004658 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d03a      	beq.n	80044a0 <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a8b      	ldr	r2, [pc, #556]	; (800465c <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d032      	beq.n	800449a <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a89      	ldr	r2, [pc, #548]	; (8004660 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d02a      	beq.n	8004494 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a88      	ldr	r2, [pc, #544]	; (8004664 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d022      	beq.n	800448e <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a86      	ldr	r2, [pc, #536]	; (8004668 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d01a      	beq.n	8004488 <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a85      	ldr	r2, [pc, #532]	; (800466c <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d012      	beq.n	8004482 <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a83      	ldr	r2, [pc, #524]	; (8004670 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00a      	beq.n	800447c <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a82      	ldr	r2, [pc, #520]	; (8004674 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d102      	bne.n	8004476 <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 8004470:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004474:	e01e      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004476:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800447a:	e01b      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800447c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004480:	e018      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004482:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004486:	e015      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004488:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800448c:	e012      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800448e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004492:	e00f      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004494:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004498:	e00c      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800449a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800449e:	e009      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80044a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80044a4:	e006      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80044a6:	2304      	movs	r3, #4
 80044a8:	e004      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80044aa:	2304      	movs	r3, #4
 80044ac:	e002      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80044ae:	2304      	movs	r3, #4
 80044b0:	e000      	b.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80044b2:	2304      	movs	r3, #4
 80044b4:	4a63      	ldr	r2, [pc, #396]	; (8004644 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80044b6:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	461a      	mov	r2, r3
 80044be:	4b6e      	ldr	r3, [pc, #440]	; (8004678 <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d95c      	bls.n	800457e <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a5f      	ldr	r2, [pc, #380]	; (8004648 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d053      	beq.n	8004576 <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a5e      	ldr	r2, [pc, #376]	; (800464c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d04c      	beq.n	8004572 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a5c      	ldr	r2, [pc, #368]	; (8004650 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d045      	beq.n	800456e <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a5b      	ldr	r2, [pc, #364]	; (8004654 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d03e      	beq.n	800456a <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a59      	ldr	r2, [pc, #356]	; (8004658 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d037      	beq.n	8004566 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a58      	ldr	r2, [pc, #352]	; (800465c <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d030      	beq.n	8004562 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a56      	ldr	r2, [pc, #344]	; (8004660 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d029      	beq.n	800455e <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a55      	ldr	r2, [pc, #340]	; (8004664 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d022      	beq.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a53      	ldr	r2, [pc, #332]	; (8004668 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d01a      	beq.n	8004554 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a52      	ldr	r2, [pc, #328]	; (800466c <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d012      	beq.n	800454e <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a50      	ldr	r2, [pc, #320]	; (8004670 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d00a      	beq.n	8004548 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a4f      	ldr	r2, [pc, #316]	; (8004674 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d102      	bne.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 800453c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004540:	e01a      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004542:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004546:	e017      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004548:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800454c:	e014      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800454e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004552:	e011      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004554:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004558:	e00e      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800455a:	2340      	movs	r3, #64	; 0x40
 800455c:	e00c      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800455e:	2340      	movs	r3, #64	; 0x40
 8004560:	e00a      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004562:	2340      	movs	r3, #64	; 0x40
 8004564:	e008      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004566:	2340      	movs	r3, #64	; 0x40
 8004568:	e006      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800456a:	2301      	movs	r3, #1
 800456c:	e004      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800456e:	2301      	movs	r3, #1
 8004570:	e002      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004572:	2301      	movs	r3, #1
 8004574:	e000      	b.n	8004578 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004576:	2301      	movs	r3, #1
 8004578:	4a40      	ldr	r2, [pc, #256]	; (800467c <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 800457a:	60d3      	str	r3, [r2, #12]
 800457c:	e141      	b.n	8004802 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	461a      	mov	r2, r3
 8004584:	4b3e      	ldr	r3, [pc, #248]	; (8004680 <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 8004586:	429a      	cmp	r2, r3
 8004588:	d97c      	bls.n	8004684 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a2e      	ldr	r2, [pc, #184]	; (8004648 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d053      	beq.n	800463c <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a2c      	ldr	r2, [pc, #176]	; (800464c <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d04c      	beq.n	8004638 <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a2b      	ldr	r2, [pc, #172]	; (8004650 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d045      	beq.n	8004634 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a29      	ldr	r2, [pc, #164]	; (8004654 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d03e      	beq.n	8004630 <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a28      	ldr	r2, [pc, #160]	; (8004658 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d037      	beq.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a26      	ldr	r2, [pc, #152]	; (800465c <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d030      	beq.n	8004628 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a25      	ldr	r2, [pc, #148]	; (8004660 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d029      	beq.n	8004624 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a23      	ldr	r2, [pc, #140]	; (8004664 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d022      	beq.n	8004620 <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a22      	ldr	r2, [pc, #136]	; (8004668 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d01a      	beq.n	800461a <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a20      	ldr	r2, [pc, #128]	; (800466c <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d012      	beq.n	8004614 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1f      	ldr	r2, [pc, #124]	; (8004670 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d00a      	beq.n	800460e <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a1d      	ldr	r2, [pc, #116]	; (8004674 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d102      	bne.n	8004608 <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 8004602:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004606:	e01a      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004608:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800460c:	e017      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800460e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004612:	e014      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004614:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004618:	e011      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800461a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800461e:	e00e      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004620:	2340      	movs	r3, #64	; 0x40
 8004622:	e00c      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004624:	2340      	movs	r3, #64	; 0x40
 8004626:	e00a      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004628:	2340      	movs	r3, #64	; 0x40
 800462a:	e008      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800462c:	2340      	movs	r3, #64	; 0x40
 800462e:	e006      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004630:	2301      	movs	r3, #1
 8004632:	e004      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004634:	2301      	movs	r3, #1
 8004636:	e002      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8004638:	2301      	movs	r3, #1
 800463a:	e000      	b.n	800463e <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 800463c:	2301      	movs	r3, #1
 800463e:	4a0f      	ldr	r2, [pc, #60]	; (800467c <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8004640:	6093      	str	r3, [r2, #8]
 8004642:	e0de      	b.n	8004802 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8004644:	40026000 	.word	0x40026000
 8004648:	40026010 	.word	0x40026010
 800464c:	40026410 	.word	0x40026410
 8004650:	40026070 	.word	0x40026070
 8004654:	40026470 	.word	0x40026470
 8004658:	40026028 	.word	0x40026028
 800465c:	40026428 	.word	0x40026428
 8004660:	40026088 	.word	0x40026088
 8004664:	40026488 	.word	0x40026488
 8004668:	40026040 	.word	0x40026040
 800466c:	40026440 	.word	0x40026440
 8004670:	400260a0 	.word	0x400260a0
 8004674:	400264a0 	.word	0x400264a0
 8004678:	40026458 	.word	0x40026458
 800467c:	40026400 	.word	0x40026400
 8004680:	400260b8 	.word	0x400260b8
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	4b78      	ldr	r3, [pc, #480]	; (800486c <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 800468c:	429a      	cmp	r2, r3
 800468e:	d95c      	bls.n	800474a <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a76      	ldr	r2, [pc, #472]	; (8004870 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d053      	beq.n	8004742 <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a75      	ldr	r2, [pc, #468]	; (8004874 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d04c      	beq.n	800473e <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a73      	ldr	r2, [pc, #460]	; (8004878 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d045      	beq.n	800473a <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a72      	ldr	r2, [pc, #456]	; (800487c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d03e      	beq.n	8004736 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a70      	ldr	r2, [pc, #448]	; (8004880 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d037      	beq.n	8004732 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a6f      	ldr	r2, [pc, #444]	; (8004884 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d030      	beq.n	800472e <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a6d      	ldr	r2, [pc, #436]	; (8004888 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d029      	beq.n	800472a <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a6c      	ldr	r2, [pc, #432]	; (800488c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d022      	beq.n	8004726 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a6a      	ldr	r2, [pc, #424]	; (8004890 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d01a      	beq.n	8004720 <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a69      	ldr	r2, [pc, #420]	; (8004894 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d012      	beq.n	800471a <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a67      	ldr	r2, [pc, #412]	; (8004898 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d00a      	beq.n	8004714 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a66      	ldr	r2, [pc, #408]	; (800489c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d102      	bne.n	800470e <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 8004708:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800470c:	e01a      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800470e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004712:	e017      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004714:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004718:	e014      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800471a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800471e:	e011      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004720:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004724:	e00e      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004726:	2340      	movs	r3, #64	; 0x40
 8004728:	e00c      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800472a:	2340      	movs	r3, #64	; 0x40
 800472c:	e00a      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800472e:	2340      	movs	r3, #64	; 0x40
 8004730:	e008      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004732:	2340      	movs	r3, #64	; 0x40
 8004734:	e006      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004736:	2301      	movs	r3, #1
 8004738:	e004      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800473a:	2301      	movs	r3, #1
 800473c:	e002      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800473e:	2301      	movs	r3, #1
 8004740:	e000      	b.n	8004744 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004742:	2301      	movs	r3, #1
 8004744:	4a56      	ldr	r2, [pc, #344]	; (80048a0 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8004746:	60d3      	str	r3, [r2, #12]
 8004748:	e05b      	b.n	8004802 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a48      	ldr	r2, [pc, #288]	; (8004870 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d053      	beq.n	80047fc <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a46      	ldr	r2, [pc, #280]	; (8004874 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d04c      	beq.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a45      	ldr	r2, [pc, #276]	; (8004878 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d045      	beq.n	80047f4 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a43      	ldr	r2, [pc, #268]	; (800487c <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d03e      	beq.n	80047f0 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a42      	ldr	r2, [pc, #264]	; (8004880 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d037      	beq.n	80047ec <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a40      	ldr	r2, [pc, #256]	; (8004884 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d030      	beq.n	80047e8 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a3f      	ldr	r2, [pc, #252]	; (8004888 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d029      	beq.n	80047e4 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a3d      	ldr	r2, [pc, #244]	; (800488c <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d022      	beq.n	80047e0 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a3c      	ldr	r2, [pc, #240]	; (8004890 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d01a      	beq.n	80047da <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a3a      	ldr	r2, [pc, #232]	; (8004894 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d012      	beq.n	80047d4 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a39      	ldr	r2, [pc, #228]	; (8004898 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d00a      	beq.n	80047ce <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a37      	ldr	r2, [pc, #220]	; (800489c <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d102      	bne.n	80047c8 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 80047c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047c6:	e01a      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80047cc:	e017      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047d2:	e014      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047d8:	e011      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047de:	e00e      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047e0:	2340      	movs	r3, #64	; 0x40
 80047e2:	e00c      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047e4:	2340      	movs	r3, #64	; 0x40
 80047e6:	e00a      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047e8:	2340      	movs	r3, #64	; 0x40
 80047ea:	e008      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047ec:	2340      	movs	r3, #64	; 0x40
 80047ee:	e006      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047f0:	2301      	movs	r3, #1
 80047f2:	e004      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047f4:	2301      	movs	r3, #1
 80047f6:	e002      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047f8:	2301      	movs	r3, #1
 80047fa:	e000      	b.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80047fc:	2301      	movs	r3, #1
 80047fe:	4a28      	ldr	r2, [pc, #160]	; (80048a0 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8004800:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f042 0216 	orr.w	r2, r2, #22
 8004810:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695a      	ldr	r2, [r3, #20]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004820:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004826:	2b00      	cmp	r3, #0
 8004828:	d103      	bne.n	8004832 <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800482e:	2b00      	cmp	r3, #0
 8004830:	d007      	beq.n	8004842 <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f042 0208 	orr.w	r2, r2, #8
 8004840:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0201 	orr.w	r2, r2, #1
 8004850:	601a      	str	r2, [r3, #0]
 8004852:	e005      	b.n	8004860 <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800485c:	2302      	movs	r3, #2
 800485e:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8004860:	7dfb      	ldrb	r3, [r7, #23]
}
 8004862:	4618      	mov	r0, r3
 8004864:	3718      	adds	r7, #24
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	40026058 	.word	0x40026058
 8004870:	40026010 	.word	0x40026010
 8004874:	40026410 	.word	0x40026410
 8004878:	40026070 	.word	0x40026070
 800487c:	40026470 	.word	0x40026470
 8004880:	40026028 	.word	0x40026028
 8004884:	40026428 	.word	0x40026428
 8004888:	40026088 	.word	0x40026088
 800488c:	40026488 	.word	0x40026488
 8004890:	40026040 	.word	0x40026040
 8004894:	40026440 	.word	0x40026440
 8004898:	400260a0 	.word	0x400260a0
 800489c:	400264a0 	.word	0x400264a0
 80048a0:	40026000 	.word	0x40026000

080048a4 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	4613      	mov	r3, r2
 80048b0:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 80048b2:	79fb      	ldrb	r3, [r7, #7]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d104      	bne.n	80048c2 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	60da      	str	r2, [r3, #12]
 80048c0:	e003      	b.n	80048ca <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3714      	adds	r7, #20
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	607a      	str	r2, [r7, #4]
 80048e4:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	2b40      	cmp	r3, #64	; 0x40
 80048f4:	d108      	bne.n	8004908 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68ba      	ldr	r2, [r7, #8]
 8004904:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004906:	e007      	b.n	8004918 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	60da      	str	r2, [r3, #12]
}
 8004918:	bf00      	nop
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b088      	sub	sp, #32
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	61fb      	str	r3, [r7, #28]
 8004930:	2300      	movs	r3, #0
 8004932:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8004934:	4baa      	ldr	r3, [pc, #680]	; (8004be0 <HAL_ETH_Init+0x2bc>)
 8004936:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004938:	2300      	movs	r3, #0
 800493a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800493c:	2300      	movs	r3, #0
 800493e:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e183      	b.n	8004c52 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d106      	bne.n	8004964 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f005 fc0e 	bl	800a180 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004964:	2300      	movs	r3, #0
 8004966:	60bb      	str	r3, [r7, #8]
 8004968:	4b9e      	ldr	r3, [pc, #632]	; (8004be4 <HAL_ETH_Init+0x2c0>)
 800496a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800496c:	4a9d      	ldr	r2, [pc, #628]	; (8004be4 <HAL_ETH_Init+0x2c0>)
 800496e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004972:	6453      	str	r3, [r2, #68]	; 0x44
 8004974:	4b9b      	ldr	r3, [pc, #620]	; (8004be4 <HAL_ETH_Init+0x2c0>)
 8004976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004978:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800497c:	60bb      	str	r3, [r7, #8]
 800497e:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004980:	4b99      	ldr	r3, [pc, #612]	; (8004be8 <HAL_ETH_Init+0x2c4>)
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	4a98      	ldr	r2, [pc, #608]	; (8004be8 <HAL_ETH_Init+0x2c4>)
 8004986:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800498a:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800498c:	4b96      	ldr	r3, [pc, #600]	; (8004be8 <HAL_ETH_Init+0x2c4>)
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	4994      	ldr	r1, [pc, #592]	; (8004be8 <HAL_ETH_Init+0x2c4>)
 8004996:	4313      	orrs	r3, r2
 8004998:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f042 0201 	orr.w	r2, r2, #1
 80049ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049b0:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80049b2:	f7fd fe7f 	bl	80026b4 <HAL_GetTick>
 80049b6:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80049b8:	e011      	b.n	80049de <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80049ba:	f7fd fe7b 	bl	80026b4 <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80049c8:	d909      	bls.n	80049de <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2203      	movs	r2, #3
 80049ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e139      	b.n	8004c52 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0301 	and.w	r3, r3, #1
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1e4      	bne.n	80049ba <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	f023 031c 	bic.w	r3, r3, #28
 80049fe:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004a00:	f003 fd22 	bl	8008448 <HAL_RCC_GetHCLKFreq>
 8004a04:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	4a78      	ldr	r2, [pc, #480]	; (8004bec <HAL_ETH_Init+0x2c8>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d908      	bls.n	8004a20 <HAL_ETH_Init+0xfc>
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	4a77      	ldr	r2, [pc, #476]	; (8004bf0 <HAL_ETH_Init+0x2cc>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d804      	bhi.n	8004a20 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	f043 0308 	orr.w	r3, r3, #8
 8004a1c:	61fb      	str	r3, [r7, #28]
 8004a1e:	e027      	b.n	8004a70 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	4a73      	ldr	r2, [pc, #460]	; (8004bf0 <HAL_ETH_Init+0x2cc>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d908      	bls.n	8004a3a <HAL_ETH_Init+0x116>
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	4a6d      	ldr	r2, [pc, #436]	; (8004be0 <HAL_ETH_Init+0x2bc>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d204      	bcs.n	8004a3a <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	f043 030c 	orr.w	r3, r3, #12
 8004a36:	61fb      	str	r3, [r7, #28]
 8004a38:	e01a      	b.n	8004a70 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	4a68      	ldr	r2, [pc, #416]	; (8004be0 <HAL_ETH_Init+0x2bc>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d303      	bcc.n	8004a4a <HAL_ETH_Init+0x126>
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	4a6b      	ldr	r2, [pc, #428]	; (8004bf4 <HAL_ETH_Init+0x2d0>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d911      	bls.n	8004a6e <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	4a69      	ldr	r2, [pc, #420]	; (8004bf4 <HAL_ETH_Init+0x2d0>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d908      	bls.n	8004a64 <HAL_ETH_Init+0x140>
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	4a68      	ldr	r2, [pc, #416]	; (8004bf8 <HAL_ETH_Init+0x2d4>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d804      	bhi.n	8004a64 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	f043 0304 	orr.w	r3, r3, #4
 8004a60:	61fb      	str	r3, [r7, #28]
 8004a62:	e005      	b.n	8004a70 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	f043 0310 	orr.w	r3, r3, #16
 8004a6a:	61fb      	str	r3, [r7, #28]
 8004a6c:	e000      	b.n	8004a70 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004a6e:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	69fa      	ldr	r2, [r7, #28]
 8004a76:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004a78:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 fc1d 	bl	80052be <HAL_ETH_WritePHYRegister>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00b      	beq.n	8004aa2 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004a8e:	6939      	ldr	r1, [r7, #16]
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f000 fdd3 	bl	800563c <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e0d7      	b.n	8004c52 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004aa2:	20ff      	movs	r0, #255	; 0xff
 8004aa4:	f7fd fe12 	bl	80026cc <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 80a5 	beq.w	8004bfc <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ab2:	f7fd fdff 	bl	80026b4 <HAL_GetTick>
 8004ab6:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004ab8:	f107 030c 	add.w	r3, r7, #12
 8004abc:	461a      	mov	r2, r3
 8004abe:	2101      	movs	r1, #1
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 fb94 	bl	80051ee <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8004ac6:	f7fd fdf5 	bl	80026b4 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d90f      	bls.n	8004af8 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004adc:	6939      	ldr	r1, [r7, #16]
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 fdac 	bl	800563c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e0ac      	b.n	8004c52 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f003 0304 	and.w	r3, r3, #4
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d0da      	beq.n	8004ab8 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004b02:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b06:	2100      	movs	r1, #0
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 fbd8 	bl	80052be <HAL_ETH_WritePHYRegister>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00b      	beq.n	8004b2c <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004b18:	6939      	ldr	r1, [r7, #16]
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 fd8e 	bl	800563c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e092      	b.n	8004c52 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b2c:	f7fd fdc2 	bl	80026b4 <HAL_GetTick>
 8004b30:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004b32:	f107 030c 	add.w	r3, r7, #12
 8004b36:	461a      	mov	r2, r3
 8004b38:	2101      	movs	r1, #1
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f000 fb57 	bl	80051ee <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004b40:	f7fd fdb8 	bl	80026b4 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d90f      	bls.n	8004b72 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004b56:	6939      	ldr	r1, [r7, #16]
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f000 fd6f 	bl	800563c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e06f      	b.n	8004c52 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f003 0320 	and.w	r3, r3, #32
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d0da      	beq.n	8004b32 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004b7c:	f107 030c 	add.w	r3, r7, #12
 8004b80:	461a      	mov	r2, r3
 8004b82:	2131      	movs	r1, #49	; 0x31
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 fb32 	bl	80051ee <HAL_ETH_ReadPHYRegister>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d00b      	beq.n	8004ba8 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004b94:	6939      	ldr	r1, [r7, #16]
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 fd50 	bl	800563c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e054      	b.n	8004c52 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f003 0310 	and.w	r3, r3, #16
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d004      	beq.n	8004bbc <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004bb8:	60da      	str	r2, [r3, #12]
 8004bba:	e002      	b.n	8004bc2 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 0304 	and.w	r3, r3, #4
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d003      	beq.n	8004bd4 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	609a      	str	r2, [r3, #8]
 8004bd2:	e035      	b.n	8004c40 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004bda:	609a      	str	r2, [r3, #8]
 8004bdc:	e030      	b.n	8004c40 <HAL_ETH_Init+0x31c>
 8004bde:	bf00      	nop
 8004be0:	03938700 	.word	0x03938700
 8004be4:	40023800 	.word	0x40023800
 8004be8:	40013800 	.word	0x40013800
 8004bec:	01312cff 	.word	0x01312cff
 8004bf0:	02160ebf 	.word	0x02160ebf
 8004bf4:	05f5e0ff 	.word	0x05f5e0ff
 8004bf8:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	08db      	lsrs	r3, r3, #3
 8004c02:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	085b      	lsrs	r3, r3, #1
 8004c0a:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	461a      	mov	r2, r3
 8004c12:	2100      	movs	r1, #0
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 fb52 	bl	80052be <HAL_ETH_WritePHYRegister>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00b      	beq.n	8004c38 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004c24:	6939      	ldr	r1, [r7, #16]
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 fd08 	bl	800563c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e00c      	b.n	8004c52 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004c38:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004c3c:	f7fd fd46 	bl	80026cc <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004c40:	6939      	ldr	r1, [r7, #16]
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 fcfa 	bl	800563c <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3720      	adds	r7, #32
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop

08004c5c <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b087      	sub	sp, #28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
 8004c68:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d101      	bne.n	8004c7c <HAL_ETH_DMATxDescListInit+0x20>
 8004c78:	2302      	movs	r3, #2
 8004c7a:	e052      	b.n	8004d22 <HAL_ETH_DMATxDescListInit+0xc6>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2202      	movs	r2, #2
 8004c88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8004c92:	2300      	movs	r3, #0
 8004c94:	617b      	str	r3, [r7, #20]
 8004c96:	e030      	b.n	8004cfa <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	015b      	lsls	r3, r3, #5
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004ca8:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004cb0:	fb02 f303 	mul.w	r3, r2, r3
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	4413      	add	r3, r2
 8004cb8:	461a      	mov	r2, r3
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	69db      	ldr	r3, [r3, #28]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d105      	bne.n	8004cd2 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d208      	bcs.n	8004cee <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	3301      	adds	r3, #1
 8004ce0:	015b      	lsls	r3, r3, #5
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	60da      	str	r2, [r3, #12]
 8004cec:	e002      	b.n	8004cf4 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	617b      	str	r3, [r7, #20]
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d3ca      	bcc.n	8004c98 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d0c:	3310      	adds	r3, #16
 8004d0e:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	371c      	adds	r7, #28
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr

08004d2e <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	b087      	sub	sp, #28
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	60f8      	str	r0, [r7, #12]
 8004d36:	60b9      	str	r1, [r7, #8]
 8004d38:	607a      	str	r2, [r7, #4]
 8004d3a:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d101      	bne.n	8004d4e <HAL_ETH_DMARxDescListInit+0x20>
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	e056      	b.n	8004dfc <HAL_ETH_DMARxDescListInit+0xce>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2201      	movs	r2, #1
 8004d52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2202      	movs	r2, #2
 8004d5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	68ba      	ldr	r2, [r7, #8]
 8004d62:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8004d64:	2300      	movs	r3, #0
 8004d66:	617b      	str	r3, [r7, #20]
 8004d68:	e034      	b.n	8004dd4 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	015b      	lsls	r3, r3, #5
 8004d6e:	68ba      	ldr	r2, [r7, #8]
 8004d70:	4413      	add	r3, r2
 8004d72:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004d7a:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004d82:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004d8a:	fb02 f303 	mul.w	r3, r2, r3
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	4413      	add	r3, r2
 8004d92:	461a      	mov	r2, r3
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d105      	bne.n	8004dac <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	3b01      	subs	r3, #1
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d208      	bcs.n	8004dc8 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	3301      	adds	r3, #1
 8004dba:	015b      	lsls	r3, r3, #5
 8004dbc:	68ba      	ldr	r2, [r7, #8]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	60da      	str	r2, [r3, #12]
 8004dc6:	e002      	b.n	8004dce <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004dc8:	68ba      	ldr	r2, [r7, #8]
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	617b      	str	r3, [r7, #20]
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d3c6      	bcc.n	8004d6a <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004de6:	330c      	adds	r3, #12
 8004de8:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	371c      	adds	r7, #28
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	2300      	movs	r3, #0
 8004e18:	60fb      	str	r3, [r7, #12]
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d101      	bne.n	8004e2c <HAL_ETH_TransmitFrame+0x24>
 8004e28:	2302      	movs	r3, #2
 8004e2a:	e0cd      	b.n	8004fc8 <HAL_ETH_TransmitFrame+0x1c0>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2202      	movs	r2, #2
 8004e38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d109      	bne.n	8004e56 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004e52:	2301      	movs	r3, #1
 8004e54:	e0b8      	b.n	8004fc8 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	da09      	bge.n	8004e74 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2212      	movs	r2, #18
 8004e64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e0a9      	b.n	8004fc8 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d915      	bls.n	8004eaa <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	4a54      	ldr	r2, [pc, #336]	; (8004fd4 <HAL_ETH_TransmitFrame+0x1cc>)
 8004e82:	fba2 2303 	umull	r2, r3, r2, r3
 8004e86:	0a9b      	lsrs	r3, r3, #10
 8004e88:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004e8a:	683a      	ldr	r2, [r7, #0]
 8004e8c:	4b51      	ldr	r3, [pc, #324]	; (8004fd4 <HAL_ETH_TransmitFrame+0x1cc>)
 8004e8e:	fba3 1302 	umull	r1, r3, r3, r2
 8004e92:	0a9b      	lsrs	r3, r3, #10
 8004e94:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004e98:	fb01 f303 	mul.w	r3, r1, r3
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d005      	beq.n	8004eae <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	617b      	str	r3, [r7, #20]
 8004ea8:	e001      	b.n	8004eae <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d11c      	bne.n	8004eee <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ebe:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004ec2:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004ece:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eda:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004ede:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	62da      	str	r2, [r3, #44]	; 0x2c
 8004eec:	e04b      	b.n	8004f86 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8004eee:	2300      	movs	r3, #0
 8004ef0:	613b      	str	r3, [r7, #16]
 8004ef2:	e044      	b.n	8004f7e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efe:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004f02:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d107      	bne.n	8004f1a <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f14:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004f18:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f1e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004f22:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d116      	bne.n	8004f5c <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f38:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004f3c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	4a25      	ldr	r2, [pc, #148]	; (8004fd8 <HAL_ETH_TransmitFrame+0x1d0>)
 8004f42:	fb02 f203 	mul.w	r2, r2, r3
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004f4e:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004f5a:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f66:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004f6a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	461a      	mov	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	613b      	str	r3, [r7, #16]
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d3b6      	bcc.n	8004ef4 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f8e:	3314      	adds	r3, #20
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0304 	and.w	r3, r3, #4
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00d      	beq.n	8004fb6 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004fa2:	3314      	adds	r3, #20
 8004fa4:	2204      	movs	r2, #4
 8004fa6:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004fb0:	3304      	adds	r3, #4
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	371c      	adds	r7, #28
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr
 8004fd4:	ac02b00b 	.word	0xac02b00b
 8004fd8:	fffffa0c 	.word	0xfffffa0c

08004fdc <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d101      	bne.n	8004ff6 <HAL_ETH_GetReceivedFrame+0x1a>
 8004ff2:	2302      	movs	r3, #2
 8004ff4:	e070      	b.n	80050d8 <HAL_ETH_GetReceivedFrame+0xfc>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2202      	movs	r2, #2
 8005002:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	db5a      	blt.n	80050c6 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800501a:	2b00      	cmp	r3, #0
 800501c:	d030      	beq.n	8005080 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005022:	1c5a      	adds	r2, r3, #1
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502c:	2b01      	cmp	r3, #1
 800502e:	d103      	bne.n	8005038 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	0c1b      	lsrs	r3, r3, #16
 8005048:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800504c:	3b04      	subs	r3, #4
 800504e:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800505a:	689a      	ldr	r2, [r3, #8]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	461a      	mov	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 800507c:	2300      	movs	r3, #0
 800507e:	e02b      	b.n	80050d8 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800508a:	2b00      	cmp	r3, #0
 800508c:	d010      	beq.n	80050b0 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	461a      	mov	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	629a      	str	r2, [r3, #40]	; 0x28
 80050ae:	e00a      	b.n	80050c6 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b4:	1c5a      	adds	r2, r3, #1
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	461a      	mov	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3714      	adds	r7, #20
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050f4:	3314      	adds	r3, #20
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fc:	2b40      	cmp	r3, #64	; 0x40
 80050fe:	d112      	bne.n	8005126 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 f860 	bl	80051c6 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800510e:	3314      	adds	r3, #20
 8005110:	2240      	movs	r2, #64	; 0x40
 8005112:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005124:	e01b      	b.n	800515e <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800512e:	3314      	adds	r3, #20
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	2b01      	cmp	r3, #1
 8005138:	d111      	bne.n	800515e <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f839 	bl	80051b2 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005148:	3314      	adds	r3, #20
 800514a:	2201      	movs	r2, #1
 800514c:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005166:	3314      	adds	r3, #20
 8005168:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800516c:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005176:	3314      	adds	r3, #20
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800517e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005182:	d112      	bne.n	80051aa <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 f828 	bl	80051da <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005192:	3314      	adds	r3, #20
 8005194:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005198:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 80051aa:	bf00      	nop
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80051b2:	b480      	push	{r7}
 80051b4:	b083      	sub	sp, #12
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80051ba:	bf00      	nop
 80051bc:	370c      	adds	r7, #12
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr

080051c6 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80051c6:	b480      	push	{r7}
 80051c8:	b083      	sub	sp, #12
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80051ce:	bf00      	nop
 80051d0:	370c      	adds	r7, #12
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr

080051da <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80051da:	b480      	push	{r7}
 80051dc:	b083      	sub	sp, #12
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b086      	sub	sp, #24
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	60f8      	str	r0, [r7, #12]
 80051f6:	460b      	mov	r3, r1
 80051f8:	607a      	str	r2, [r7, #4]
 80051fa:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 80051fc:	2300      	movs	r3, #0
 80051fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800520a:	b2db      	uxtb	r3, r3
 800520c:	2b82      	cmp	r3, #130	; 0x82
 800520e:	d101      	bne.n	8005214 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8005210:	2302      	movs	r3, #2
 8005212:	e050      	b.n	80052b6 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2282      	movs	r2, #130	; 0x82
 8005218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	f003 031c 	and.w	r3, r3, #28
 800522a:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8a1b      	ldrh	r3, [r3, #16]
 8005230:	02db      	lsls	r3, r3, #11
 8005232:	b29b      	uxth	r3, r3
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	4313      	orrs	r3, r2
 8005238:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800523a:	897b      	ldrh	r3, [r7, #10]
 800523c:	019b      	lsls	r3, r3, #6
 800523e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	4313      	orrs	r3, r2
 8005246:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	f023 0302 	bic.w	r3, r3, #2
 800524e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f043 0301 	orr.w	r3, r3, #1
 8005256:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005260:	f7fd fa28 	bl	80026b4 <HAL_GetTick>
 8005264:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005266:	e015      	b.n	8005294 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8005268:	f7fd fa24 	bl	80026b4 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005276:	d309      	bcc.n	800528c <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e014      	b.n	80052b6 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1e4      	bne.n	8005268 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	461a      	mov	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3718      	adds	r7, #24
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}

080052be <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b086      	sub	sp, #24
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	60f8      	str	r0, [r7, #12]
 80052c6:	460b      	mov	r3, r1
 80052c8:	607a      	str	r2, [r7, #4]
 80052ca:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80052cc:	2300      	movs	r3, #0
 80052ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80052d0:	2300      	movs	r3, #0
 80052d2:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	2b42      	cmp	r3, #66	; 0x42
 80052de:	d101      	bne.n	80052e4 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80052e0:	2302      	movs	r3, #2
 80052e2:	e04e      	b.n	8005382 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2242      	movs	r2, #66	; 0x42
 80052e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	f003 031c 	and.w	r3, r3, #28
 80052fa:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8a1b      	ldrh	r3, [r3, #16]
 8005300:	02db      	lsls	r3, r3, #11
 8005302:	b29b      	uxth	r3, r3
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	4313      	orrs	r3, r2
 8005308:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800530a:	897b      	ldrh	r3, [r7, #10]
 800530c:	019b      	lsls	r3, r3, #6
 800530e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	4313      	orrs	r3, r2
 8005316:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f043 0302 	orr.w	r3, r3, #2
 800531e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f043 0301 	orr.w	r3, r3, #1
 8005326:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	b29a      	uxth	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800533a:	f7fd f9bb 	bl	80026b4 <HAL_GetTick>
 800533e:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005340:	e015      	b.n	800536e <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8005342:	f7fd f9b7 	bl	80026b4 <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005350:	d309      	bcc.n	8005366 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e00d      	b.n	8005382 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	f003 0301 	and.w	r3, r3, #1
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1e4      	bne.n	8005342 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3718      	adds	r7, #24
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}

0800538a <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 800538a:	b580      	push	{r7, lr}
 800538c:	b082      	sub	sp, #8
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005398:	2b01      	cmp	r3, #1
 800539a:	d101      	bne.n	80053a0 <HAL_ETH_Start+0x16>
 800539c:	2302      	movs	r3, #2
 800539e:	e01f      	b.n	80053e0 <HAL_ETH_Start+0x56>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2202      	movs	r2, #2
 80053ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 fb45 	bl	8005a40 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 fb7c 	bl	8005ab4 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 fc13 	bl	8005be8 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 fbb0 	bl	8005b28 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 fbdd 	bl	8005b88 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3708      	adds	r7, #8
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d101      	bne.n	80053fe <HAL_ETH_Stop+0x16>
 80053fa:	2302      	movs	r3, #2
 80053fc:	e01f      	b.n	800543e <HAL_ETH_Stop+0x56>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2202      	movs	r2, #2
 800540a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 fba2 	bl	8005b58 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 fbcf 	bl	8005bb8 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fb67 	bl	8005aee <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 fbe1 	bl	8005be8 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 fb27 	bl	8005a7a <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3708      	adds	r7, #8
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
	...

08005448 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8005452:	2300      	movs	r3, #0
 8005454:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800545c:	2b01      	cmp	r3, #1
 800545e:	d101      	bne.n	8005464 <HAL_ETH_ConfigMAC+0x1c>
 8005460:	2302      	movs	r3, #2
 8005462:	e0e4      	b.n	800562e <HAL_ETH_ConfigMAC+0x1e6>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2202      	movs	r2, #2
 8005470:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	f000 80b1 	beq.w	80055de <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	4b6c      	ldr	r3, [pc, #432]	; (8005638 <HAL_ETH_ConfigMAC+0x1f0>)
 8005488:	4013      	ands	r3, r2
 800548a:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005494:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 800549a:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 80054a0:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 80054a6:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 80054ac:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 80054b2:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 80054b8:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 80054be:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 80054c4:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 80054ca:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 80054d0:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 80054d6:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	4313      	orrs	r3, r2
 80054dc:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80054ee:	2001      	movs	r0, #1
 80054f0:	f7fd f8ec 	bl	80026cc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	68fa      	ldr	r2, [r7, #12]
 80054fa:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005504:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800550a:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8005510:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8005516:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 800551c:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8005522:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800552e:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005530:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800553a:	2001      	movs	r0, #1
 800553c:	f7fd f8c6 	bl	80026cc <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	683a      	ldr	r2, [r7, #0]
 800554e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005550:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	683a      	ldr	r2, [r7, #0]
 8005558:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800555a:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005564:	68fa      	ldr	r2, [r7, #12]
 8005566:	f64f 7341 	movw	r3, #65345	; 0xff41
 800556a:	4013      	ands	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005572:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005578:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800557e:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8005584:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 800558a:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8005590:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	4313      	orrs	r3, r2
 8005596:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80055a8:	2001      	movs	r0, #1
 80055aa:	f7fd f88f 	bl	80026cc <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	430a      	orrs	r2, r1
 80055c4:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	69db      	ldr	r3, [r3, #28]
 80055cc:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80055ce:	2001      	movs	r0, #1
 80055d0:	f7fd f87c 	bl	80026cc <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68fa      	ldr	r2, [r7, #12]
 80055da:	61da      	str	r2, [r3, #28]
 80055dc:	e01e      	b.n	800561c <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80055ec:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	689a      	ldr	r2, [r3, #8]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800560e:	2001      	movs	r0, #1
 8005610:	f7fd f85c 	bl	80026cc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	ff20810f 	.word	0xff20810f

0800563c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b0b0      	sub	sp, #192	; 0xc0
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8005646:	2300      	movs	r3, #0
 8005648:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d007      	beq.n	8005662 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005658:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005660:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8005662:	2300      	movs	r3, #0
 8005664:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8005666:	2300      	movs	r3, #0
 8005668:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800566a:	2300      	movs	r3, #0
 800566c:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800566e:	2300      	movs	r3, #0
 8005670:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8005672:	2300      	movs	r3, #0
 8005674:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8005676:	2300      	movs	r3, #0
 8005678:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	69db      	ldr	r3, [r3, #28]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d103      	bne.n	800568a <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8005682:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005686:	663b      	str	r3, [r7, #96]	; 0x60
 8005688:	e001      	b.n	800568e <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800568a:	2300      	movs	r3, #0
 800568c:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800568e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005692:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8005694:	2300      	movs	r3, #0
 8005696:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005698:	2300      	movs	r3, #0
 800569a:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 800569c:	2300      	movs	r3, #0
 800569e:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80056a0:	2300      	movs	r3, #0
 80056a2:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80056a4:	2300      	movs	r3, #0
 80056a6:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80056a8:	2340      	movs	r3, #64	; 0x40
 80056aa:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80056ac:	2300      	movs	r3, #0
 80056ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80056b2:	2300      	movs	r3, #0
 80056b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80056b8:	2300      	movs	r3, #0
 80056ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80056be:	2300      	movs	r3, #0
 80056c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80056c4:	2300      	movs	r3, #0
 80056c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80056ca:	2300      	movs	r3, #0
 80056cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80056d6:	2300      	movs	r3, #0
 80056d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80056dc:	2380      	movs	r3, #128	; 0x80
 80056de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80056e2:	2300      	movs	r3, #0
 80056e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80056e8:	2300      	movs	r3, #0
 80056ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80056ee:	2300      	movs	r3, #0
 80056f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80056f4:	2300      	movs	r3, #0
 80056f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80056fa:	2300      	movs	r3, #0
 80056fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8005700:	2300      	movs	r3, #0
 8005702:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005710:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005714:	4bac      	ldr	r3, [pc, #688]	; (80059c8 <ETH_MACDMAConfig+0x38c>)
 8005716:	4013      	ands	r3, r2
 8005718:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800571c:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 800571e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005720:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8005722:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8005724:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8005726:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8005728:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 800572e:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8005730:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8005732:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8005734:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8005736:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 800573c:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 800573e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8005740:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8005742:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8005744:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8005746:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8005748:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800574a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 800574c:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 800574e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8005750:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005752:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005756:	4313      	orrs	r3, r2
 8005758:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005764:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005770:	2001      	movs	r0, #1
 8005772:	f7fc ffab 	bl	80026cc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800577e:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005780:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8005782:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005784:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8005786:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8005788:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800578a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800578e:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8005790:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8005794:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8005796:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800579a:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 800579c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80057a0:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80057a4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80057ac:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80057ae:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80057ba:	2001      	movs	r0, #1
 80057bc:	f7fc ff86 	bl	80026cc <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057c8:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80057d2:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80057dc:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	699b      	ldr	r3, [r3, #24]
 80057e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80057e8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057ec:	f64f 7341 	movw	r3, #65345	; 0xff41
 80057f0:	4013      	ands	r3, r2
 80057f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80057f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80057fa:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80057fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005800:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8005802:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005806:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8005808:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800580c:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800580e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8005812:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8005814:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005818:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800581a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800581e:	4313      	orrs	r3, r2
 8005820:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800582c:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	699b      	ldr	r3, [r3, #24]
 8005834:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005838:	2001      	movs	r0, #1
 800583a:	f7fc ff47 	bl	80026cc <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005846:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005848:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 800584c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	69db      	ldr	r3, [r3, #28]
 800585e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005862:	2001      	movs	r0, #1
 8005864:	f7fc ff32 	bl	80026cc <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005870:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8005872:	2300      	movs	r3, #0
 8005874:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8005876:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800587a:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800587c:	2300      	movs	r3, #0
 800587e:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8005880:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005884:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005886:	2300      	movs	r3, #0
 8005888:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800588a:	2300      	movs	r3, #0
 800588c:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800588e:	2300      	movs	r3, #0
 8005890:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005892:	2300      	movs	r3, #0
 8005894:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8005896:	2304      	movs	r3, #4
 8005898:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800589a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800589e:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80058a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058a4:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80058a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80058aa:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80058ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80058b0:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80058b2:	2380      	movs	r3, #128	; 0x80
 80058b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 80058b6:	2300      	movs	r3, #0
 80058b8:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80058ba:	2300      	movs	r3, #0
 80058bc:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058c6:	3318      	adds	r3, #24
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80058ce:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80058d2:	4b3e      	ldr	r3, [pc, #248]	; (80059cc <ETH_MACDMAConfig+0x390>)
 80058d4:	4013      	ands	r3, r2
 80058d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80058da:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80058dc:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80058de:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80058e0:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80058e2:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80058e4:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80058e6:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80058e8:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80058ea:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80058ec:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80058ee:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80058f0:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80058f2:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80058f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80058f6:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80058f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 80058fa:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80058fc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005900:	4313      	orrs	r3, r2
 8005902:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800590e:	3318      	adds	r3, #24
 8005910:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005914:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800591e:	3318      	adds	r3, #24
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005926:	2001      	movs	r0, #1
 8005928:	f7fc fed0 	bl	80026cc <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005934:	3318      	adds	r3, #24
 8005936:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800593a:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800593c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800593e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005940:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8005944:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8005946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005948:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800594a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 800594c:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 800594e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005950:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8005952:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8005954:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005956:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005960:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005964:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005974:	2001      	movs	r0, #1
 8005976:	f7fc fea9 	bl	80026cc <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005982:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005986:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d10f      	bne.n	80059b0 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005998:	331c      	adds	r3, #28
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80059a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059ac:	331c      	adds	r3, #28
 80059ae:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	461a      	mov	r2, r3
 80059b6:	2100      	movs	r1, #0
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 f809 	bl	80059d0 <ETH_MACAddressConfig>
}
 80059be:	bf00      	nop
 80059c0:	37c0      	adds	r7, #192	; 0xc0
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	ff20810f 	.word	0xff20810f
 80059cc:	f8de3f23 	.word	0xf8de3f23

080059d0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b087      	sub	sp, #28
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	3305      	adds	r3, #5
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	021b      	lsls	r3, r3, #8
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	3204      	adds	r2, #4
 80059e8:	7812      	ldrb	r2, [r2, #0]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	4b11      	ldr	r3, [pc, #68]	; (8005a38 <ETH_MACAddressConfig+0x68>)
 80059f2:	4413      	add	r3, r2
 80059f4:	461a      	mov	r2, r3
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	3303      	adds	r3, #3
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	061a      	lsls	r2, r3, #24
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	3302      	adds	r3, #2
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	041b      	lsls	r3, r3, #16
 8005a0a:	431a      	orrs	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	021b      	lsls	r3, r3, #8
 8005a14:	4313      	orrs	r3, r2
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	7812      	ldrb	r2, [r2, #0]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	4b06      	ldr	r3, [pc, #24]	; (8005a3c <ETH_MACAddressConfig+0x6c>)
 8005a22:	4413      	add	r3, r2
 8005a24:	461a      	mov	r2, r3
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	6013      	str	r3, [r2, #0]
}
 8005a2a:	bf00      	nop
 8005a2c:	371c      	adds	r7, #28
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	40028040 	.word	0x40028040
 8005a3c:	40028044 	.word	0x40028044

08005a40 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f042 0208 	orr.w	r2, r2, #8
 8005a5a:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005a64:	2001      	movs	r0, #1
 8005a66:	f000 f8e9 	bl	8005c3c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	601a      	str	r2, [r3, #0]
}
 8005a72:	bf00      	nop
 8005a74:	3710      	adds	r7, #16
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}

08005a7a <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005a7a:	b580      	push	{r7, lr}
 8005a7c:	b084      	sub	sp, #16
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f022 0208 	bic.w	r2, r2, #8
 8005a94:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005a9e:	2001      	movs	r0, #1
 8005aa0:	f000 f8cc 	bl	8005c3c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	601a      	str	r2, [r3, #0]
}
 8005aac:	bf00      	nop
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005abc:	2300      	movs	r3, #0
 8005abe:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f042 0204 	orr.w	r2, r2, #4
 8005ace:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005ad8:	2001      	movs	r0, #1
 8005ada:	f000 f8af 	bl	8005c3c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	601a      	str	r2, [r3, #0]
}
 8005ae6:	bf00      	nop
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b084      	sub	sp, #16
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005af6:	2300      	movs	r3, #0
 8005af8:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f022 0204 	bic.w	r2, r2, #4
 8005b08:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b12:	2001      	movs	r0, #1
 8005b14:	f000 f892 	bl	8005c3c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	601a      	str	r2, [r3, #0]
}
 8005b20:	bf00      	nop
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b38:	3318      	adds	r3, #24
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b48:	3318      	adds	r3, #24
 8005b4a:	601a      	str	r2, [r3, #0]
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b68:	3318      	adds	r3, #24
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b78:	3318      	adds	r3, #24
 8005b7a:	601a      	str	r2, [r3, #0]
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b98:	3318      	adds	r3, #24
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f042 0202 	orr.w	r2, r2, #2
 8005ba4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ba8:	3318      	adds	r3, #24
 8005baa:	601a      	str	r2, [r3, #0]
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bc8:	3318      	adds	r3, #24
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 0202 	bic.w	r2, r2, #2
 8005bd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bd8:	3318      	adds	r3, #24
 8005bda:	601a      	str	r2, [r3, #0]
}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bfc:	3318      	adds	r3, #24
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005c08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c0c:	3318      	adds	r3, #24
 8005c0e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c18:	3318      	adds	r3, #24
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005c1e:	2001      	movs	r0, #1
 8005c20:	f000 f80c 	bl	8005c3c <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c2e:	3318      	adds	r3, #24
 8005c30:	601a      	str	r2, [r3, #0]
}
 8005c32:	bf00      	nop
 8005c34:	3710      	adds	r7, #16
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
	...

08005c3c <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005c44:	4b0b      	ldr	r3, [pc, #44]	; (8005c74 <ETH_Delay+0x38>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a0b      	ldr	r2, [pc, #44]	; (8005c78 <ETH_Delay+0x3c>)
 8005c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c4e:	0a5b      	lsrs	r3, r3, #9
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	fb02 f303 	mul.w	r3, r2, r3
 8005c56:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8005c58:	bf00      	nop
  } 
  while (Delay --);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	1e5a      	subs	r2, r3, #1
 8005c5e:	60fa      	str	r2, [r7, #12]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d1f9      	bne.n	8005c58 <ETH_Delay+0x1c>
}
 8005c64:	bf00      	nop
 8005c66:	bf00      	nop
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	20000004 	.word	0x20000004
 8005c78:	10624dd3 	.word	0x10624dd3

08005c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b089      	sub	sp, #36	; 0x24
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005c86:	2300      	movs	r3, #0
 8005c88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c92:	2300      	movs	r3, #0
 8005c94:	61fb      	str	r3, [r7, #28]
 8005c96:	e16b      	b.n	8005f70 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005c98:	2201      	movs	r2, #1
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	4013      	ands	r3, r2
 8005caa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	f040 815a 	bne.w	8005f6a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f003 0303 	and.w	r3, r3, #3
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d005      	beq.n	8005cce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005cca:	2b02      	cmp	r3, #2
 8005ccc:	d130      	bne.n	8005d30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	2203      	movs	r2, #3
 8005cda:	fa02 f303 	lsl.w	r3, r2, r3
 8005cde:	43db      	mvns	r3, r3
 8005ce0:	69ba      	ldr	r2, [r7, #24]
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf2:	69ba      	ldr	r2, [r7, #24]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	69ba      	ldr	r2, [r7, #24]
 8005cfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d04:	2201      	movs	r2, #1
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0c:	43db      	mvns	r3, r3
 8005d0e:	69ba      	ldr	r2, [r7, #24]
 8005d10:	4013      	ands	r3, r2
 8005d12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	091b      	lsrs	r3, r3, #4
 8005d1a:	f003 0201 	and.w	r2, r3, #1
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	fa02 f303 	lsl.w	r3, r2, r3
 8005d24:	69ba      	ldr	r2, [r7, #24]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	69ba      	ldr	r2, [r7, #24]
 8005d2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	f003 0303 	and.w	r3, r3, #3
 8005d38:	2b03      	cmp	r3, #3
 8005d3a:	d017      	beq.n	8005d6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	2203      	movs	r2, #3
 8005d48:	fa02 f303 	lsl.w	r3, r2, r3
 8005d4c:	43db      	mvns	r3, r3
 8005d4e:	69ba      	ldr	r2, [r7, #24]
 8005d50:	4013      	ands	r3, r2
 8005d52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	689a      	ldr	r2, [r3, #8]
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	005b      	lsls	r3, r3, #1
 8005d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d60:	69ba      	ldr	r2, [r7, #24]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	69ba      	ldr	r2, [r7, #24]
 8005d6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f003 0303 	and.w	r3, r3, #3
 8005d74:	2b02      	cmp	r3, #2
 8005d76:	d123      	bne.n	8005dc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	08da      	lsrs	r2, r3, #3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	3208      	adds	r2, #8
 8005d80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	f003 0307 	and.w	r3, r3, #7
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	220f      	movs	r2, #15
 8005d90:	fa02 f303 	lsl.w	r3, r2, r3
 8005d94:	43db      	mvns	r3, r3
 8005d96:	69ba      	ldr	r2, [r7, #24]
 8005d98:	4013      	ands	r3, r2
 8005d9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	691a      	ldr	r2, [r3, #16]
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	f003 0307 	and.w	r3, r3, #7
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	08da      	lsrs	r2, r3, #3
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	3208      	adds	r2, #8
 8005dba:	69b9      	ldr	r1, [r7, #24]
 8005dbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	005b      	lsls	r3, r3, #1
 8005dca:	2203      	movs	r2, #3
 8005dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd0:	43db      	mvns	r3, r3
 8005dd2:	69ba      	ldr	r2, [r7, #24]
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f003 0203 	and.w	r2, r3, #3
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	005b      	lsls	r3, r3, #1
 8005de4:	fa02 f303 	lsl.w	r3, r2, r3
 8005de8:	69ba      	ldr	r2, [r7, #24]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	69ba      	ldr	r2, [r7, #24]
 8005df2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f000 80b4 	beq.w	8005f6a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e02:	2300      	movs	r3, #0
 8005e04:	60fb      	str	r3, [r7, #12]
 8005e06:	4b60      	ldr	r3, [pc, #384]	; (8005f88 <HAL_GPIO_Init+0x30c>)
 8005e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e0a:	4a5f      	ldr	r2, [pc, #380]	; (8005f88 <HAL_GPIO_Init+0x30c>)
 8005e0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e10:	6453      	str	r3, [r2, #68]	; 0x44
 8005e12:	4b5d      	ldr	r3, [pc, #372]	; (8005f88 <HAL_GPIO_Init+0x30c>)
 8005e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e1a:	60fb      	str	r3, [r7, #12]
 8005e1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e1e:	4a5b      	ldr	r2, [pc, #364]	; (8005f8c <HAL_GPIO_Init+0x310>)
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	089b      	lsrs	r3, r3, #2
 8005e24:	3302      	adds	r3, #2
 8005e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	f003 0303 	and.w	r3, r3, #3
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	220f      	movs	r2, #15
 8005e36:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3a:	43db      	mvns	r3, r3
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	4013      	ands	r3, r2
 8005e40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a52      	ldr	r2, [pc, #328]	; (8005f90 <HAL_GPIO_Init+0x314>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d02b      	beq.n	8005ea2 <HAL_GPIO_Init+0x226>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4a51      	ldr	r2, [pc, #324]	; (8005f94 <HAL_GPIO_Init+0x318>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d025      	beq.n	8005e9e <HAL_GPIO_Init+0x222>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a50      	ldr	r2, [pc, #320]	; (8005f98 <HAL_GPIO_Init+0x31c>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d01f      	beq.n	8005e9a <HAL_GPIO_Init+0x21e>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a4f      	ldr	r2, [pc, #316]	; (8005f9c <HAL_GPIO_Init+0x320>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d019      	beq.n	8005e96 <HAL_GPIO_Init+0x21a>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a4e      	ldr	r2, [pc, #312]	; (8005fa0 <HAL_GPIO_Init+0x324>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d013      	beq.n	8005e92 <HAL_GPIO_Init+0x216>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a4d      	ldr	r2, [pc, #308]	; (8005fa4 <HAL_GPIO_Init+0x328>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d00d      	beq.n	8005e8e <HAL_GPIO_Init+0x212>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a4c      	ldr	r2, [pc, #304]	; (8005fa8 <HAL_GPIO_Init+0x32c>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d007      	beq.n	8005e8a <HAL_GPIO_Init+0x20e>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a4b      	ldr	r2, [pc, #300]	; (8005fac <HAL_GPIO_Init+0x330>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d101      	bne.n	8005e86 <HAL_GPIO_Init+0x20a>
 8005e82:	2307      	movs	r3, #7
 8005e84:	e00e      	b.n	8005ea4 <HAL_GPIO_Init+0x228>
 8005e86:	2308      	movs	r3, #8
 8005e88:	e00c      	b.n	8005ea4 <HAL_GPIO_Init+0x228>
 8005e8a:	2306      	movs	r3, #6
 8005e8c:	e00a      	b.n	8005ea4 <HAL_GPIO_Init+0x228>
 8005e8e:	2305      	movs	r3, #5
 8005e90:	e008      	b.n	8005ea4 <HAL_GPIO_Init+0x228>
 8005e92:	2304      	movs	r3, #4
 8005e94:	e006      	b.n	8005ea4 <HAL_GPIO_Init+0x228>
 8005e96:	2303      	movs	r3, #3
 8005e98:	e004      	b.n	8005ea4 <HAL_GPIO_Init+0x228>
 8005e9a:	2302      	movs	r3, #2
 8005e9c:	e002      	b.n	8005ea4 <HAL_GPIO_Init+0x228>
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e000      	b.n	8005ea4 <HAL_GPIO_Init+0x228>
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	69fa      	ldr	r2, [r7, #28]
 8005ea6:	f002 0203 	and.w	r2, r2, #3
 8005eaa:	0092      	lsls	r2, r2, #2
 8005eac:	4093      	lsls	r3, r2
 8005eae:	69ba      	ldr	r2, [r7, #24]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005eb4:	4935      	ldr	r1, [pc, #212]	; (8005f8c <HAL_GPIO_Init+0x310>)
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	089b      	lsrs	r3, r3, #2
 8005eba:	3302      	adds	r3, #2
 8005ebc:	69ba      	ldr	r2, [r7, #24]
 8005ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005ec2:	4b3b      	ldr	r3, [pc, #236]	; (8005fb0 <HAL_GPIO_Init+0x334>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	43db      	mvns	r3, r3
 8005ecc:	69ba      	ldr	r2, [r7, #24]
 8005ece:	4013      	ands	r3, r2
 8005ed0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d003      	beq.n	8005ee6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005ede:	69ba      	ldr	r2, [r7, #24]
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005ee6:	4a32      	ldr	r2, [pc, #200]	; (8005fb0 <HAL_GPIO_Init+0x334>)
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005eec:	4b30      	ldr	r3, [pc, #192]	; (8005fb0 <HAL_GPIO_Init+0x334>)
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	43db      	mvns	r3, r3
 8005ef6:	69ba      	ldr	r2, [r7, #24]
 8005ef8:	4013      	ands	r3, r2
 8005efa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d003      	beq.n	8005f10 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005f10:	4a27      	ldr	r2, [pc, #156]	; (8005fb0 <HAL_GPIO_Init+0x334>)
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f16:	4b26      	ldr	r3, [pc, #152]	; (8005fb0 <HAL_GPIO_Init+0x334>)
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	43db      	mvns	r3, r3
 8005f20:	69ba      	ldr	r2, [r7, #24]
 8005f22:	4013      	ands	r3, r2
 8005f24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005f32:	69ba      	ldr	r2, [r7, #24]
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f3a:	4a1d      	ldr	r2, [pc, #116]	; (8005fb0 <HAL_GPIO_Init+0x334>)
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f40:	4b1b      	ldr	r3, [pc, #108]	; (8005fb0 <HAL_GPIO_Init+0x334>)
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	43db      	mvns	r3, r3
 8005f4a:	69ba      	ldr	r2, [r7, #24]
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005f5c:	69ba      	ldr	r2, [r7, #24]
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f64:	4a12      	ldr	r2, [pc, #72]	; (8005fb0 <HAL_GPIO_Init+0x334>)
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	61fb      	str	r3, [r7, #28]
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	2b0f      	cmp	r3, #15
 8005f74:	f67f ae90 	bls.w	8005c98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005f78:	bf00      	nop
 8005f7a:	bf00      	nop
 8005f7c:	3724      	adds	r7, #36	; 0x24
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	40023800 	.word	0x40023800
 8005f8c:	40013800 	.word	0x40013800
 8005f90:	40020000 	.word	0x40020000
 8005f94:	40020400 	.word	0x40020400
 8005f98:	40020800 	.word	0x40020800
 8005f9c:	40020c00 	.word	0x40020c00
 8005fa0:	40021000 	.word	0x40021000
 8005fa4:	40021400 	.word	0x40021400
 8005fa8:	40021800 	.word	0x40021800
 8005fac:	40021c00 	.word	0x40021c00
 8005fb0:	40013c00 	.word	0x40013c00

08005fb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	691a      	ldr	r2, [r3, #16]
 8005fc4:	887b      	ldrh	r3, [r7, #2]
 8005fc6:	4013      	ands	r3, r2
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d002      	beq.n	8005fd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	73fb      	strb	r3, [r7, #15]
 8005fd0:	e001      	b.n	8005fd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	460b      	mov	r3, r1
 8005fee:	807b      	strh	r3, [r7, #2]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ff4:	787b      	ldrb	r3, [r7, #1]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ffa:	887a      	ldrh	r2, [r7, #2]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006000:	e003      	b.n	800600a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006002:	887b      	ldrh	r3, [r7, #2]
 8006004:	041a      	lsls	r2, r3, #16
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	619a      	str	r2, [r3, #24]
}
 800600a:	bf00      	nop
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr

08006016 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8006016:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006018:	b08f      	sub	sp, #60	; 0x3c
 800601a:	af0a      	add	r7, sp, #40	; 0x28
 800601c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d101      	bne.n	8006028 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e054      	b.n	80060d2 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d106      	bne.n	8006048 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f012 fa6a 	bl	801851c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2203      	movs	r2, #3
 800604c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006058:	2b00      	cmp	r3, #0
 800605a:	d102      	bne.n	8006062 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2200      	movs	r2, #0
 8006060:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4618      	mov	r0, r3
 8006068:	f002 febe 	bl	8008de8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	603b      	str	r3, [r7, #0]
 8006072:	687e      	ldr	r6, [r7, #4]
 8006074:	466d      	mov	r5, sp
 8006076:	f106 0410 	add.w	r4, r6, #16
 800607a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800607c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800607e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006080:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006082:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006086:	e885 0003 	stmia.w	r5, {r0, r1}
 800608a:	1d33      	adds	r3, r6, #4
 800608c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800608e:	6838      	ldr	r0, [r7, #0]
 8006090:	f002 fe38 	bl	8008d04 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2101      	movs	r1, #1
 800609a:	4618      	mov	r0, r3
 800609c:	f002 feb5 	bl	8008e0a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	603b      	str	r3, [r7, #0]
 80060a6:	687e      	ldr	r6, [r7, #4]
 80060a8:	466d      	mov	r5, sp
 80060aa:	f106 0410 	add.w	r4, r6, #16
 80060ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80060b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80060b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80060b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80060b6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80060ba:	e885 0003 	stmia.w	r5, {r0, r1}
 80060be:	1d33      	adds	r3, r6, #4
 80060c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80060c2:	6838      	ldr	r0, [r7, #0]
 80060c4:	f003 f81c 	bl	8009100 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3714      	adds	r7, #20
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080060da <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80060da:	b590      	push	{r4, r7, lr}
 80060dc:	b089      	sub	sp, #36	; 0x24
 80060de:	af04      	add	r7, sp, #16
 80060e0:	6078      	str	r0, [r7, #4]
 80060e2:	4608      	mov	r0, r1
 80060e4:	4611      	mov	r1, r2
 80060e6:	461a      	mov	r2, r3
 80060e8:	4603      	mov	r3, r0
 80060ea:	70fb      	strb	r3, [r7, #3]
 80060ec:	460b      	mov	r3, r1
 80060ee:	70bb      	strb	r3, [r7, #2]
 80060f0:	4613      	mov	r3, r2
 80060f2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d101      	bne.n	8006102 <HAL_HCD_HC_Init+0x28>
 80060fe:	2302      	movs	r3, #2
 8006100:	e076      	b.n	80061f0 <HAL_HCD_HC_Init+0x116>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800610a:	78fb      	ldrb	r3, [r7, #3]
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	212c      	movs	r1, #44	; 0x2c
 8006110:	fb01 f303 	mul.w	r3, r1, r3
 8006114:	4413      	add	r3, r2
 8006116:	333d      	adds	r3, #61	; 0x3d
 8006118:	2200      	movs	r2, #0
 800611a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	212c      	movs	r1, #44	; 0x2c
 8006122:	fb01 f303 	mul.w	r3, r1, r3
 8006126:	4413      	add	r3, r2
 8006128:	3338      	adds	r3, #56	; 0x38
 800612a:	787a      	ldrb	r2, [r7, #1]
 800612c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800612e:	78fb      	ldrb	r3, [r7, #3]
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	212c      	movs	r1, #44	; 0x2c
 8006134:	fb01 f303 	mul.w	r3, r1, r3
 8006138:	4413      	add	r3, r2
 800613a:	3340      	adds	r3, #64	; 0x40
 800613c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800613e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006140:	78fb      	ldrb	r3, [r7, #3]
 8006142:	687a      	ldr	r2, [r7, #4]
 8006144:	212c      	movs	r1, #44	; 0x2c
 8006146:	fb01 f303 	mul.w	r3, r1, r3
 800614a:	4413      	add	r3, r2
 800614c:	3339      	adds	r3, #57	; 0x39
 800614e:	78fa      	ldrb	r2, [r7, #3]
 8006150:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8006152:	78fb      	ldrb	r3, [r7, #3]
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	212c      	movs	r1, #44	; 0x2c
 8006158:	fb01 f303 	mul.w	r3, r1, r3
 800615c:	4413      	add	r3, r2
 800615e:	333f      	adds	r3, #63	; 0x3f
 8006160:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8006164:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8006166:	78fb      	ldrb	r3, [r7, #3]
 8006168:	78ba      	ldrb	r2, [r7, #2]
 800616a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800616e:	b2d0      	uxtb	r0, r2
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	212c      	movs	r1, #44	; 0x2c
 8006174:	fb01 f303 	mul.w	r3, r1, r3
 8006178:	4413      	add	r3, r2
 800617a:	333a      	adds	r3, #58	; 0x3a
 800617c:	4602      	mov	r2, r0
 800617e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8006180:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006184:	2b00      	cmp	r3, #0
 8006186:	da09      	bge.n	800619c <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8006188:	78fb      	ldrb	r3, [r7, #3]
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	212c      	movs	r1, #44	; 0x2c
 800618e:	fb01 f303 	mul.w	r3, r1, r3
 8006192:	4413      	add	r3, r2
 8006194:	333b      	adds	r3, #59	; 0x3b
 8006196:	2201      	movs	r2, #1
 8006198:	701a      	strb	r2, [r3, #0]
 800619a:	e008      	b.n	80061ae <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800619c:	78fb      	ldrb	r3, [r7, #3]
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	212c      	movs	r1, #44	; 0x2c
 80061a2:	fb01 f303 	mul.w	r3, r1, r3
 80061a6:	4413      	add	r3, r2
 80061a8:	333b      	adds	r3, #59	; 0x3b
 80061aa:	2200      	movs	r2, #0
 80061ac:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80061ae:	78fb      	ldrb	r3, [r7, #3]
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	212c      	movs	r1, #44	; 0x2c
 80061b4:	fb01 f303 	mul.w	r3, r1, r3
 80061b8:	4413      	add	r3, r2
 80061ba:	333c      	adds	r3, #60	; 0x3c
 80061bc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80061c0:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6818      	ldr	r0, [r3, #0]
 80061c6:	787c      	ldrb	r4, [r7, #1]
 80061c8:	78ba      	ldrb	r2, [r7, #2]
 80061ca:	78f9      	ldrb	r1, [r7, #3]
 80061cc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80061ce:	9302      	str	r3, [sp, #8]
 80061d0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80061d4:	9301      	str	r3, [sp, #4]
 80061d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	4623      	mov	r3, r4
 80061de:	f003 f909 	bl	80093f4 <USB_HC_Init>
 80061e2:	4603      	mov	r3, r0
 80061e4:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80061ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3714      	adds	r7, #20
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd90      	pop	{r4, r7, pc}

080061f8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	460b      	mov	r3, r1
 8006202:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8006204:	2300      	movs	r3, #0
 8006206:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800620e:	2b01      	cmp	r3, #1
 8006210:	d101      	bne.n	8006216 <HAL_HCD_HC_Halt+0x1e>
 8006212:	2302      	movs	r3, #2
 8006214:	e00f      	b.n	8006236 <HAL_HCD_HC_Halt+0x3e>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	78fa      	ldrb	r2, [r7, #3]
 8006224:	4611      	mov	r1, r2
 8006226:	4618      	mov	r0, r3
 8006228:	f003 fb45 	bl	80098b6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8006234:	7bfb      	ldrb	r3, [r7, #15]
}
 8006236:	4618      	mov	r0, r3
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
	...

08006240 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	4608      	mov	r0, r1
 800624a:	4611      	mov	r1, r2
 800624c:	461a      	mov	r2, r3
 800624e:	4603      	mov	r3, r0
 8006250:	70fb      	strb	r3, [r7, #3]
 8006252:	460b      	mov	r3, r1
 8006254:	70bb      	strb	r3, [r7, #2]
 8006256:	4613      	mov	r3, r2
 8006258:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800625a:	78fb      	ldrb	r3, [r7, #3]
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	212c      	movs	r1, #44	; 0x2c
 8006260:	fb01 f303 	mul.w	r3, r1, r3
 8006264:	4413      	add	r3, r2
 8006266:	333b      	adds	r3, #59	; 0x3b
 8006268:	78ba      	ldrb	r2, [r7, #2]
 800626a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800626c:	78fb      	ldrb	r3, [r7, #3]
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	212c      	movs	r1, #44	; 0x2c
 8006272:	fb01 f303 	mul.w	r3, r1, r3
 8006276:	4413      	add	r3, r2
 8006278:	333f      	adds	r3, #63	; 0x3f
 800627a:	787a      	ldrb	r2, [r7, #1]
 800627c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800627e:	7c3b      	ldrb	r3, [r7, #16]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d112      	bne.n	80062aa <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8006284:	78fb      	ldrb	r3, [r7, #3]
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	212c      	movs	r1, #44	; 0x2c
 800628a:	fb01 f303 	mul.w	r3, r1, r3
 800628e:	4413      	add	r3, r2
 8006290:	3342      	adds	r3, #66	; 0x42
 8006292:	2203      	movs	r2, #3
 8006294:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8006296:	78fb      	ldrb	r3, [r7, #3]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	212c      	movs	r1, #44	; 0x2c
 800629c:	fb01 f303 	mul.w	r3, r1, r3
 80062a0:	4413      	add	r3, r2
 80062a2:	333d      	adds	r3, #61	; 0x3d
 80062a4:	7f3a      	ldrb	r2, [r7, #28]
 80062a6:	701a      	strb	r2, [r3, #0]
 80062a8:	e008      	b.n	80062bc <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80062aa:	78fb      	ldrb	r3, [r7, #3]
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	212c      	movs	r1, #44	; 0x2c
 80062b0:	fb01 f303 	mul.w	r3, r1, r3
 80062b4:	4413      	add	r3, r2
 80062b6:	3342      	adds	r3, #66	; 0x42
 80062b8:	2202      	movs	r2, #2
 80062ba:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80062bc:	787b      	ldrb	r3, [r7, #1]
 80062be:	2b03      	cmp	r3, #3
 80062c0:	f200 80c6 	bhi.w	8006450 <HAL_HCD_HC_SubmitRequest+0x210>
 80062c4:	a201      	add	r2, pc, #4	; (adr r2, 80062cc <HAL_HCD_HC_SubmitRequest+0x8c>)
 80062c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ca:	bf00      	nop
 80062cc:	080062dd 	.word	0x080062dd
 80062d0:	0800643d 	.word	0x0800643d
 80062d4:	08006341 	.word	0x08006341
 80062d8:	080063bf 	.word	0x080063bf
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80062dc:	7c3b      	ldrb	r3, [r7, #16]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	f040 80b8 	bne.w	8006454 <HAL_HCD_HC_SubmitRequest+0x214>
 80062e4:	78bb      	ldrb	r3, [r7, #2]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f040 80b4 	bne.w	8006454 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80062ec:	8b3b      	ldrh	r3, [r7, #24]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d108      	bne.n	8006304 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80062f2:	78fb      	ldrb	r3, [r7, #3]
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	212c      	movs	r1, #44	; 0x2c
 80062f8:	fb01 f303 	mul.w	r3, r1, r3
 80062fc:	4413      	add	r3, r2
 80062fe:	3355      	adds	r3, #85	; 0x55
 8006300:	2201      	movs	r2, #1
 8006302:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006304:	78fb      	ldrb	r3, [r7, #3]
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	212c      	movs	r1, #44	; 0x2c
 800630a:	fb01 f303 	mul.w	r3, r1, r3
 800630e:	4413      	add	r3, r2
 8006310:	3355      	adds	r3, #85	; 0x55
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d109      	bne.n	800632c <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006318:	78fb      	ldrb	r3, [r7, #3]
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	212c      	movs	r1, #44	; 0x2c
 800631e:	fb01 f303 	mul.w	r3, r1, r3
 8006322:	4413      	add	r3, r2
 8006324:	3342      	adds	r3, #66	; 0x42
 8006326:	2200      	movs	r2, #0
 8006328:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800632a:	e093      	b.n	8006454 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800632c:	78fb      	ldrb	r3, [r7, #3]
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	212c      	movs	r1, #44	; 0x2c
 8006332:	fb01 f303 	mul.w	r3, r1, r3
 8006336:	4413      	add	r3, r2
 8006338:	3342      	adds	r3, #66	; 0x42
 800633a:	2202      	movs	r2, #2
 800633c:	701a      	strb	r2, [r3, #0]
      break;
 800633e:	e089      	b.n	8006454 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8006340:	78bb      	ldrb	r3, [r7, #2]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d11d      	bne.n	8006382 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006346:	78fb      	ldrb	r3, [r7, #3]
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	212c      	movs	r1, #44	; 0x2c
 800634c:	fb01 f303 	mul.w	r3, r1, r3
 8006350:	4413      	add	r3, r2
 8006352:	3355      	adds	r3, #85	; 0x55
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d109      	bne.n	800636e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800635a:	78fb      	ldrb	r3, [r7, #3]
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	212c      	movs	r1, #44	; 0x2c
 8006360:	fb01 f303 	mul.w	r3, r1, r3
 8006364:	4413      	add	r3, r2
 8006366:	3342      	adds	r3, #66	; 0x42
 8006368:	2200      	movs	r2, #0
 800636a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800636c:	e073      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800636e:	78fb      	ldrb	r3, [r7, #3]
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	212c      	movs	r1, #44	; 0x2c
 8006374:	fb01 f303 	mul.w	r3, r1, r3
 8006378:	4413      	add	r3, r2
 800637a:	3342      	adds	r3, #66	; 0x42
 800637c:	2202      	movs	r2, #2
 800637e:	701a      	strb	r2, [r3, #0]
      break;
 8006380:	e069      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006382:	78fb      	ldrb	r3, [r7, #3]
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	212c      	movs	r1, #44	; 0x2c
 8006388:	fb01 f303 	mul.w	r3, r1, r3
 800638c:	4413      	add	r3, r2
 800638e:	3354      	adds	r3, #84	; 0x54
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d109      	bne.n	80063aa <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006396:	78fb      	ldrb	r3, [r7, #3]
 8006398:	687a      	ldr	r2, [r7, #4]
 800639a:	212c      	movs	r1, #44	; 0x2c
 800639c:	fb01 f303 	mul.w	r3, r1, r3
 80063a0:	4413      	add	r3, r2
 80063a2:	3342      	adds	r3, #66	; 0x42
 80063a4:	2200      	movs	r2, #0
 80063a6:	701a      	strb	r2, [r3, #0]
      break;
 80063a8:	e055      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80063aa:	78fb      	ldrb	r3, [r7, #3]
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	212c      	movs	r1, #44	; 0x2c
 80063b0:	fb01 f303 	mul.w	r3, r1, r3
 80063b4:	4413      	add	r3, r2
 80063b6:	3342      	adds	r3, #66	; 0x42
 80063b8:	2202      	movs	r2, #2
 80063ba:	701a      	strb	r2, [r3, #0]
      break;
 80063bc:	e04b      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80063be:	78bb      	ldrb	r3, [r7, #2]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d11d      	bne.n	8006400 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80063c4:	78fb      	ldrb	r3, [r7, #3]
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	212c      	movs	r1, #44	; 0x2c
 80063ca:	fb01 f303 	mul.w	r3, r1, r3
 80063ce:	4413      	add	r3, r2
 80063d0:	3355      	adds	r3, #85	; 0x55
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d109      	bne.n	80063ec <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80063d8:	78fb      	ldrb	r3, [r7, #3]
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	212c      	movs	r1, #44	; 0x2c
 80063de:	fb01 f303 	mul.w	r3, r1, r3
 80063e2:	4413      	add	r3, r2
 80063e4:	3342      	adds	r3, #66	; 0x42
 80063e6:	2200      	movs	r2, #0
 80063e8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80063ea:	e034      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80063ec:	78fb      	ldrb	r3, [r7, #3]
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	212c      	movs	r1, #44	; 0x2c
 80063f2:	fb01 f303 	mul.w	r3, r1, r3
 80063f6:	4413      	add	r3, r2
 80063f8:	3342      	adds	r3, #66	; 0x42
 80063fa:	2202      	movs	r2, #2
 80063fc:	701a      	strb	r2, [r3, #0]
      break;
 80063fe:	e02a      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006400:	78fb      	ldrb	r3, [r7, #3]
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	212c      	movs	r1, #44	; 0x2c
 8006406:	fb01 f303 	mul.w	r3, r1, r3
 800640a:	4413      	add	r3, r2
 800640c:	3354      	adds	r3, #84	; 0x54
 800640e:	781b      	ldrb	r3, [r3, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d109      	bne.n	8006428 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006414:	78fb      	ldrb	r3, [r7, #3]
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	212c      	movs	r1, #44	; 0x2c
 800641a:	fb01 f303 	mul.w	r3, r1, r3
 800641e:	4413      	add	r3, r2
 8006420:	3342      	adds	r3, #66	; 0x42
 8006422:	2200      	movs	r2, #0
 8006424:	701a      	strb	r2, [r3, #0]
      break;
 8006426:	e016      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006428:	78fb      	ldrb	r3, [r7, #3]
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	212c      	movs	r1, #44	; 0x2c
 800642e:	fb01 f303 	mul.w	r3, r1, r3
 8006432:	4413      	add	r3, r2
 8006434:	3342      	adds	r3, #66	; 0x42
 8006436:	2202      	movs	r2, #2
 8006438:	701a      	strb	r2, [r3, #0]
      break;
 800643a:	e00c      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800643c:	78fb      	ldrb	r3, [r7, #3]
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	212c      	movs	r1, #44	; 0x2c
 8006442:	fb01 f303 	mul.w	r3, r1, r3
 8006446:	4413      	add	r3, r2
 8006448:	3342      	adds	r3, #66	; 0x42
 800644a:	2200      	movs	r2, #0
 800644c:	701a      	strb	r2, [r3, #0]
      break;
 800644e:	e002      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8006450:	bf00      	nop
 8006452:	e000      	b.n	8006456 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8006454:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8006456:	78fb      	ldrb	r3, [r7, #3]
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	212c      	movs	r1, #44	; 0x2c
 800645c:	fb01 f303 	mul.w	r3, r1, r3
 8006460:	4413      	add	r3, r2
 8006462:	3344      	adds	r3, #68	; 0x44
 8006464:	697a      	ldr	r2, [r7, #20]
 8006466:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8006468:	78fb      	ldrb	r3, [r7, #3]
 800646a:	8b3a      	ldrh	r2, [r7, #24]
 800646c:	6879      	ldr	r1, [r7, #4]
 800646e:	202c      	movs	r0, #44	; 0x2c
 8006470:	fb00 f303 	mul.w	r3, r0, r3
 8006474:	440b      	add	r3, r1
 8006476:	334c      	adds	r3, #76	; 0x4c
 8006478:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800647a:	78fb      	ldrb	r3, [r7, #3]
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	212c      	movs	r1, #44	; 0x2c
 8006480:	fb01 f303 	mul.w	r3, r1, r3
 8006484:	4413      	add	r3, r2
 8006486:	3360      	adds	r3, #96	; 0x60
 8006488:	2200      	movs	r2, #0
 800648a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800648c:	78fb      	ldrb	r3, [r7, #3]
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	212c      	movs	r1, #44	; 0x2c
 8006492:	fb01 f303 	mul.w	r3, r1, r3
 8006496:	4413      	add	r3, r2
 8006498:	3350      	adds	r3, #80	; 0x50
 800649a:	2200      	movs	r2, #0
 800649c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800649e:	78fb      	ldrb	r3, [r7, #3]
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	212c      	movs	r1, #44	; 0x2c
 80064a4:	fb01 f303 	mul.w	r3, r1, r3
 80064a8:	4413      	add	r3, r2
 80064aa:	3339      	adds	r3, #57	; 0x39
 80064ac:	78fa      	ldrb	r2, [r7, #3]
 80064ae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80064b0:	78fb      	ldrb	r3, [r7, #3]
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	212c      	movs	r1, #44	; 0x2c
 80064b6:	fb01 f303 	mul.w	r3, r1, r3
 80064ba:	4413      	add	r3, r2
 80064bc:	3361      	adds	r3, #97	; 0x61
 80064be:	2200      	movs	r2, #0
 80064c0:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6818      	ldr	r0, [r3, #0]
 80064c6:	78fb      	ldrb	r3, [r7, #3]
 80064c8:	222c      	movs	r2, #44	; 0x2c
 80064ca:	fb02 f303 	mul.w	r3, r2, r3
 80064ce:	3338      	adds	r3, #56	; 0x38
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	18d1      	adds	r1, r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	461a      	mov	r2, r3
 80064dc:	f003 f898 	bl	8009610 <USB_HC_StartXfer>
 80064e0:	4603      	mov	r3, r0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop

080064ec <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4618      	mov	r0, r3
 8006504:	f002 fdbb 	bl	800907e <USB_GetMode>
 8006508:	4603      	mov	r3, r0
 800650a:	2b01      	cmp	r3, #1
 800650c:	f040 80f6 	bne.w	80066fc <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4618      	mov	r0, r3
 8006516:	f002 fd9f 	bl	8009058 <USB_ReadInterrupts>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	f000 80ec 	beq.w	80066fa <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4618      	mov	r0, r3
 8006528:	f002 fd96 	bl	8009058 <USB_ReadInterrupts>
 800652c:	4603      	mov	r3, r0
 800652e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006532:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006536:	d104      	bne.n	8006542 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006540:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4618      	mov	r0, r3
 8006548:	f002 fd86 	bl	8009058 <USB_ReadInterrupts>
 800654c:	4603      	mov	r3, r0
 800654e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006552:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006556:	d104      	bne.n	8006562 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006560:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4618      	mov	r0, r3
 8006568:	f002 fd76 	bl	8009058 <USB_ReadInterrupts>
 800656c:	4603      	mov	r3, r0
 800656e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006572:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006576:	d104      	bne.n	8006582 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006580:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4618      	mov	r0, r3
 8006588:	f002 fd66 	bl	8009058 <USB_ReadInterrupts>
 800658c:	4603      	mov	r3, r0
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b02      	cmp	r3, #2
 8006594:	d103      	bne.n	800659e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2202      	movs	r2, #2
 800659c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4618      	mov	r0, r3
 80065a4:	f002 fd58 	bl	8009058 <USB_ReadInterrupts>
 80065a8:	4603      	mov	r3, r0
 80065aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065b2:	d11c      	bne.n	80065ee <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80065bc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0301 	and.w	r3, r3, #1
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d10f      	bne.n	80065ee <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80065ce:	2110      	movs	r1, #16
 80065d0:	6938      	ldr	r0, [r7, #16]
 80065d2:	f002 fc67 	bl	8008ea4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80065d6:	6938      	ldr	r0, [r7, #16]
 80065d8:	f002 fc88 	bl	8008eec <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2101      	movs	r1, #1
 80065e2:	4618      	mov	r0, r3
 80065e4:	f002 fe40 	bl	8009268 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f012 f815 	bl	8018618 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4618      	mov	r0, r3
 80065f4:	f002 fd30 	bl	8009058 <USB_ReadInterrupts>
 80065f8:	4603      	mov	r3, r0
 80065fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006602:	d102      	bne.n	800660a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f001 fa03 	bl	8007a10 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4618      	mov	r0, r3
 8006610:	f002 fd22 	bl	8009058 <USB_ReadInterrupts>
 8006614:	4603      	mov	r3, r0
 8006616:	f003 0308 	and.w	r3, r3, #8
 800661a:	2b08      	cmp	r3, #8
 800661c:	d106      	bne.n	800662c <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f011 ffde 	bl	80185e0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2208      	movs	r2, #8
 800662a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4618      	mov	r0, r3
 8006632:	f002 fd11 	bl	8009058 <USB_ReadInterrupts>
 8006636:	4603      	mov	r3, r0
 8006638:	f003 0310 	and.w	r3, r3, #16
 800663c:	2b10      	cmp	r3, #16
 800663e:	d101      	bne.n	8006644 <HAL_HCD_IRQHandler+0x158>
 8006640:	2301      	movs	r3, #1
 8006642:	e000      	b.n	8006646 <HAL_HCD_IRQHandler+0x15a>
 8006644:	2300      	movs	r3, #0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d012      	beq.n	8006670 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	699a      	ldr	r2, [r3, #24]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f022 0210 	bic.w	r2, r2, #16
 8006658:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f001 f906 	bl	800786c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	699a      	ldr	r2, [r3, #24]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0210 	orr.w	r2, r2, #16
 800666e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4618      	mov	r0, r3
 8006676:	f002 fcef 	bl	8009058 <USB_ReadInterrupts>
 800667a:	4603      	mov	r3, r0
 800667c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006680:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006684:	d13a      	bne.n	80066fc <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4618      	mov	r0, r3
 800668c:	f003 f902 	bl	8009894 <USB_HC_ReadInterrupt>
 8006690:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006692:	2300      	movs	r3, #0
 8006694:	617b      	str	r3, [r7, #20]
 8006696:	e025      	b.n	80066e4 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	f003 030f 	and.w	r3, r3, #15
 800669e:	68ba      	ldr	r2, [r7, #8]
 80066a0:	fa22 f303 	lsr.w	r3, r2, r3
 80066a4:	f003 0301 	and.w	r3, r3, #1
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d018      	beq.n	80066de <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	015a      	lsls	r2, r3, #5
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	4413      	add	r3, r2
 80066b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066c2:	d106      	bne.n	80066d2 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	4619      	mov	r1, r3
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 f8ab 	bl	8006826 <HCD_HC_IN_IRQHandler>
 80066d0:	e005      	b.n	80066de <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	4619      	mov	r1, r3
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 fcc6 	bl	800706a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	3301      	adds	r3, #1
 80066e2:	617b      	str	r3, [r7, #20]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	697a      	ldr	r2, [r7, #20]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d3d4      	bcc.n	8006698 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80066f6:	615a      	str	r2, [r3, #20]
 80066f8:	e000      	b.n	80066fc <HAL_HCD_IRQHandler+0x210>
      return;
 80066fa:	bf00      	nop
    }
  }
}
 80066fc:	3718      	adds	r7, #24
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b082      	sub	sp, #8
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006710:	2b01      	cmp	r3, #1
 8006712:	d101      	bne.n	8006718 <HAL_HCD_Start+0x16>
 8006714:	2302      	movs	r3, #2
 8006716:	e013      	b.n	8006740 <HAL_HCD_Start+0x3e>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2101      	movs	r1, #1
 8006726:	4618      	mov	r0, r3
 8006728:	f002 fe02 	bl	8009330 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4618      	mov	r0, r3
 8006732:	f002 fb48 	bl	8008dc6 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3708      	adds	r7, #8
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006756:	2b01      	cmp	r3, #1
 8006758:	d101      	bne.n	800675e <HAL_HCD_Stop+0x16>
 800675a:	2302      	movs	r3, #2
 800675c:	e00d      	b.n	800677a <HAL_HCD_Stop+0x32>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4618      	mov	r0, r3
 800676c:	f003 f9fc 	bl	8009b68 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3708      	adds	r7, #8
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b082      	sub	sp, #8
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4618      	mov	r0, r3
 8006790:	f002 fda4 	bl	80092dc <USB_ResetPort>
 8006794:	4603      	mov	r3, r0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3708      	adds	r7, #8
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}

0800679e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800679e:	b480      	push	{r7}
 80067a0:	b083      	sub	sp, #12
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
 80067a6:	460b      	mov	r3, r1
 80067a8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80067aa:	78fb      	ldrb	r3, [r7, #3]
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	212c      	movs	r1, #44	; 0x2c
 80067b0:	fb01 f303 	mul.w	r3, r1, r3
 80067b4:	4413      	add	r3, r2
 80067b6:	3360      	adds	r3, #96	; 0x60
 80067b8:	781b      	ldrb	r3, [r3, #0]
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	370c      	adds	r7, #12
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr

080067c6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80067c6:	b480      	push	{r7}
 80067c8:	b083      	sub	sp, #12
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
 80067ce:	460b      	mov	r3, r1
 80067d0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80067d2:	78fb      	ldrb	r3, [r7, #3]
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	212c      	movs	r1, #44	; 0x2c
 80067d8:	fb01 f303 	mul.w	r3, r1, r3
 80067dc:	4413      	add	r3, r2
 80067de:	3350      	adds	r3, #80	; 0x50
 80067e0:	681b      	ldr	r3, [r3, #0]
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b082      	sub	sp, #8
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f002 fde8 	bl	80093d0 <USB_GetCurrentFrame>
 8006800:	4603      	mov	r3, r0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3708      	adds	r7, #8
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}

0800680a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800680a:	b580      	push	{r7, lr}
 800680c:	b082      	sub	sp, #8
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4618      	mov	r0, r3
 8006818:	f002 fdc3 	bl	80093a2 <USB_GetHostSpeed>
 800681c:	4603      	mov	r3, r0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3708      	adds	r7, #8
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b086      	sub	sp, #24
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
 800682e:	460b      	mov	r3, r1
 8006830:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800683c:	78fb      	ldrb	r3, [r7, #3]
 800683e:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	015a      	lsls	r2, r3, #5
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	4413      	add	r3, r2
 8006848:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	f003 0304 	and.w	r3, r3, #4
 8006852:	2b04      	cmp	r3, #4
 8006854:	d119      	bne.n	800688a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	015a      	lsls	r2, r3, #5
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	4413      	add	r3, r2
 800685e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006862:	461a      	mov	r2, r3
 8006864:	2304      	movs	r3, #4
 8006866:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	015a      	lsls	r2, r3, #5
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	4413      	add	r3, r2
 8006870:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	68fa      	ldr	r2, [r7, #12]
 8006878:	0151      	lsls	r1, r2, #5
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	440a      	add	r2, r1
 800687e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006882:	f043 0302 	orr.w	r3, r3, #2
 8006886:	60d3      	str	r3, [r2, #12]
 8006888:	e101      	b.n	8006a8e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	015a      	lsls	r2, r3, #5
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	4413      	add	r3, r2
 8006892:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800689c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068a0:	d12b      	bne.n	80068fa <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	015a      	lsls	r2, r3, #5
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	4413      	add	r3, r2
 80068aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ae:	461a      	mov	r2, r3
 80068b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068b4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	212c      	movs	r1, #44	; 0x2c
 80068bc:	fb01 f303 	mul.w	r3, r1, r3
 80068c0:	4413      	add	r3, r2
 80068c2:	3361      	adds	r3, #97	; 0x61
 80068c4:	2207      	movs	r2, #7
 80068c6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	015a      	lsls	r2, r3, #5
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	4413      	add	r3, r2
 80068d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	0151      	lsls	r1, r2, #5
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	440a      	add	r2, r1
 80068de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068e2:	f043 0302 	orr.w	r3, r3, #2
 80068e6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	b2d2      	uxtb	r2, r2
 80068f0:	4611      	mov	r1, r2
 80068f2:	4618      	mov	r0, r3
 80068f4:	f002 ffdf 	bl	80098b6 <USB_HC_Halt>
 80068f8:	e0c9      	b.n	8006a8e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	015a      	lsls	r2, r3, #5
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	4413      	add	r3, r2
 8006902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	f003 0320 	and.w	r3, r3, #32
 800690c:	2b20      	cmp	r3, #32
 800690e:	d109      	bne.n	8006924 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	015a      	lsls	r2, r3, #5
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	4413      	add	r3, r2
 8006918:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800691c:	461a      	mov	r2, r3
 800691e:	2320      	movs	r3, #32
 8006920:	6093      	str	r3, [r2, #8]
 8006922:	e0b4      	b.n	8006a8e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	015a      	lsls	r2, r3, #5
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	4413      	add	r3, r2
 800692c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f003 0308 	and.w	r3, r3, #8
 8006936:	2b08      	cmp	r3, #8
 8006938:	d133      	bne.n	80069a2 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	015a      	lsls	r2, r3, #5
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	4413      	add	r3, r2
 8006942:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	0151      	lsls	r1, r2, #5
 800694c:	693a      	ldr	r2, [r7, #16]
 800694e:	440a      	add	r2, r1
 8006950:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006954:	f043 0302 	orr.w	r3, r3, #2
 8006958:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	212c      	movs	r1, #44	; 0x2c
 8006960:	fb01 f303 	mul.w	r3, r1, r3
 8006964:	4413      	add	r3, r2
 8006966:	3361      	adds	r3, #97	; 0x61
 8006968:	2205      	movs	r2, #5
 800696a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	015a      	lsls	r2, r3, #5
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	4413      	add	r3, r2
 8006974:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006978:	461a      	mov	r2, r3
 800697a:	2310      	movs	r3, #16
 800697c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	015a      	lsls	r2, r3, #5
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	4413      	add	r3, r2
 8006986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800698a:	461a      	mov	r2, r3
 800698c:	2308      	movs	r3, #8
 800698e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	b2d2      	uxtb	r2, r2
 8006998:	4611      	mov	r1, r2
 800699a:	4618      	mov	r0, r3
 800699c:	f002 ff8b 	bl	80098b6 <USB_HC_Halt>
 80069a0:	e075      	b.n	8006a8e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	015a      	lsls	r2, r3, #5
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	4413      	add	r3, r2
 80069aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069b8:	d134      	bne.n	8006a24 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	015a      	lsls	r2, r3, #5
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	4413      	add	r3, r2
 80069c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	0151      	lsls	r1, r2, #5
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	440a      	add	r2, r1
 80069d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80069d4:	f043 0302 	orr.w	r3, r3, #2
 80069d8:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	212c      	movs	r1, #44	; 0x2c
 80069e0:	fb01 f303 	mul.w	r3, r1, r3
 80069e4:	4413      	add	r3, r2
 80069e6:	3361      	adds	r3, #97	; 0x61
 80069e8:	2208      	movs	r2, #8
 80069ea:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	015a      	lsls	r2, r3, #5
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	4413      	add	r3, r2
 80069f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069f8:	461a      	mov	r2, r3
 80069fa:	2310      	movs	r3, #16
 80069fc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	015a      	lsls	r2, r3, #5
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	4413      	add	r3, r2
 8006a06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a10:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68fa      	ldr	r2, [r7, #12]
 8006a18:	b2d2      	uxtb	r2, r2
 8006a1a:	4611      	mov	r1, r2
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f002 ff4a 	bl	80098b6 <USB_HC_Halt>
 8006a22:	e034      	b.n	8006a8e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	015a      	lsls	r2, r3, #5
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a36:	2b80      	cmp	r3, #128	; 0x80
 8006a38:	d129      	bne.n	8006a8e <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	015a      	lsls	r2, r3, #5
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	4413      	add	r3, r2
 8006a42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	0151      	lsls	r1, r2, #5
 8006a4c:	693a      	ldr	r2, [r7, #16]
 8006a4e:	440a      	add	r2, r1
 8006a50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006a54:	f043 0302 	orr.w	r3, r3, #2
 8006a58:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	212c      	movs	r1, #44	; 0x2c
 8006a60:	fb01 f303 	mul.w	r3, r1, r3
 8006a64:	4413      	add	r3, r2
 8006a66:	3361      	adds	r3, #97	; 0x61
 8006a68:	2206      	movs	r2, #6
 8006a6a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	b2d2      	uxtb	r2, r2
 8006a74:	4611      	mov	r1, r2
 8006a76:	4618      	mov	r0, r3
 8006a78:	f002 ff1d 	bl	80098b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	015a      	lsls	r2, r3, #5
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	4413      	add	r3, r2
 8006a84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a88:	461a      	mov	r2, r3
 8006a8a:	2380      	movs	r3, #128	; 0x80
 8006a8c:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	015a      	lsls	r2, r3, #5
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	4413      	add	r3, r2
 8006a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006aa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006aa4:	d122      	bne.n	8006aec <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	015a      	lsls	r2, r3, #5
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	4413      	add	r3, r2
 8006aae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	68fa      	ldr	r2, [r7, #12]
 8006ab6:	0151      	lsls	r1, r2, #5
 8006ab8:	693a      	ldr	r2, [r7, #16]
 8006aba:	440a      	add	r2, r1
 8006abc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006ac0:	f043 0302 	orr.w	r3, r3, #2
 8006ac4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	b2d2      	uxtb	r2, r2
 8006ace:	4611      	mov	r1, r2
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f002 fef0 	bl	80098b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	015a      	lsls	r2, r3, #5
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	4413      	add	r3, r2
 8006ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ae8:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8006aea:	e2ba      	b.n	8007062 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	015a      	lsls	r2, r3, #5
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	4413      	add	r3, r2
 8006af4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 0301 	and.w	r3, r3, #1
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	f040 811b 	bne.w	8006d3a <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	691b      	ldr	r3, [r3, #16]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d019      	beq.n	8006b40 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8006b0c:	687a      	ldr	r2, [r7, #4]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	212c      	movs	r1, #44	; 0x2c
 8006b12:	fb01 f303 	mul.w	r3, r1, r3
 8006b16:	4413      	add	r3, r2
 8006b18:	3348      	adds	r3, #72	; 0x48
 8006b1a:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	0159      	lsls	r1, r3, #5
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	440b      	add	r3, r1
 8006b24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8006b2e:	1ad2      	subs	r2, r2, r3
 8006b30:	6879      	ldr	r1, [r7, #4]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	202c      	movs	r0, #44	; 0x2c
 8006b36:	fb00 f303 	mul.w	r3, r0, r3
 8006b3a:	440b      	add	r3, r1
 8006b3c:	3350      	adds	r3, #80	; 0x50
 8006b3e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	212c      	movs	r1, #44	; 0x2c
 8006b46:	fb01 f303 	mul.w	r3, r1, r3
 8006b4a:	4413      	add	r3, r2
 8006b4c:	3361      	adds	r3, #97	; 0x61
 8006b4e:	2201      	movs	r2, #1
 8006b50:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	212c      	movs	r1, #44	; 0x2c
 8006b58:	fb01 f303 	mul.w	r3, r1, r3
 8006b5c:	4413      	add	r3, r2
 8006b5e:	335c      	adds	r3, #92	; 0x5c
 8006b60:	2200      	movs	r2, #0
 8006b62:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	015a      	lsls	r2, r3, #5
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b70:	461a      	mov	r2, r3
 8006b72:	2301      	movs	r3, #1
 8006b74:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	212c      	movs	r1, #44	; 0x2c
 8006b7c:	fb01 f303 	mul.w	r3, r1, r3
 8006b80:	4413      	add	r3, r2
 8006b82:	333f      	adds	r3, #63	; 0x3f
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d009      	beq.n	8006b9e <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006b8a:	687a      	ldr	r2, [r7, #4]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	212c      	movs	r1, #44	; 0x2c
 8006b90:	fb01 f303 	mul.w	r3, r1, r3
 8006b94:	4413      	add	r3, r2
 8006b96:	333f      	adds	r3, #63	; 0x3f
 8006b98:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d121      	bne.n	8006be2 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	015a      	lsls	r2, r3, #5
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	4413      	add	r3, r2
 8006ba6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	0151      	lsls	r1, r2, #5
 8006bb0:	693a      	ldr	r2, [r7, #16]
 8006bb2:	440a      	add	r2, r1
 8006bb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006bb8:	f043 0302 	orr.w	r3, r3, #2
 8006bbc:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	b2d2      	uxtb	r2, r2
 8006bc6:	4611      	mov	r1, r2
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f002 fe74 	bl	80098b6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	015a      	lsls	r2, r3, #5
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bda:	461a      	mov	r2, r3
 8006bdc:	2310      	movs	r3, #16
 8006bde:	6093      	str	r3, [r2, #8]
 8006be0:	e066      	b.n	8006cb0 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	212c      	movs	r1, #44	; 0x2c
 8006be8:	fb01 f303 	mul.w	r3, r1, r3
 8006bec:	4413      	add	r3, r2
 8006bee:	333f      	adds	r3, #63	; 0x3f
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	d127      	bne.n	8006c46 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	015a      	lsls	r2, r3, #5
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	0151      	lsls	r1, r2, #5
 8006c08:	693a      	ldr	r2, [r7, #16]
 8006c0a:	440a      	add	r2, r1
 8006c0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006c14:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	212c      	movs	r1, #44	; 0x2c
 8006c1c:	fb01 f303 	mul.w	r3, r1, r3
 8006c20:	4413      	add	r3, r2
 8006c22:	3360      	adds	r3, #96	; 0x60
 8006c24:	2201      	movs	r2, #1
 8006c26:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	b2d9      	uxtb	r1, r3
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	202c      	movs	r0, #44	; 0x2c
 8006c32:	fb00 f303 	mul.w	r3, r0, r3
 8006c36:	4413      	add	r3, r2
 8006c38:	3360      	adds	r3, #96	; 0x60
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f011 fcf8 	bl	8018634 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006c44:	e034      	b.n	8006cb0 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	212c      	movs	r1, #44	; 0x2c
 8006c4c:	fb01 f303 	mul.w	r3, r1, r3
 8006c50:	4413      	add	r3, r2
 8006c52:	333f      	adds	r3, #63	; 0x3f
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d12a      	bne.n	8006cb0 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	212c      	movs	r1, #44	; 0x2c
 8006c60:	fb01 f303 	mul.w	r3, r1, r3
 8006c64:	4413      	add	r3, r2
 8006c66:	3360      	adds	r3, #96	; 0x60
 8006c68:	2201      	movs	r2, #1
 8006c6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8006c6c:	687a      	ldr	r2, [r7, #4]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	212c      	movs	r1, #44	; 0x2c
 8006c72:	fb01 f303 	mul.w	r3, r1, r3
 8006c76:	4413      	add	r3, r2
 8006c78:	3354      	adds	r3, #84	; 0x54
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	f083 0301 	eor.w	r3, r3, #1
 8006c80:	b2d8      	uxtb	r0, r3
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	212c      	movs	r1, #44	; 0x2c
 8006c88:	fb01 f303 	mul.w	r3, r1, r3
 8006c8c:	4413      	add	r3, r2
 8006c8e:	3354      	adds	r3, #84	; 0x54
 8006c90:	4602      	mov	r2, r0
 8006c92:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	b2d9      	uxtb	r1, r3
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	202c      	movs	r0, #44	; 0x2c
 8006c9e:	fb00 f303 	mul.w	r3, r0, r3
 8006ca2:	4413      	add	r3, r2
 8006ca4:	3360      	adds	r3, #96	; 0x60
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	461a      	mov	r2, r3
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f011 fcc2 	bl	8018634 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d12b      	bne.n	8006d10 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8006cb8:	687a      	ldr	r2, [r7, #4]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	212c      	movs	r1, #44	; 0x2c
 8006cbe:	fb01 f303 	mul.w	r3, r1, r3
 8006cc2:	4413      	add	r3, r2
 8006cc4:	3348      	adds	r3, #72	; 0x48
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	6879      	ldr	r1, [r7, #4]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	202c      	movs	r0, #44	; 0x2c
 8006cce:	fb00 f202 	mul.w	r2, r0, r2
 8006cd2:	440a      	add	r2, r1
 8006cd4:	3240      	adds	r2, #64	; 0x40
 8006cd6:	8812      	ldrh	r2, [r2, #0]
 8006cd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006cdc:	f003 0301 	and.w	r3, r3, #1
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f000 81be 	beq.w	8007062 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	212c      	movs	r1, #44	; 0x2c
 8006cec:	fb01 f303 	mul.w	r3, r1, r3
 8006cf0:	4413      	add	r3, r2
 8006cf2:	3354      	adds	r3, #84	; 0x54
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	f083 0301 	eor.w	r3, r3, #1
 8006cfa:	b2d8      	uxtb	r0, r3
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	212c      	movs	r1, #44	; 0x2c
 8006d02:	fb01 f303 	mul.w	r3, r1, r3
 8006d06:	4413      	add	r3, r2
 8006d08:	3354      	adds	r3, #84	; 0x54
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	701a      	strb	r2, [r3, #0]
}
 8006d0e:	e1a8      	b.n	8007062 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	212c      	movs	r1, #44	; 0x2c
 8006d16:	fb01 f303 	mul.w	r3, r1, r3
 8006d1a:	4413      	add	r3, r2
 8006d1c:	3354      	adds	r3, #84	; 0x54
 8006d1e:	781b      	ldrb	r3, [r3, #0]
 8006d20:	f083 0301 	eor.w	r3, r3, #1
 8006d24:	b2d8      	uxtb	r0, r3
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	212c      	movs	r1, #44	; 0x2c
 8006d2c:	fb01 f303 	mul.w	r3, r1, r3
 8006d30:	4413      	add	r3, r2
 8006d32:	3354      	adds	r3, #84	; 0x54
 8006d34:	4602      	mov	r2, r0
 8006d36:	701a      	strb	r2, [r3, #0]
}
 8006d38:	e193      	b.n	8007062 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	015a      	lsls	r2, r3, #5
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	4413      	add	r3, r2
 8006d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f003 0302 	and.w	r3, r3, #2
 8006d4c:	2b02      	cmp	r3, #2
 8006d4e:	f040 8106 	bne.w	8006f5e <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	015a      	lsls	r2, r3, #5
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	4413      	add	r3, r2
 8006d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	0151      	lsls	r1, r2, #5
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	440a      	add	r2, r1
 8006d68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006d6c:	f023 0302 	bic.w	r3, r3, #2
 8006d70:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	212c      	movs	r1, #44	; 0x2c
 8006d78:	fb01 f303 	mul.w	r3, r1, r3
 8006d7c:	4413      	add	r3, r2
 8006d7e:	3361      	adds	r3, #97	; 0x61
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d109      	bne.n	8006d9a <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	212c      	movs	r1, #44	; 0x2c
 8006d8c:	fb01 f303 	mul.w	r3, r1, r3
 8006d90:	4413      	add	r3, r2
 8006d92:	3360      	adds	r3, #96	; 0x60
 8006d94:	2201      	movs	r2, #1
 8006d96:	701a      	strb	r2, [r3, #0]
 8006d98:	e0c9      	b.n	8006f2e <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	212c      	movs	r1, #44	; 0x2c
 8006da0:	fb01 f303 	mul.w	r3, r1, r3
 8006da4:	4413      	add	r3, r2
 8006da6:	3361      	adds	r3, #97	; 0x61
 8006da8:	781b      	ldrb	r3, [r3, #0]
 8006daa:	2b05      	cmp	r3, #5
 8006dac:	d109      	bne.n	8006dc2 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	212c      	movs	r1, #44	; 0x2c
 8006db4:	fb01 f303 	mul.w	r3, r1, r3
 8006db8:	4413      	add	r3, r2
 8006dba:	3360      	adds	r3, #96	; 0x60
 8006dbc:	2205      	movs	r2, #5
 8006dbe:	701a      	strb	r2, [r3, #0]
 8006dc0:	e0b5      	b.n	8006f2e <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	212c      	movs	r1, #44	; 0x2c
 8006dc8:	fb01 f303 	mul.w	r3, r1, r3
 8006dcc:	4413      	add	r3, r2
 8006dce:	3361      	adds	r3, #97	; 0x61
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	2b06      	cmp	r3, #6
 8006dd4:	d009      	beq.n	8006dea <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	212c      	movs	r1, #44	; 0x2c
 8006ddc:	fb01 f303 	mul.w	r3, r1, r3
 8006de0:	4413      	add	r3, r2
 8006de2:	3361      	adds	r3, #97	; 0x61
 8006de4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006de6:	2b08      	cmp	r3, #8
 8006de8:	d150      	bne.n	8006e8c <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	212c      	movs	r1, #44	; 0x2c
 8006df0:	fb01 f303 	mul.w	r3, r1, r3
 8006df4:	4413      	add	r3, r2
 8006df6:	335c      	adds	r3, #92	; 0x5c
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	1c5a      	adds	r2, r3, #1
 8006dfc:	6879      	ldr	r1, [r7, #4]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	202c      	movs	r0, #44	; 0x2c
 8006e02:	fb00 f303 	mul.w	r3, r0, r3
 8006e06:	440b      	add	r3, r1
 8006e08:	335c      	adds	r3, #92	; 0x5c
 8006e0a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	212c      	movs	r1, #44	; 0x2c
 8006e12:	fb01 f303 	mul.w	r3, r1, r3
 8006e16:	4413      	add	r3, r2
 8006e18:	335c      	adds	r3, #92	; 0x5c
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2b02      	cmp	r3, #2
 8006e1e:	d912      	bls.n	8006e46 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	212c      	movs	r1, #44	; 0x2c
 8006e26:	fb01 f303 	mul.w	r3, r1, r3
 8006e2a:	4413      	add	r3, r2
 8006e2c:	335c      	adds	r3, #92	; 0x5c
 8006e2e:	2200      	movs	r2, #0
 8006e30:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	212c      	movs	r1, #44	; 0x2c
 8006e38:	fb01 f303 	mul.w	r3, r1, r3
 8006e3c:	4413      	add	r3, r2
 8006e3e:	3360      	adds	r3, #96	; 0x60
 8006e40:	2204      	movs	r2, #4
 8006e42:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006e44:	e073      	b.n	8006f2e <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	212c      	movs	r1, #44	; 0x2c
 8006e4c:	fb01 f303 	mul.w	r3, r1, r3
 8006e50:	4413      	add	r3, r2
 8006e52:	3360      	adds	r3, #96	; 0x60
 8006e54:	2202      	movs	r2, #2
 8006e56:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	015a      	lsls	r2, r3, #5
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	4413      	add	r3, r2
 8006e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006e6e:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006e76:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e84:	461a      	mov	r2, r3
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006e8a:	e050      	b.n	8006f2e <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	212c      	movs	r1, #44	; 0x2c
 8006e92:	fb01 f303 	mul.w	r3, r1, r3
 8006e96:	4413      	add	r3, r2
 8006e98:	3361      	adds	r3, #97	; 0x61
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	2b03      	cmp	r3, #3
 8006e9e:	d122      	bne.n	8006ee6 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	212c      	movs	r1, #44	; 0x2c
 8006ea6:	fb01 f303 	mul.w	r3, r1, r3
 8006eaa:	4413      	add	r3, r2
 8006eac:	3360      	adds	r3, #96	; 0x60
 8006eae:	2202      	movs	r2, #2
 8006eb0:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	015a      	lsls	r2, r3, #5
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	4413      	add	r3, r2
 8006eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006ec8:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006ed0:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	015a      	lsls	r2, r3, #5
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	4413      	add	r3, r2
 8006eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ede:	461a      	mov	r2, r3
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	6013      	str	r3, [r2, #0]
 8006ee4:	e023      	b.n	8006f2e <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	212c      	movs	r1, #44	; 0x2c
 8006eec:	fb01 f303 	mul.w	r3, r1, r3
 8006ef0:	4413      	add	r3, r2
 8006ef2:	3361      	adds	r3, #97	; 0x61
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	2b07      	cmp	r3, #7
 8006ef8:	d119      	bne.n	8006f2e <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	212c      	movs	r1, #44	; 0x2c
 8006f00:	fb01 f303 	mul.w	r3, r1, r3
 8006f04:	4413      	add	r3, r2
 8006f06:	335c      	adds	r3, #92	; 0x5c
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	1c5a      	adds	r2, r3, #1
 8006f0c:	6879      	ldr	r1, [r7, #4]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	202c      	movs	r0, #44	; 0x2c
 8006f12:	fb00 f303 	mul.w	r3, r0, r3
 8006f16:	440b      	add	r3, r1
 8006f18:	335c      	adds	r3, #92	; 0x5c
 8006f1a:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006f1c:	687a      	ldr	r2, [r7, #4]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	212c      	movs	r1, #44	; 0x2c
 8006f22:	fb01 f303 	mul.w	r3, r1, r3
 8006f26:	4413      	add	r3, r2
 8006f28:	3360      	adds	r3, #96	; 0x60
 8006f2a:	2204      	movs	r2, #4
 8006f2c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	015a      	lsls	r2, r3, #5
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	4413      	add	r3, r2
 8006f36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	b2d9      	uxtb	r1, r3
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	202c      	movs	r0, #44	; 0x2c
 8006f4a:	fb00 f303 	mul.w	r3, r0, r3
 8006f4e:	4413      	add	r3, r2
 8006f50:	3360      	adds	r3, #96	; 0x60
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	461a      	mov	r2, r3
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f011 fb6c 	bl	8018634 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006f5c:	e081      	b.n	8007062 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	015a      	lsls	r2, r3, #5
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	4413      	add	r3, r2
 8006f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	f003 0310 	and.w	r3, r3, #16
 8006f70:	2b10      	cmp	r3, #16
 8006f72:	d176      	bne.n	8007062 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	212c      	movs	r1, #44	; 0x2c
 8006f7a:	fb01 f303 	mul.w	r3, r1, r3
 8006f7e:	4413      	add	r3, r2
 8006f80:	333f      	adds	r3, #63	; 0x3f
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	2b03      	cmp	r3, #3
 8006f86:	d121      	bne.n	8006fcc <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	212c      	movs	r1, #44	; 0x2c
 8006f8e:	fb01 f303 	mul.w	r3, r1, r3
 8006f92:	4413      	add	r3, r2
 8006f94:	335c      	adds	r3, #92	; 0x5c
 8006f96:	2200      	movs	r2, #0
 8006f98:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	015a      	lsls	r2, r3, #5
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fa6:	68db      	ldr	r3, [r3, #12]
 8006fa8:	68fa      	ldr	r2, [r7, #12]
 8006faa:	0151      	lsls	r1, r2, #5
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	440a      	add	r2, r1
 8006fb0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006fb4:	f043 0302 	orr.w	r3, r3, #2
 8006fb8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	68fa      	ldr	r2, [r7, #12]
 8006fc0:	b2d2      	uxtb	r2, r2
 8006fc2:	4611      	mov	r1, r2
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f002 fc76 	bl	80098b6 <USB_HC_Halt>
 8006fca:	e041      	b.n	8007050 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	212c      	movs	r1, #44	; 0x2c
 8006fd2:	fb01 f303 	mul.w	r3, r1, r3
 8006fd6:	4413      	add	r3, r2
 8006fd8:	333f      	adds	r3, #63	; 0x3f
 8006fda:	781b      	ldrb	r3, [r3, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d009      	beq.n	8006ff4 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	212c      	movs	r1, #44	; 0x2c
 8006fe6:	fb01 f303 	mul.w	r3, r1, r3
 8006fea:	4413      	add	r3, r2
 8006fec:	333f      	adds	r3, #63	; 0x3f
 8006fee:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	d12d      	bne.n	8007050 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	212c      	movs	r1, #44	; 0x2c
 8006ffa:	fb01 f303 	mul.w	r3, r1, r3
 8006ffe:	4413      	add	r3, r2
 8007000:	335c      	adds	r3, #92	; 0x5c
 8007002:	2200      	movs	r2, #0
 8007004:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d120      	bne.n	8007050 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	212c      	movs	r1, #44	; 0x2c
 8007014:	fb01 f303 	mul.w	r3, r1, r3
 8007018:	4413      	add	r3, r2
 800701a:	3361      	adds	r3, #97	; 0x61
 800701c:	2203      	movs	r2, #3
 800701e:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	4413      	add	r3, r2
 8007028:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	68fa      	ldr	r2, [r7, #12]
 8007030:	0151      	lsls	r1, r2, #5
 8007032:	693a      	ldr	r2, [r7, #16]
 8007034:	440a      	add	r2, r1
 8007036:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800703a:	f043 0302 	orr.w	r3, r3, #2
 800703e:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	b2d2      	uxtb	r2, r2
 8007048:	4611      	mov	r1, r2
 800704a:	4618      	mov	r0, r3
 800704c:	f002 fc33 	bl	80098b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	015a      	lsls	r2, r3, #5
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	4413      	add	r3, r2
 8007058:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800705c:	461a      	mov	r2, r3
 800705e:	2310      	movs	r3, #16
 8007060:	6093      	str	r3, [r2, #8]
}
 8007062:	bf00      	nop
 8007064:	3718      	adds	r7, #24
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}

0800706a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800706a:	b580      	push	{r7, lr}
 800706c:	b088      	sub	sp, #32
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
 8007072:	460b      	mov	r3, r1
 8007074:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8007080:	78fb      	ldrb	r3, [r7, #3]
 8007082:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	015a      	lsls	r2, r3, #5
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	4413      	add	r3, r2
 800708c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	f003 0304 	and.w	r3, r3, #4
 8007096:	2b04      	cmp	r3, #4
 8007098:	d119      	bne.n	80070ce <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	015a      	lsls	r2, r3, #5
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	4413      	add	r3, r2
 80070a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070a6:	461a      	mov	r2, r3
 80070a8:	2304      	movs	r3, #4
 80070aa:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	015a      	lsls	r2, r3, #5
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	4413      	add	r3, r2
 80070b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	697a      	ldr	r2, [r7, #20]
 80070bc:	0151      	lsls	r1, r2, #5
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	440a      	add	r2, r1
 80070c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80070c6:	f043 0302 	orr.w	r3, r3, #2
 80070ca:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80070cc:	e3ca      	b.n	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	015a      	lsls	r2, r3, #5
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	4413      	add	r3, r2
 80070d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	f003 0320 	and.w	r3, r3, #32
 80070e0:	2b20      	cmp	r3, #32
 80070e2:	d13e      	bne.n	8007162 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	015a      	lsls	r2, r3, #5
 80070e8:	69bb      	ldr	r3, [r7, #24]
 80070ea:	4413      	add	r3, r2
 80070ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070f0:	461a      	mov	r2, r3
 80070f2:	2320      	movs	r3, #32
 80070f4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	212c      	movs	r1, #44	; 0x2c
 80070fc:	fb01 f303 	mul.w	r3, r1, r3
 8007100:	4413      	add	r3, r2
 8007102:	333d      	adds	r3, #61	; 0x3d
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	2b01      	cmp	r3, #1
 8007108:	f040 83ac 	bne.w	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	212c      	movs	r1, #44	; 0x2c
 8007112:	fb01 f303 	mul.w	r3, r1, r3
 8007116:	4413      	add	r3, r2
 8007118:	333d      	adds	r3, #61	; 0x3d
 800711a:	2200      	movs	r2, #0
 800711c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	212c      	movs	r1, #44	; 0x2c
 8007124:	fb01 f303 	mul.w	r3, r1, r3
 8007128:	4413      	add	r3, r2
 800712a:	3360      	adds	r3, #96	; 0x60
 800712c:	2202      	movs	r2, #2
 800712e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	015a      	lsls	r2, r3, #5
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	4413      	add	r3, r2
 8007138:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800713c:	68db      	ldr	r3, [r3, #12]
 800713e:	697a      	ldr	r2, [r7, #20]
 8007140:	0151      	lsls	r1, r2, #5
 8007142:	69ba      	ldr	r2, [r7, #24]
 8007144:	440a      	add	r2, r1
 8007146:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800714a:	f043 0302 	orr.w	r3, r3, #2
 800714e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	697a      	ldr	r2, [r7, #20]
 8007156:	b2d2      	uxtb	r2, r2
 8007158:	4611      	mov	r1, r2
 800715a:	4618      	mov	r0, r3
 800715c:	f002 fbab 	bl	80098b6 <USB_HC_Halt>
}
 8007160:	e380      	b.n	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	015a      	lsls	r2, r3, #5
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	4413      	add	r3, r2
 800716a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007178:	d122      	bne.n	80071c0 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	015a      	lsls	r2, r3, #5
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	4413      	add	r3, r2
 8007182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	0151      	lsls	r1, r2, #5
 800718c:	69ba      	ldr	r2, [r7, #24]
 800718e:	440a      	add	r2, r1
 8007190:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007194:	f043 0302 	orr.w	r3, r3, #2
 8007198:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	b2d2      	uxtb	r2, r2
 80071a2:	4611      	mov	r1, r2
 80071a4:	4618      	mov	r0, r3
 80071a6:	f002 fb86 	bl	80098b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	015a      	lsls	r2, r3, #5
 80071ae:	69bb      	ldr	r3, [r7, #24]
 80071b0:	4413      	add	r3, r2
 80071b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071b6:	461a      	mov	r2, r3
 80071b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071bc:	6093      	str	r3, [r2, #8]
}
 80071be:	e351      	b.n	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	015a      	lsls	r2, r3, #5
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	4413      	add	r3, r2
 80071c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f003 0301 	and.w	r3, r3, #1
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d150      	bne.n	8007278 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	212c      	movs	r1, #44	; 0x2c
 80071dc:	fb01 f303 	mul.w	r3, r1, r3
 80071e0:	4413      	add	r3, r2
 80071e2:	335c      	adds	r3, #92	; 0x5c
 80071e4:	2200      	movs	r2, #0
 80071e6:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	015a      	lsls	r2, r3, #5
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	4413      	add	r3, r2
 80071f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071fa:	2b40      	cmp	r3, #64	; 0x40
 80071fc:	d111      	bne.n	8007222 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	212c      	movs	r1, #44	; 0x2c
 8007204:	fb01 f303 	mul.w	r3, r1, r3
 8007208:	4413      	add	r3, r2
 800720a:	333d      	adds	r3, #61	; 0x3d
 800720c:	2201      	movs	r2, #1
 800720e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	015a      	lsls	r2, r3, #5
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	4413      	add	r3, r2
 8007218:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800721c:	461a      	mov	r2, r3
 800721e:	2340      	movs	r3, #64	; 0x40
 8007220:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	015a      	lsls	r2, r3, #5
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	4413      	add	r3, r2
 800722a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	697a      	ldr	r2, [r7, #20]
 8007232:	0151      	lsls	r1, r2, #5
 8007234:	69ba      	ldr	r2, [r7, #24]
 8007236:	440a      	add	r2, r1
 8007238:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800723c:	f043 0302 	orr.w	r3, r3, #2
 8007240:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	697a      	ldr	r2, [r7, #20]
 8007248:	b2d2      	uxtb	r2, r2
 800724a:	4611      	mov	r1, r2
 800724c:	4618      	mov	r0, r3
 800724e:	f002 fb32 	bl	80098b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	015a      	lsls	r2, r3, #5
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	4413      	add	r3, r2
 800725a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800725e:	461a      	mov	r2, r3
 8007260:	2301      	movs	r3, #1
 8007262:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	212c      	movs	r1, #44	; 0x2c
 800726a:	fb01 f303 	mul.w	r3, r1, r3
 800726e:	4413      	add	r3, r2
 8007270:	3361      	adds	r3, #97	; 0x61
 8007272:	2201      	movs	r2, #1
 8007274:	701a      	strb	r2, [r3, #0]
}
 8007276:	e2f5      	b.n	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	015a      	lsls	r2, r3, #5
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	4413      	add	r3, r2
 8007280:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800728a:	2b40      	cmp	r3, #64	; 0x40
 800728c:	d13c      	bne.n	8007308 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	212c      	movs	r1, #44	; 0x2c
 8007294:	fb01 f303 	mul.w	r3, r1, r3
 8007298:	4413      	add	r3, r2
 800729a:	3361      	adds	r3, #97	; 0x61
 800729c:	2204      	movs	r2, #4
 800729e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80072a0:	687a      	ldr	r2, [r7, #4]
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	212c      	movs	r1, #44	; 0x2c
 80072a6:	fb01 f303 	mul.w	r3, r1, r3
 80072aa:	4413      	add	r3, r2
 80072ac:	333d      	adds	r3, #61	; 0x3d
 80072ae:	2201      	movs	r2, #1
 80072b0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	212c      	movs	r1, #44	; 0x2c
 80072b8:	fb01 f303 	mul.w	r3, r1, r3
 80072bc:	4413      	add	r3, r2
 80072be:	335c      	adds	r3, #92	; 0x5c
 80072c0:	2200      	movs	r2, #0
 80072c2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	0151      	lsls	r1, r2, #5
 80072d6:	69ba      	ldr	r2, [r7, #24]
 80072d8:	440a      	add	r2, r1
 80072da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80072de:	f043 0302 	orr.w	r3, r3, #2
 80072e2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	b2d2      	uxtb	r2, r2
 80072ec:	4611      	mov	r1, r2
 80072ee:	4618      	mov	r0, r3
 80072f0:	f002 fae1 	bl	80098b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	015a      	lsls	r2, r3, #5
 80072f8:	69bb      	ldr	r3, [r7, #24]
 80072fa:	4413      	add	r3, r2
 80072fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007300:	461a      	mov	r2, r3
 8007302:	2340      	movs	r3, #64	; 0x40
 8007304:	6093      	str	r3, [r2, #8]
}
 8007306:	e2ad      	b.n	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	69bb      	ldr	r3, [r7, #24]
 800730e:	4413      	add	r3, r2
 8007310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f003 0308 	and.w	r3, r3, #8
 800731a:	2b08      	cmp	r3, #8
 800731c:	d12a      	bne.n	8007374 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	015a      	lsls	r2, r3, #5
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	4413      	add	r3, r2
 8007326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800732a:	461a      	mov	r2, r3
 800732c:	2308      	movs	r3, #8
 800732e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	015a      	lsls	r2, r3, #5
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	4413      	add	r3, r2
 8007338:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	697a      	ldr	r2, [r7, #20]
 8007340:	0151      	lsls	r1, r2, #5
 8007342:	69ba      	ldr	r2, [r7, #24]
 8007344:	440a      	add	r2, r1
 8007346:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800734a:	f043 0302 	orr.w	r3, r3, #2
 800734e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	697a      	ldr	r2, [r7, #20]
 8007356:	b2d2      	uxtb	r2, r2
 8007358:	4611      	mov	r1, r2
 800735a:	4618      	mov	r0, r3
 800735c:	f002 faab 	bl	80098b6 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	212c      	movs	r1, #44	; 0x2c
 8007366:	fb01 f303 	mul.w	r3, r1, r3
 800736a:	4413      	add	r3, r2
 800736c:	3361      	adds	r3, #97	; 0x61
 800736e:	2205      	movs	r2, #5
 8007370:	701a      	strb	r2, [r3, #0]
}
 8007372:	e277      	b.n	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	015a      	lsls	r2, r3, #5
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	4413      	add	r3, r2
 800737c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	f003 0310 	and.w	r3, r3, #16
 8007386:	2b10      	cmp	r3, #16
 8007388:	d150      	bne.n	800742c <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	212c      	movs	r1, #44	; 0x2c
 8007390:	fb01 f303 	mul.w	r3, r1, r3
 8007394:	4413      	add	r3, r2
 8007396:	335c      	adds	r3, #92	; 0x5c
 8007398:	2200      	movs	r2, #0
 800739a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	212c      	movs	r1, #44	; 0x2c
 80073a2:	fb01 f303 	mul.w	r3, r1, r3
 80073a6:	4413      	add	r3, r2
 80073a8:	3361      	adds	r3, #97	; 0x61
 80073aa:	2203      	movs	r2, #3
 80073ac:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	212c      	movs	r1, #44	; 0x2c
 80073b4:	fb01 f303 	mul.w	r3, r1, r3
 80073b8:	4413      	add	r3, r2
 80073ba:	333d      	adds	r3, #61	; 0x3d
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d112      	bne.n	80073e8 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80073c2:	687a      	ldr	r2, [r7, #4]
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	212c      	movs	r1, #44	; 0x2c
 80073c8:	fb01 f303 	mul.w	r3, r1, r3
 80073cc:	4413      	add	r3, r2
 80073ce:	333c      	adds	r3, #60	; 0x3c
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d108      	bne.n	80073e8 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	212c      	movs	r1, #44	; 0x2c
 80073dc:	fb01 f303 	mul.w	r3, r1, r3
 80073e0:	4413      	add	r3, r2
 80073e2:	333d      	adds	r3, #61	; 0x3d
 80073e4:	2201      	movs	r2, #1
 80073e6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	015a      	lsls	r2, r3, #5
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	4413      	add	r3, r2
 80073f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073f4:	68db      	ldr	r3, [r3, #12]
 80073f6:	697a      	ldr	r2, [r7, #20]
 80073f8:	0151      	lsls	r1, r2, #5
 80073fa:	69ba      	ldr	r2, [r7, #24]
 80073fc:	440a      	add	r2, r1
 80073fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007402:	f043 0302 	orr.w	r3, r3, #2
 8007406:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	697a      	ldr	r2, [r7, #20]
 800740e:	b2d2      	uxtb	r2, r2
 8007410:	4611      	mov	r1, r2
 8007412:	4618      	mov	r0, r3
 8007414:	f002 fa4f 	bl	80098b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	015a      	lsls	r2, r3, #5
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	4413      	add	r3, r2
 8007420:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007424:	461a      	mov	r2, r3
 8007426:	2310      	movs	r3, #16
 8007428:	6093      	str	r3, [r2, #8]
}
 800742a:	e21b      	b.n	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	4413      	add	r3, r2
 8007434:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800743e:	2b80      	cmp	r3, #128	; 0x80
 8007440:	d174      	bne.n	800752c <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d121      	bne.n	800748e <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	212c      	movs	r1, #44	; 0x2c
 8007450:	fb01 f303 	mul.w	r3, r1, r3
 8007454:	4413      	add	r3, r2
 8007456:	3361      	adds	r3, #97	; 0x61
 8007458:	2206      	movs	r2, #6
 800745a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	015a      	lsls	r2, r3, #5
 8007460:	69bb      	ldr	r3, [r7, #24]
 8007462:	4413      	add	r3, r2
 8007464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	0151      	lsls	r1, r2, #5
 800746e:	69ba      	ldr	r2, [r7, #24]
 8007470:	440a      	add	r2, r1
 8007472:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007476:	f043 0302 	orr.w	r3, r3, #2
 800747a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	697a      	ldr	r2, [r7, #20]
 8007482:	b2d2      	uxtb	r2, r2
 8007484:	4611      	mov	r1, r2
 8007486:	4618      	mov	r0, r3
 8007488:	f002 fa15 	bl	80098b6 <USB_HC_Halt>
 800748c:	e044      	b.n	8007518 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	212c      	movs	r1, #44	; 0x2c
 8007494:	fb01 f303 	mul.w	r3, r1, r3
 8007498:	4413      	add	r3, r2
 800749a:	335c      	adds	r3, #92	; 0x5c
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	1c5a      	adds	r2, r3, #1
 80074a0:	6879      	ldr	r1, [r7, #4]
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	202c      	movs	r0, #44	; 0x2c
 80074a6:	fb00 f303 	mul.w	r3, r0, r3
 80074aa:	440b      	add	r3, r1
 80074ac:	335c      	adds	r3, #92	; 0x5c
 80074ae:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	212c      	movs	r1, #44	; 0x2c
 80074b6:	fb01 f303 	mul.w	r3, r1, r3
 80074ba:	4413      	add	r3, r2
 80074bc:	335c      	adds	r3, #92	; 0x5c
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2b02      	cmp	r3, #2
 80074c2:	d920      	bls.n	8007506 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	212c      	movs	r1, #44	; 0x2c
 80074ca:	fb01 f303 	mul.w	r3, r1, r3
 80074ce:	4413      	add	r3, r2
 80074d0:	335c      	adds	r3, #92	; 0x5c
 80074d2:	2200      	movs	r2, #0
 80074d4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	212c      	movs	r1, #44	; 0x2c
 80074dc:	fb01 f303 	mul.w	r3, r1, r3
 80074e0:	4413      	add	r3, r2
 80074e2:	3360      	adds	r3, #96	; 0x60
 80074e4:	2204      	movs	r2, #4
 80074e6:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	b2d9      	uxtb	r1, r3
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	202c      	movs	r0, #44	; 0x2c
 80074f2:	fb00 f303 	mul.w	r3, r0, r3
 80074f6:	4413      	add	r3, r2
 80074f8:	3360      	adds	r3, #96	; 0x60
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	461a      	mov	r2, r3
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f011 f898 	bl	8018634 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007504:	e008      	b.n	8007518 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	212c      	movs	r1, #44	; 0x2c
 800750c:	fb01 f303 	mul.w	r3, r1, r3
 8007510:	4413      	add	r3, r2
 8007512:	3360      	adds	r3, #96	; 0x60
 8007514:	2202      	movs	r2, #2
 8007516:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	015a      	lsls	r2, r3, #5
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	4413      	add	r3, r2
 8007520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007524:	461a      	mov	r2, r3
 8007526:	2380      	movs	r3, #128	; 0x80
 8007528:	6093      	str	r3, [r2, #8]
}
 800752a:	e19b      	b.n	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	015a      	lsls	r2, r3, #5
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	4413      	add	r3, r2
 8007534:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800753e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007542:	d134      	bne.n	80075ae <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	015a      	lsls	r2, r3, #5
 8007548:	69bb      	ldr	r3, [r7, #24]
 800754a:	4413      	add	r3, r2
 800754c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	697a      	ldr	r2, [r7, #20]
 8007554:	0151      	lsls	r1, r2, #5
 8007556:	69ba      	ldr	r2, [r7, #24]
 8007558:	440a      	add	r2, r1
 800755a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800755e:	f043 0302 	orr.w	r3, r3, #2
 8007562:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	697a      	ldr	r2, [r7, #20]
 800756a:	b2d2      	uxtb	r2, r2
 800756c:	4611      	mov	r1, r2
 800756e:	4618      	mov	r0, r3
 8007570:	f002 f9a1 	bl	80098b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	015a      	lsls	r2, r3, #5
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	4413      	add	r3, r2
 800757c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007580:	461a      	mov	r2, r3
 8007582:	2310      	movs	r3, #16
 8007584:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	015a      	lsls	r2, r3, #5
 800758a:	69bb      	ldr	r3, [r7, #24]
 800758c:	4413      	add	r3, r2
 800758e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007592:	461a      	mov	r2, r3
 8007594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007598:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	212c      	movs	r1, #44	; 0x2c
 80075a0:	fb01 f303 	mul.w	r3, r1, r3
 80075a4:	4413      	add	r3, r2
 80075a6:	3361      	adds	r3, #97	; 0x61
 80075a8:	2208      	movs	r2, #8
 80075aa:	701a      	strb	r2, [r3, #0]
}
 80075ac:	e15a      	b.n	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	015a      	lsls	r2, r3, #5
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	4413      	add	r3, r2
 80075b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f003 0302 	and.w	r3, r3, #2
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	f040 814f 	bne.w	8007864 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	015a      	lsls	r2, r3, #5
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	4413      	add	r3, r2
 80075ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	697a      	ldr	r2, [r7, #20]
 80075d6:	0151      	lsls	r1, r2, #5
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	440a      	add	r2, r1
 80075dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80075e0:	f023 0302 	bic.w	r3, r3, #2
 80075e4:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	212c      	movs	r1, #44	; 0x2c
 80075ec:	fb01 f303 	mul.w	r3, r1, r3
 80075f0:	4413      	add	r3, r2
 80075f2:	3361      	adds	r3, #97	; 0x61
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	d17d      	bne.n	80076f6 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80075fa:	687a      	ldr	r2, [r7, #4]
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	212c      	movs	r1, #44	; 0x2c
 8007600:	fb01 f303 	mul.w	r3, r1, r3
 8007604:	4413      	add	r3, r2
 8007606:	3360      	adds	r3, #96	; 0x60
 8007608:	2201      	movs	r2, #1
 800760a:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	212c      	movs	r1, #44	; 0x2c
 8007612:	fb01 f303 	mul.w	r3, r1, r3
 8007616:	4413      	add	r3, r2
 8007618:	333f      	adds	r3, #63	; 0x3f
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	2b02      	cmp	r3, #2
 800761e:	d00a      	beq.n	8007636 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	212c      	movs	r1, #44	; 0x2c
 8007626:	fb01 f303 	mul.w	r3, r1, r3
 800762a:	4413      	add	r3, r2
 800762c:	333f      	adds	r3, #63	; 0x3f
 800762e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8007630:	2b03      	cmp	r3, #3
 8007632:	f040 8100 	bne.w	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d113      	bne.n	8007666 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	212c      	movs	r1, #44	; 0x2c
 8007644:	fb01 f303 	mul.w	r3, r1, r3
 8007648:	4413      	add	r3, r2
 800764a:	3355      	adds	r3, #85	; 0x55
 800764c:	781b      	ldrb	r3, [r3, #0]
 800764e:	f083 0301 	eor.w	r3, r3, #1
 8007652:	b2d8      	uxtb	r0, r3
 8007654:	687a      	ldr	r2, [r7, #4]
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	212c      	movs	r1, #44	; 0x2c
 800765a:	fb01 f303 	mul.w	r3, r1, r3
 800765e:	4413      	add	r3, r2
 8007660:	3355      	adds	r3, #85	; 0x55
 8007662:	4602      	mov	r2, r0
 8007664:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	2b01      	cmp	r3, #1
 800766c:	f040 80e3 	bne.w	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	212c      	movs	r1, #44	; 0x2c
 8007676:	fb01 f303 	mul.w	r3, r1, r3
 800767a:	4413      	add	r3, r2
 800767c:	334c      	adds	r3, #76	; 0x4c
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	f000 80d8 	beq.w	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	212c      	movs	r1, #44	; 0x2c
 800768c:	fb01 f303 	mul.w	r3, r1, r3
 8007690:	4413      	add	r3, r2
 8007692:	334c      	adds	r3, #76	; 0x4c
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	6879      	ldr	r1, [r7, #4]
 8007698:	697a      	ldr	r2, [r7, #20]
 800769a:	202c      	movs	r0, #44	; 0x2c
 800769c:	fb00 f202 	mul.w	r2, r0, r2
 80076a0:	440a      	add	r2, r1
 80076a2:	3240      	adds	r2, #64	; 0x40
 80076a4:	8812      	ldrh	r2, [r2, #0]
 80076a6:	4413      	add	r3, r2
 80076a8:	3b01      	subs	r3, #1
 80076aa:	6879      	ldr	r1, [r7, #4]
 80076ac:	697a      	ldr	r2, [r7, #20]
 80076ae:	202c      	movs	r0, #44	; 0x2c
 80076b0:	fb00 f202 	mul.w	r2, r0, r2
 80076b4:	440a      	add	r2, r1
 80076b6:	3240      	adds	r2, #64	; 0x40
 80076b8:	8812      	ldrh	r2, [r2, #0]
 80076ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80076be:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	f000 80b5 	beq.w	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	212c      	movs	r1, #44	; 0x2c
 80076d2:	fb01 f303 	mul.w	r3, r1, r3
 80076d6:	4413      	add	r3, r2
 80076d8:	3355      	adds	r3, #85	; 0x55
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	f083 0301 	eor.w	r3, r3, #1
 80076e0:	b2d8      	uxtb	r0, r3
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	212c      	movs	r1, #44	; 0x2c
 80076e8:	fb01 f303 	mul.w	r3, r1, r3
 80076ec:	4413      	add	r3, r2
 80076ee:	3355      	adds	r3, #85	; 0x55
 80076f0:	4602      	mov	r2, r0
 80076f2:	701a      	strb	r2, [r3, #0]
 80076f4:	e09f      	b.n	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80076f6:	687a      	ldr	r2, [r7, #4]
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	212c      	movs	r1, #44	; 0x2c
 80076fc:	fb01 f303 	mul.w	r3, r1, r3
 8007700:	4413      	add	r3, r2
 8007702:	3361      	adds	r3, #97	; 0x61
 8007704:	781b      	ldrb	r3, [r3, #0]
 8007706:	2b03      	cmp	r3, #3
 8007708:	d109      	bne.n	800771e <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	212c      	movs	r1, #44	; 0x2c
 8007710:	fb01 f303 	mul.w	r3, r1, r3
 8007714:	4413      	add	r3, r2
 8007716:	3360      	adds	r3, #96	; 0x60
 8007718:	2202      	movs	r2, #2
 800771a:	701a      	strb	r2, [r3, #0]
 800771c:	e08b      	b.n	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	212c      	movs	r1, #44	; 0x2c
 8007724:	fb01 f303 	mul.w	r3, r1, r3
 8007728:	4413      	add	r3, r2
 800772a:	3361      	adds	r3, #97	; 0x61
 800772c:	781b      	ldrb	r3, [r3, #0]
 800772e:	2b04      	cmp	r3, #4
 8007730:	d109      	bne.n	8007746 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	212c      	movs	r1, #44	; 0x2c
 8007738:	fb01 f303 	mul.w	r3, r1, r3
 800773c:	4413      	add	r3, r2
 800773e:	3360      	adds	r3, #96	; 0x60
 8007740:	2202      	movs	r2, #2
 8007742:	701a      	strb	r2, [r3, #0]
 8007744:	e077      	b.n	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	212c      	movs	r1, #44	; 0x2c
 800774c:	fb01 f303 	mul.w	r3, r1, r3
 8007750:	4413      	add	r3, r2
 8007752:	3361      	adds	r3, #97	; 0x61
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	2b05      	cmp	r3, #5
 8007758:	d109      	bne.n	800776e <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	212c      	movs	r1, #44	; 0x2c
 8007760:	fb01 f303 	mul.w	r3, r1, r3
 8007764:	4413      	add	r3, r2
 8007766:	3360      	adds	r3, #96	; 0x60
 8007768:	2205      	movs	r2, #5
 800776a:	701a      	strb	r2, [r3, #0]
 800776c:	e063      	b.n	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	212c      	movs	r1, #44	; 0x2c
 8007774:	fb01 f303 	mul.w	r3, r1, r3
 8007778:	4413      	add	r3, r2
 800777a:	3361      	adds	r3, #97	; 0x61
 800777c:	781b      	ldrb	r3, [r3, #0]
 800777e:	2b06      	cmp	r3, #6
 8007780:	d009      	beq.n	8007796 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	212c      	movs	r1, #44	; 0x2c
 8007788:	fb01 f303 	mul.w	r3, r1, r3
 800778c:	4413      	add	r3, r2
 800778e:	3361      	adds	r3, #97	; 0x61
 8007790:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007792:	2b08      	cmp	r3, #8
 8007794:	d14f      	bne.n	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	212c      	movs	r1, #44	; 0x2c
 800779c:	fb01 f303 	mul.w	r3, r1, r3
 80077a0:	4413      	add	r3, r2
 80077a2:	335c      	adds	r3, #92	; 0x5c
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	1c5a      	adds	r2, r3, #1
 80077a8:	6879      	ldr	r1, [r7, #4]
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	202c      	movs	r0, #44	; 0x2c
 80077ae:	fb00 f303 	mul.w	r3, r0, r3
 80077b2:	440b      	add	r3, r1
 80077b4:	335c      	adds	r3, #92	; 0x5c
 80077b6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	212c      	movs	r1, #44	; 0x2c
 80077be:	fb01 f303 	mul.w	r3, r1, r3
 80077c2:	4413      	add	r3, r2
 80077c4:	335c      	adds	r3, #92	; 0x5c
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2b02      	cmp	r3, #2
 80077ca:	d912      	bls.n	80077f2 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	212c      	movs	r1, #44	; 0x2c
 80077d2:	fb01 f303 	mul.w	r3, r1, r3
 80077d6:	4413      	add	r3, r2
 80077d8:	335c      	adds	r3, #92	; 0x5c
 80077da:	2200      	movs	r2, #0
 80077dc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	212c      	movs	r1, #44	; 0x2c
 80077e4:	fb01 f303 	mul.w	r3, r1, r3
 80077e8:	4413      	add	r3, r2
 80077ea:	3360      	adds	r3, #96	; 0x60
 80077ec:	2204      	movs	r2, #4
 80077ee:	701a      	strb	r2, [r3, #0]
 80077f0:	e021      	b.n	8007836 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80077f2:	687a      	ldr	r2, [r7, #4]
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	212c      	movs	r1, #44	; 0x2c
 80077f8:	fb01 f303 	mul.w	r3, r1, r3
 80077fc:	4413      	add	r3, r2
 80077fe:	3360      	adds	r3, #96	; 0x60
 8007800:	2202      	movs	r2, #2
 8007802:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	015a      	lsls	r2, r3, #5
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	4413      	add	r3, r2
 800780c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800781a:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007822:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	015a      	lsls	r2, r3, #5
 8007828:	69bb      	ldr	r3, [r7, #24]
 800782a:	4413      	add	r3, r2
 800782c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007830:	461a      	mov	r2, r3
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	015a      	lsls	r2, r3, #5
 800783a:	69bb      	ldr	r3, [r7, #24]
 800783c:	4413      	add	r3, r2
 800783e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007842:	461a      	mov	r2, r3
 8007844:	2302      	movs	r3, #2
 8007846:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	b2d9      	uxtb	r1, r3
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	202c      	movs	r0, #44	; 0x2c
 8007852:	fb00 f303 	mul.w	r3, r0, r3
 8007856:	4413      	add	r3, r2
 8007858:	3360      	adds	r3, #96	; 0x60
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	461a      	mov	r2, r3
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f010 fee8 	bl	8018634 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007864:	bf00      	nop
 8007866:	3720      	adds	r7, #32
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b08a      	sub	sp, #40	; 0x28
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800787a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	6a1b      	ldr	r3, [r3, #32]
 8007884:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	f003 030f 	and.w	r3, r3, #15
 800788c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	0c5b      	lsrs	r3, r3, #17
 8007892:	f003 030f 	and.w	r3, r3, #15
 8007896:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	091b      	lsrs	r3, r3, #4
 800789c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80078a0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d004      	beq.n	80078b2 <HCD_RXQLVL_IRQHandler+0x46>
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	2b05      	cmp	r3, #5
 80078ac:	f000 80a9 	beq.w	8007a02 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80078b0:	e0aa      	b.n	8007a08 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	f000 80a6 	beq.w	8007a06 <HCD_RXQLVL_IRQHandler+0x19a>
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	69bb      	ldr	r3, [r7, #24]
 80078be:	212c      	movs	r1, #44	; 0x2c
 80078c0:	fb01 f303 	mul.w	r3, r1, r3
 80078c4:	4413      	add	r3, r2
 80078c6:	3344      	adds	r3, #68	; 0x44
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	f000 809b 	beq.w	8007a06 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	212c      	movs	r1, #44	; 0x2c
 80078d6:	fb01 f303 	mul.w	r3, r1, r3
 80078da:	4413      	add	r3, r2
 80078dc:	3350      	adds	r3, #80	; 0x50
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	441a      	add	r2, r3
 80078e4:	6879      	ldr	r1, [r7, #4]
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	202c      	movs	r0, #44	; 0x2c
 80078ea:	fb00 f303 	mul.w	r3, r0, r3
 80078ee:	440b      	add	r3, r1
 80078f0:	334c      	adds	r3, #76	; 0x4c
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d87a      	bhi.n	80079ee <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6818      	ldr	r0, [r3, #0]
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	212c      	movs	r1, #44	; 0x2c
 8007902:	fb01 f303 	mul.w	r3, r1, r3
 8007906:	4413      	add	r3, r2
 8007908:	3344      	adds	r3, #68	; 0x44
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	b292      	uxth	r2, r2
 8007910:	4619      	mov	r1, r3
 8007912:	f001 fb49 	bl	8008fa8 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	69bb      	ldr	r3, [r7, #24]
 800791a:	212c      	movs	r1, #44	; 0x2c
 800791c:	fb01 f303 	mul.w	r3, r1, r3
 8007920:	4413      	add	r3, r2
 8007922:	3344      	adds	r3, #68	; 0x44
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	441a      	add	r2, r3
 800792a:	6879      	ldr	r1, [r7, #4]
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	202c      	movs	r0, #44	; 0x2c
 8007930:	fb00 f303 	mul.w	r3, r0, r3
 8007934:	440b      	add	r3, r1
 8007936:	3344      	adds	r3, #68	; 0x44
 8007938:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800793a:	687a      	ldr	r2, [r7, #4]
 800793c:	69bb      	ldr	r3, [r7, #24]
 800793e:	212c      	movs	r1, #44	; 0x2c
 8007940:	fb01 f303 	mul.w	r3, r1, r3
 8007944:	4413      	add	r3, r2
 8007946:	3350      	adds	r3, #80	; 0x50
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	441a      	add	r2, r3
 800794e:	6879      	ldr	r1, [r7, #4]
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	202c      	movs	r0, #44	; 0x2c
 8007954:	fb00 f303 	mul.w	r3, r0, r3
 8007958:	440b      	add	r3, r1
 800795a:	3350      	adds	r3, #80	; 0x50
 800795c:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	015a      	lsls	r2, r3, #5
 8007962:	6a3b      	ldr	r3, [r7, #32]
 8007964:	4413      	add	r3, r2
 8007966:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800796a:	691b      	ldr	r3, [r3, #16]
 800796c:	0cdb      	lsrs	r3, r3, #19
 800796e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007972:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	69bb      	ldr	r3, [r7, #24]
 8007978:	212c      	movs	r1, #44	; 0x2c
 800797a:	fb01 f303 	mul.w	r3, r1, r3
 800797e:	4413      	add	r3, r2
 8007980:	3340      	adds	r3, #64	; 0x40
 8007982:	881b      	ldrh	r3, [r3, #0]
 8007984:	461a      	mov	r2, r3
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	4293      	cmp	r3, r2
 800798a:	d13c      	bne.n	8007a06 <HCD_RXQLVL_IRQHandler+0x19a>
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d039      	beq.n	8007a06 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	015a      	lsls	r2, r3, #5
 8007996:	6a3b      	ldr	r3, [r7, #32]
 8007998:	4413      	add	r3, r2
 800799a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80079a8:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80079b0:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	015a      	lsls	r2, r3, #5
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	4413      	add	r3, r2
 80079ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079be:	461a      	mov	r2, r3
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80079c4:	687a      	ldr	r2, [r7, #4]
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	212c      	movs	r1, #44	; 0x2c
 80079ca:	fb01 f303 	mul.w	r3, r1, r3
 80079ce:	4413      	add	r3, r2
 80079d0:	3354      	adds	r3, #84	; 0x54
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	f083 0301 	eor.w	r3, r3, #1
 80079d8:	b2d8      	uxtb	r0, r3
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	69bb      	ldr	r3, [r7, #24]
 80079de:	212c      	movs	r1, #44	; 0x2c
 80079e0:	fb01 f303 	mul.w	r3, r1, r3
 80079e4:	4413      	add	r3, r2
 80079e6:	3354      	adds	r3, #84	; 0x54
 80079e8:	4602      	mov	r2, r0
 80079ea:	701a      	strb	r2, [r3, #0]
      break;
 80079ec:	e00b      	b.n	8007a06 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	212c      	movs	r1, #44	; 0x2c
 80079f4:	fb01 f303 	mul.w	r3, r1, r3
 80079f8:	4413      	add	r3, r2
 80079fa:	3360      	adds	r3, #96	; 0x60
 80079fc:	2204      	movs	r2, #4
 80079fe:	701a      	strb	r2, [r3, #0]
      break;
 8007a00:	e001      	b.n	8007a06 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8007a02:	bf00      	nop
 8007a04:	e000      	b.n	8007a08 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8007a06:	bf00      	nop
  }
}
 8007a08:	bf00      	nop
 8007a0a:	3728      	adds	r7, #40	; 0x28
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b086      	sub	sp, #24
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007a3c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f003 0302 	and.w	r3, r3, #2
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d10b      	bne.n	8007a60 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f003 0301 	and.w	r3, r3, #1
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d102      	bne.n	8007a58 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f010 fdd2 	bl	80185fc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	f043 0302 	orr.w	r3, r3, #2
 8007a5e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f003 0308 	and.w	r3, r3, #8
 8007a66:	2b08      	cmp	r3, #8
 8007a68:	d132      	bne.n	8007ad0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	f043 0308 	orr.w	r3, r3, #8
 8007a70:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f003 0304 	and.w	r3, r3, #4
 8007a78:	2b04      	cmp	r3, #4
 8007a7a:	d126      	bne.n	8007aca <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	699b      	ldr	r3, [r3, #24]
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	d113      	bne.n	8007aac <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8007a8a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007a8e:	d106      	bne.n	8007a9e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2102      	movs	r1, #2
 8007a96:	4618      	mov	r0, r3
 8007a98:	f001 fbe6 	bl	8009268 <USB_InitFSLSPClkSel>
 8007a9c:	e011      	b.n	8007ac2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	2101      	movs	r1, #1
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f001 fbdf 	bl	8009268 <USB_InitFSLSPClkSel>
 8007aaa:	e00a      	b.n	8007ac2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d106      	bne.n	8007ac2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007aba:	461a      	mov	r2, r3
 8007abc:	f64e 2360 	movw	r3, #60000	; 0xea60
 8007ac0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f010 fdc4 	bl	8018650 <HAL_HCD_PortEnabled_Callback>
 8007ac8:	e002      	b.n	8007ad0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f010 fdce 	bl	801866c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f003 0320 	and.w	r3, r3, #32
 8007ad6:	2b20      	cmp	r3, #32
 8007ad8:	d103      	bne.n	8007ae2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	f043 0320 	orr.w	r3, r3, #32
 8007ae0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007ae8:	461a      	mov	r2, r3
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	6013      	str	r3, [r2, #0]
}
 8007aee:	bf00      	nop
 8007af0:	3718      	adds	r7, #24
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
	...

08007af8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b086      	sub	sp, #24
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d101      	bne.n	8007b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e264      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f003 0301 	and.w	r3, r3, #1
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d075      	beq.n	8007c02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007b16:	4ba3      	ldr	r3, [pc, #652]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	f003 030c 	and.w	r3, r3, #12
 8007b1e:	2b04      	cmp	r3, #4
 8007b20:	d00c      	beq.n	8007b3c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b22:	4ba0      	ldr	r3, [pc, #640]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007b2a:	2b08      	cmp	r3, #8
 8007b2c:	d112      	bne.n	8007b54 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b2e:	4b9d      	ldr	r3, [pc, #628]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b3a:	d10b      	bne.n	8007b54 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b3c:	4b99      	ldr	r3, [pc, #612]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d05b      	beq.n	8007c00 <HAL_RCC_OscConfig+0x108>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d157      	bne.n	8007c00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e23f      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b5c:	d106      	bne.n	8007b6c <HAL_RCC_OscConfig+0x74>
 8007b5e:	4b91      	ldr	r3, [pc, #580]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a90      	ldr	r2, [pc, #576]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b68:	6013      	str	r3, [r2, #0]
 8007b6a:	e01d      	b.n	8007ba8 <HAL_RCC_OscConfig+0xb0>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b74:	d10c      	bne.n	8007b90 <HAL_RCC_OscConfig+0x98>
 8007b76:	4b8b      	ldr	r3, [pc, #556]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a8a      	ldr	r2, [pc, #552]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b80:	6013      	str	r3, [r2, #0]
 8007b82:	4b88      	ldr	r3, [pc, #544]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a87      	ldr	r2, [pc, #540]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b8c:	6013      	str	r3, [r2, #0]
 8007b8e:	e00b      	b.n	8007ba8 <HAL_RCC_OscConfig+0xb0>
 8007b90:	4b84      	ldr	r3, [pc, #528]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a83      	ldr	r2, [pc, #524]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b9a:	6013      	str	r3, [r2, #0]
 8007b9c:	4b81      	ldr	r3, [pc, #516]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a80      	ldr	r2, [pc, #512]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007ba2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d013      	beq.n	8007bd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bb0:	f7fa fd80 	bl	80026b4 <HAL_GetTick>
 8007bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bb6:	e008      	b.n	8007bca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007bb8:	f7fa fd7c 	bl	80026b4 <HAL_GetTick>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	1ad3      	subs	r3, r2, r3
 8007bc2:	2b64      	cmp	r3, #100	; 0x64
 8007bc4:	d901      	bls.n	8007bca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	e204      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bca:	4b76      	ldr	r3, [pc, #472]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d0f0      	beq.n	8007bb8 <HAL_RCC_OscConfig+0xc0>
 8007bd6:	e014      	b.n	8007c02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bd8:	f7fa fd6c 	bl	80026b4 <HAL_GetTick>
 8007bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bde:	e008      	b.n	8007bf2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007be0:	f7fa fd68 	bl	80026b4 <HAL_GetTick>
 8007be4:	4602      	mov	r2, r0
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	1ad3      	subs	r3, r2, r3
 8007bea:	2b64      	cmp	r3, #100	; 0x64
 8007bec:	d901      	bls.n	8007bf2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e1f0      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bf2:	4b6c      	ldr	r3, [pc, #432]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d1f0      	bne.n	8007be0 <HAL_RCC_OscConfig+0xe8>
 8007bfe:	e000      	b.n	8007c02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 0302 	and.w	r3, r3, #2
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d063      	beq.n	8007cd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007c0e:	4b65      	ldr	r3, [pc, #404]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	f003 030c 	and.w	r3, r3, #12
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00b      	beq.n	8007c32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c1a:	4b62      	ldr	r3, [pc, #392]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007c22:	2b08      	cmp	r3, #8
 8007c24:	d11c      	bne.n	8007c60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c26:	4b5f      	ldr	r3, [pc, #380]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d116      	bne.n	8007c60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c32:	4b5c      	ldr	r3, [pc, #368]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d005      	beq.n	8007c4a <HAL_RCC_OscConfig+0x152>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	68db      	ldr	r3, [r3, #12]
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d001      	beq.n	8007c4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e1c4      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c4a:	4b56      	ldr	r3, [pc, #344]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	00db      	lsls	r3, r3, #3
 8007c58:	4952      	ldr	r1, [pc, #328]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c5e:	e03a      	b.n	8007cd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d020      	beq.n	8007caa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c68:	4b4f      	ldr	r3, [pc, #316]	; (8007da8 <HAL_RCC_OscConfig+0x2b0>)
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c6e:	f7fa fd21 	bl	80026b4 <HAL_GetTick>
 8007c72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c74:	e008      	b.n	8007c88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c76:	f7fa fd1d 	bl	80026b4 <HAL_GetTick>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	2b02      	cmp	r3, #2
 8007c82:	d901      	bls.n	8007c88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007c84:	2303      	movs	r3, #3
 8007c86:	e1a5      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c88:	4b46      	ldr	r3, [pc, #280]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f003 0302 	and.w	r3, r3, #2
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d0f0      	beq.n	8007c76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c94:	4b43      	ldr	r3, [pc, #268]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	691b      	ldr	r3, [r3, #16]
 8007ca0:	00db      	lsls	r3, r3, #3
 8007ca2:	4940      	ldr	r1, [pc, #256]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	600b      	str	r3, [r1, #0]
 8007ca8:	e015      	b.n	8007cd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007caa:	4b3f      	ldr	r3, [pc, #252]	; (8007da8 <HAL_RCC_OscConfig+0x2b0>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb0:	f7fa fd00 	bl	80026b4 <HAL_GetTick>
 8007cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cb6:	e008      	b.n	8007cca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007cb8:	f7fa fcfc 	bl	80026b4 <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d901      	bls.n	8007cca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	e184      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cca:	4b36      	ldr	r3, [pc, #216]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f003 0302 	and.w	r3, r3, #2
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1f0      	bne.n	8007cb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f003 0308 	and.w	r3, r3, #8
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d030      	beq.n	8007d44 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	695b      	ldr	r3, [r3, #20]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d016      	beq.n	8007d18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cea:	4b30      	ldr	r3, [pc, #192]	; (8007dac <HAL_RCC_OscConfig+0x2b4>)
 8007cec:	2201      	movs	r2, #1
 8007cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cf0:	f7fa fce0 	bl	80026b4 <HAL_GetTick>
 8007cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cf6:	e008      	b.n	8007d0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007cf8:	f7fa fcdc 	bl	80026b4 <HAL_GetTick>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	2b02      	cmp	r3, #2
 8007d04:	d901      	bls.n	8007d0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007d06:	2303      	movs	r3, #3
 8007d08:	e164      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d0a:	4b26      	ldr	r3, [pc, #152]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d0e:	f003 0302 	and.w	r3, r3, #2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d0f0      	beq.n	8007cf8 <HAL_RCC_OscConfig+0x200>
 8007d16:	e015      	b.n	8007d44 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d18:	4b24      	ldr	r3, [pc, #144]	; (8007dac <HAL_RCC_OscConfig+0x2b4>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d1e:	f7fa fcc9 	bl	80026b4 <HAL_GetTick>
 8007d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d24:	e008      	b.n	8007d38 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d26:	f7fa fcc5 	bl	80026b4 <HAL_GetTick>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	1ad3      	subs	r3, r2, r3
 8007d30:	2b02      	cmp	r3, #2
 8007d32:	d901      	bls.n	8007d38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007d34:	2303      	movs	r3, #3
 8007d36:	e14d      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d38:	4b1a      	ldr	r3, [pc, #104]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d3c:	f003 0302 	and.w	r3, r3, #2
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d1f0      	bne.n	8007d26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 0304 	and.w	r3, r3, #4
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f000 80a0 	beq.w	8007e92 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d52:	2300      	movs	r3, #0
 8007d54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d56:	4b13      	ldr	r3, [pc, #76]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10f      	bne.n	8007d82 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d62:	2300      	movs	r3, #0
 8007d64:	60bb      	str	r3, [r7, #8]
 8007d66:	4b0f      	ldr	r3, [pc, #60]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6a:	4a0e      	ldr	r2, [pc, #56]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d70:	6413      	str	r3, [r2, #64]	; 0x40
 8007d72:	4b0c      	ldr	r3, [pc, #48]	; (8007da4 <HAL_RCC_OscConfig+0x2ac>)
 8007d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d7a:	60bb      	str	r3, [r7, #8]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d82:	4b0b      	ldr	r3, [pc, #44]	; (8007db0 <HAL_RCC_OscConfig+0x2b8>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d121      	bne.n	8007dd2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d8e:	4b08      	ldr	r3, [pc, #32]	; (8007db0 <HAL_RCC_OscConfig+0x2b8>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a07      	ldr	r2, [pc, #28]	; (8007db0 <HAL_RCC_OscConfig+0x2b8>)
 8007d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d9a:	f7fa fc8b 	bl	80026b4 <HAL_GetTick>
 8007d9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007da0:	e011      	b.n	8007dc6 <HAL_RCC_OscConfig+0x2ce>
 8007da2:	bf00      	nop
 8007da4:	40023800 	.word	0x40023800
 8007da8:	42470000 	.word	0x42470000
 8007dac:	42470e80 	.word	0x42470e80
 8007db0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007db4:	f7fa fc7e 	bl	80026b4 <HAL_GetTick>
 8007db8:	4602      	mov	r2, r0
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	1ad3      	subs	r3, r2, r3
 8007dbe:	2b02      	cmp	r3, #2
 8007dc0:	d901      	bls.n	8007dc6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007dc2:	2303      	movs	r3, #3
 8007dc4:	e106      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dc6:	4b85      	ldr	r3, [pc, #532]	; (8007fdc <HAL_RCC_OscConfig+0x4e4>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d0f0      	beq.n	8007db4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d106      	bne.n	8007de8 <HAL_RCC_OscConfig+0x2f0>
 8007dda:	4b81      	ldr	r3, [pc, #516]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dde:	4a80      	ldr	r2, [pc, #512]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007de0:	f043 0301 	orr.w	r3, r3, #1
 8007de4:	6713      	str	r3, [r2, #112]	; 0x70
 8007de6:	e01c      	b.n	8007e22 <HAL_RCC_OscConfig+0x32a>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	2b05      	cmp	r3, #5
 8007dee:	d10c      	bne.n	8007e0a <HAL_RCC_OscConfig+0x312>
 8007df0:	4b7b      	ldr	r3, [pc, #492]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007df4:	4a7a      	ldr	r2, [pc, #488]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007df6:	f043 0304 	orr.w	r3, r3, #4
 8007dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8007dfc:	4b78      	ldr	r3, [pc, #480]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e00:	4a77      	ldr	r2, [pc, #476]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e02:	f043 0301 	orr.w	r3, r3, #1
 8007e06:	6713      	str	r3, [r2, #112]	; 0x70
 8007e08:	e00b      	b.n	8007e22 <HAL_RCC_OscConfig+0x32a>
 8007e0a:	4b75      	ldr	r3, [pc, #468]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e0e:	4a74      	ldr	r2, [pc, #464]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e10:	f023 0301 	bic.w	r3, r3, #1
 8007e14:	6713      	str	r3, [r2, #112]	; 0x70
 8007e16:	4b72      	ldr	r3, [pc, #456]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e1a:	4a71      	ldr	r2, [pc, #452]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e1c:	f023 0304 	bic.w	r3, r3, #4
 8007e20:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d015      	beq.n	8007e56 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e2a:	f7fa fc43 	bl	80026b4 <HAL_GetTick>
 8007e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e30:	e00a      	b.n	8007e48 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e32:	f7fa fc3f 	bl	80026b4 <HAL_GetTick>
 8007e36:	4602      	mov	r2, r0
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	1ad3      	subs	r3, r2, r3
 8007e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d901      	bls.n	8007e48 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e0c5      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e48:	4b65      	ldr	r3, [pc, #404]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e4c:	f003 0302 	and.w	r3, r3, #2
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d0ee      	beq.n	8007e32 <HAL_RCC_OscConfig+0x33a>
 8007e54:	e014      	b.n	8007e80 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e56:	f7fa fc2d 	bl	80026b4 <HAL_GetTick>
 8007e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e5c:	e00a      	b.n	8007e74 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e5e:	f7fa fc29 	bl	80026b4 <HAL_GetTick>
 8007e62:	4602      	mov	r2, r0
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	1ad3      	subs	r3, r2, r3
 8007e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d901      	bls.n	8007e74 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007e70:	2303      	movs	r3, #3
 8007e72:	e0af      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e74:	4b5a      	ldr	r3, [pc, #360]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d1ee      	bne.n	8007e5e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e80:	7dfb      	ldrb	r3, [r7, #23]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d105      	bne.n	8007e92 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e86:	4b56      	ldr	r3, [pc, #344]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8a:	4a55      	ldr	r2, [pc, #340]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e90:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 809b 	beq.w	8007fd2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e9c:	4b50      	ldr	r3, [pc, #320]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f003 030c 	and.w	r3, r3, #12
 8007ea4:	2b08      	cmp	r3, #8
 8007ea6:	d05c      	beq.n	8007f62 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	699b      	ldr	r3, [r3, #24]
 8007eac:	2b02      	cmp	r3, #2
 8007eae:	d141      	bne.n	8007f34 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007eb0:	4b4c      	ldr	r3, [pc, #304]	; (8007fe4 <HAL_RCC_OscConfig+0x4ec>)
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eb6:	f7fa fbfd 	bl	80026b4 <HAL_GetTick>
 8007eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ebc:	e008      	b.n	8007ed0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ebe:	f7fa fbf9 	bl	80026b4 <HAL_GetTick>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	1ad3      	subs	r3, r2, r3
 8007ec8:	2b02      	cmp	r3, #2
 8007eca:	d901      	bls.n	8007ed0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007ecc:	2303      	movs	r3, #3
 8007ece:	e081      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ed0:	4b43      	ldr	r3, [pc, #268]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d1f0      	bne.n	8007ebe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	69da      	ldr	r2, [r3, #28]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6a1b      	ldr	r3, [r3, #32]
 8007ee4:	431a      	orrs	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eea:	019b      	lsls	r3, r3, #6
 8007eec:	431a      	orrs	r2, r3
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef2:	085b      	lsrs	r3, r3, #1
 8007ef4:	3b01      	subs	r3, #1
 8007ef6:	041b      	lsls	r3, r3, #16
 8007ef8:	431a      	orrs	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007efe:	061b      	lsls	r3, r3, #24
 8007f00:	4937      	ldr	r1, [pc, #220]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007f02:	4313      	orrs	r3, r2
 8007f04:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f06:	4b37      	ldr	r3, [pc, #220]	; (8007fe4 <HAL_RCC_OscConfig+0x4ec>)
 8007f08:	2201      	movs	r2, #1
 8007f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f0c:	f7fa fbd2 	bl	80026b4 <HAL_GetTick>
 8007f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f12:	e008      	b.n	8007f26 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f14:	f7fa fbce 	bl	80026b4 <HAL_GetTick>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	1ad3      	subs	r3, r2, r3
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d901      	bls.n	8007f26 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e056      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f26:	4b2e      	ldr	r3, [pc, #184]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d0f0      	beq.n	8007f14 <HAL_RCC_OscConfig+0x41c>
 8007f32:	e04e      	b.n	8007fd2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f34:	4b2b      	ldr	r3, [pc, #172]	; (8007fe4 <HAL_RCC_OscConfig+0x4ec>)
 8007f36:	2200      	movs	r2, #0
 8007f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f3a:	f7fa fbbb 	bl	80026b4 <HAL_GetTick>
 8007f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f40:	e008      	b.n	8007f54 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f42:	f7fa fbb7 	bl	80026b4 <HAL_GetTick>
 8007f46:	4602      	mov	r2, r0
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	1ad3      	subs	r3, r2, r3
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d901      	bls.n	8007f54 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e03f      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f54:	4b22      	ldr	r3, [pc, #136]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1f0      	bne.n	8007f42 <HAL_RCC_OscConfig+0x44a>
 8007f60:	e037      	b.n	8007fd2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d101      	bne.n	8007f6e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e032      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007f6e:	4b1c      	ldr	r3, [pc, #112]	; (8007fe0 <HAL_RCC_OscConfig+0x4e8>)
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	699b      	ldr	r3, [r3, #24]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d028      	beq.n	8007fce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f86:	429a      	cmp	r2, r3
 8007f88:	d121      	bne.n	8007fce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d11a      	bne.n	8007fce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f98:	68fa      	ldr	r2, [r7, #12]
 8007f9a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007fa4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d111      	bne.n	8007fce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fb4:	085b      	lsrs	r3, r3, #1
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d107      	bne.n	8007fce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fc8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d001      	beq.n	8007fd2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e000      	b.n	8007fd4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3718      	adds	r7, #24
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	40007000 	.word	0x40007000
 8007fe0:	40023800 	.word	0x40023800
 8007fe4:	42470060 	.word	0x42470060

08007fe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d101      	bne.n	8007ffc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e0cc      	b.n	8008196 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ffc:	4b68      	ldr	r3, [pc, #416]	; (80081a0 <HAL_RCC_ClockConfig+0x1b8>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 0307 	and.w	r3, r3, #7
 8008004:	683a      	ldr	r2, [r7, #0]
 8008006:	429a      	cmp	r2, r3
 8008008:	d90c      	bls.n	8008024 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800800a:	4b65      	ldr	r3, [pc, #404]	; (80081a0 <HAL_RCC_ClockConfig+0x1b8>)
 800800c:	683a      	ldr	r2, [r7, #0]
 800800e:	b2d2      	uxtb	r2, r2
 8008010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008012:	4b63      	ldr	r3, [pc, #396]	; (80081a0 <HAL_RCC_ClockConfig+0x1b8>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0307 	and.w	r3, r3, #7
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	429a      	cmp	r2, r3
 800801e:	d001      	beq.n	8008024 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e0b8      	b.n	8008196 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 0302 	and.w	r3, r3, #2
 800802c:	2b00      	cmp	r3, #0
 800802e:	d020      	beq.n	8008072 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f003 0304 	and.w	r3, r3, #4
 8008038:	2b00      	cmp	r3, #0
 800803a:	d005      	beq.n	8008048 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800803c:	4b59      	ldr	r3, [pc, #356]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	4a58      	ldr	r2, [pc, #352]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 8008042:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008046:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f003 0308 	and.w	r3, r3, #8
 8008050:	2b00      	cmp	r3, #0
 8008052:	d005      	beq.n	8008060 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008054:	4b53      	ldr	r3, [pc, #332]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	4a52      	ldr	r2, [pc, #328]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 800805a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800805e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008060:	4b50      	ldr	r3, [pc, #320]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	494d      	ldr	r1, [pc, #308]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 800806e:	4313      	orrs	r3, r2
 8008070:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0301 	and.w	r3, r3, #1
 800807a:	2b00      	cmp	r3, #0
 800807c:	d044      	beq.n	8008108 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	2b01      	cmp	r3, #1
 8008084:	d107      	bne.n	8008096 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008086:	4b47      	ldr	r3, [pc, #284]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800808e:	2b00      	cmp	r3, #0
 8008090:	d119      	bne.n	80080c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	e07f      	b.n	8008196 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	2b02      	cmp	r3, #2
 800809c:	d003      	beq.n	80080a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80080a2:	2b03      	cmp	r3, #3
 80080a4:	d107      	bne.n	80080b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080a6:	4b3f      	ldr	r3, [pc, #252]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d109      	bne.n	80080c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e06f      	b.n	8008196 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080b6:	4b3b      	ldr	r3, [pc, #236]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f003 0302 	and.w	r3, r3, #2
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d101      	bne.n	80080c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	e067      	b.n	8008196 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80080c6:	4b37      	ldr	r3, [pc, #220]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	f023 0203 	bic.w	r2, r3, #3
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	4934      	ldr	r1, [pc, #208]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 80080d4:	4313      	orrs	r3, r2
 80080d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80080d8:	f7fa faec 	bl	80026b4 <HAL_GetTick>
 80080dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080de:	e00a      	b.n	80080f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080e0:	f7fa fae8 	bl	80026b4 <HAL_GetTick>
 80080e4:	4602      	mov	r2, r0
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	1ad3      	subs	r3, r2, r3
 80080ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d901      	bls.n	80080f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e04f      	b.n	8008196 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080f6:	4b2b      	ldr	r3, [pc, #172]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 80080f8:	689b      	ldr	r3, [r3, #8]
 80080fa:	f003 020c 	and.w	r2, r3, #12
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	429a      	cmp	r2, r3
 8008106:	d1eb      	bne.n	80080e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008108:	4b25      	ldr	r3, [pc, #148]	; (80081a0 <HAL_RCC_ClockConfig+0x1b8>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f003 0307 	and.w	r3, r3, #7
 8008110:	683a      	ldr	r2, [r7, #0]
 8008112:	429a      	cmp	r2, r3
 8008114:	d20c      	bcs.n	8008130 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008116:	4b22      	ldr	r3, [pc, #136]	; (80081a0 <HAL_RCC_ClockConfig+0x1b8>)
 8008118:	683a      	ldr	r2, [r7, #0]
 800811a:	b2d2      	uxtb	r2, r2
 800811c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800811e:	4b20      	ldr	r3, [pc, #128]	; (80081a0 <HAL_RCC_ClockConfig+0x1b8>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f003 0307 	and.w	r3, r3, #7
 8008126:	683a      	ldr	r2, [r7, #0]
 8008128:	429a      	cmp	r2, r3
 800812a:	d001      	beq.n	8008130 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	e032      	b.n	8008196 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 0304 	and.w	r3, r3, #4
 8008138:	2b00      	cmp	r3, #0
 800813a:	d008      	beq.n	800814e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800813c:	4b19      	ldr	r3, [pc, #100]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	4916      	ldr	r1, [pc, #88]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 800814a:	4313      	orrs	r3, r2
 800814c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f003 0308 	and.w	r3, r3, #8
 8008156:	2b00      	cmp	r3, #0
 8008158:	d009      	beq.n	800816e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800815a:	4b12      	ldr	r3, [pc, #72]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	691b      	ldr	r3, [r3, #16]
 8008166:	00db      	lsls	r3, r3, #3
 8008168:	490e      	ldr	r1, [pc, #56]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 800816a:	4313      	orrs	r3, r2
 800816c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800816e:	f000 f889 	bl	8008284 <HAL_RCC_GetSysClockFreq>
 8008172:	4602      	mov	r2, r0
 8008174:	4b0b      	ldr	r3, [pc, #44]	; (80081a4 <HAL_RCC_ClockConfig+0x1bc>)
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	091b      	lsrs	r3, r3, #4
 800817a:	f003 030f 	and.w	r3, r3, #15
 800817e:	490a      	ldr	r1, [pc, #40]	; (80081a8 <HAL_RCC_ClockConfig+0x1c0>)
 8008180:	5ccb      	ldrb	r3, [r1, r3]
 8008182:	fa22 f303 	lsr.w	r3, r2, r3
 8008186:	4a09      	ldr	r2, [pc, #36]	; (80081ac <HAL_RCC_ClockConfig+0x1c4>)
 8008188:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800818a:	4b09      	ldr	r3, [pc, #36]	; (80081b0 <HAL_RCC_ClockConfig+0x1c8>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4618      	mov	r0, r3
 8008190:	f7fa fa4c 	bl	800262c <HAL_InitTick>

  return HAL_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3710      	adds	r7, #16
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	40023c00 	.word	0x40023c00
 80081a4:	40023800 	.word	0x40023800
 80081a8:	0801e8c0 	.word	0x0801e8c0
 80081ac:	20000004 	.word	0x20000004
 80081b0:	20000008 	.word	0x20000008

080081b4 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b08c      	sub	sp, #48	; 0x30
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	60b9      	str	r1, [r7, #8]
 80081be:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d129      	bne.n	800821a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80081c6:	2300      	movs	r3, #0
 80081c8:	61bb      	str	r3, [r7, #24]
 80081ca:	4b2b      	ldr	r3, [pc, #172]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 80081cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081ce:	4a2a      	ldr	r2, [pc, #168]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 80081d0:	f043 0301 	orr.w	r3, r3, #1
 80081d4:	6313      	str	r3, [r2, #48]	; 0x30
 80081d6:	4b28      	ldr	r3, [pc, #160]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 80081d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081da:	f003 0301 	and.w	r3, r3, #1
 80081de:	61bb      	str	r3, [r7, #24]
 80081e0:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80081e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80081e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081e8:	2302      	movs	r3, #2
 80081ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80081ec:	2303      	movs	r3, #3
 80081ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081f0:	2300      	movs	r3, #0
 80081f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80081f4:	2300      	movs	r3, #0
 80081f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80081f8:	f107 031c 	add.w	r3, r7, #28
 80081fc:	4619      	mov	r1, r3
 80081fe:	481f      	ldr	r0, [pc, #124]	; (800827c <HAL_RCC_MCOConfig+0xc8>)
 8008200:	f7fd fd3c 	bl	8005c7c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8008204:	4b1c      	ldr	r3, [pc, #112]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 800820c:	68b9      	ldr	r1, [r7, #8]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	430b      	orrs	r3, r1
 8008212:	4919      	ldr	r1, [pc, #100]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 8008214:	4313      	orrs	r3, r2
 8008216:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8008218:	e029      	b.n	800826e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 800821a:	2300      	movs	r3, #0
 800821c:	617b      	str	r3, [r7, #20]
 800821e:	4b16      	ldr	r3, [pc, #88]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 8008220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008222:	4a15      	ldr	r2, [pc, #84]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 8008224:	f043 0304 	orr.w	r3, r3, #4
 8008228:	6313      	str	r3, [r2, #48]	; 0x30
 800822a:	4b13      	ldr	r3, [pc, #76]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 800822c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800822e:	f003 0304 	and.w	r3, r3, #4
 8008232:	617b      	str	r3, [r7, #20]
 8008234:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008236:	f44f 7300 	mov.w	r3, #512	; 0x200
 800823a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800823c:	2302      	movs	r3, #2
 800823e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008240:	2303      	movs	r3, #3
 8008242:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008244:	2300      	movs	r3, #0
 8008246:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008248:	2300      	movs	r3, #0
 800824a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800824c:	f107 031c 	add.w	r3, r7, #28
 8008250:	4619      	mov	r1, r3
 8008252:	480b      	ldr	r0, [pc, #44]	; (8008280 <HAL_RCC_MCOConfig+0xcc>)
 8008254:	f7fd fd12 	bl	8005c7c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8008258:	4b07      	ldr	r3, [pc, #28]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	00d9      	lsls	r1, r3, #3
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	430b      	orrs	r3, r1
 8008268:	4903      	ldr	r1, [pc, #12]	; (8008278 <HAL_RCC_MCOConfig+0xc4>)
 800826a:	4313      	orrs	r3, r2
 800826c:	608b      	str	r3, [r1, #8]
}
 800826e:	bf00      	nop
 8008270:	3730      	adds	r7, #48	; 0x30
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}
 8008276:	bf00      	nop
 8008278:	40023800 	.word	0x40023800
 800827c:	40020000 	.word	0x40020000
 8008280:	40020800 	.word	0x40020800

08008284 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008284:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008288:	b084      	sub	sp, #16
 800828a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800828c:	2300      	movs	r3, #0
 800828e:	607b      	str	r3, [r7, #4]
 8008290:	2300      	movs	r3, #0
 8008292:	60fb      	str	r3, [r7, #12]
 8008294:	2300      	movs	r3, #0
 8008296:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008298:	2300      	movs	r3, #0
 800829a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800829c:	4b67      	ldr	r3, [pc, #412]	; (800843c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f003 030c 	and.w	r3, r3, #12
 80082a4:	2b08      	cmp	r3, #8
 80082a6:	d00d      	beq.n	80082c4 <HAL_RCC_GetSysClockFreq+0x40>
 80082a8:	2b08      	cmp	r3, #8
 80082aa:	f200 80bd 	bhi.w	8008428 <HAL_RCC_GetSysClockFreq+0x1a4>
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d002      	beq.n	80082b8 <HAL_RCC_GetSysClockFreq+0x34>
 80082b2:	2b04      	cmp	r3, #4
 80082b4:	d003      	beq.n	80082be <HAL_RCC_GetSysClockFreq+0x3a>
 80082b6:	e0b7      	b.n	8008428 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80082b8:	4b61      	ldr	r3, [pc, #388]	; (8008440 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80082ba:	60bb      	str	r3, [r7, #8]
       break;
 80082bc:	e0b7      	b.n	800842e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80082be:	4b61      	ldr	r3, [pc, #388]	; (8008444 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80082c0:	60bb      	str	r3, [r7, #8]
      break;
 80082c2:	e0b4      	b.n	800842e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80082c4:	4b5d      	ldr	r3, [pc, #372]	; (800843c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80082cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80082ce:	4b5b      	ldr	r3, [pc, #364]	; (800843c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d04d      	beq.n	8008376 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082da:	4b58      	ldr	r3, [pc, #352]	; (800843c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	099b      	lsrs	r3, r3, #6
 80082e0:	461a      	mov	r2, r3
 80082e2:	f04f 0300 	mov.w	r3, #0
 80082e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80082ea:	f04f 0100 	mov.w	r1, #0
 80082ee:	ea02 0800 	and.w	r8, r2, r0
 80082f2:	ea03 0901 	and.w	r9, r3, r1
 80082f6:	4640      	mov	r0, r8
 80082f8:	4649      	mov	r1, r9
 80082fa:	f04f 0200 	mov.w	r2, #0
 80082fe:	f04f 0300 	mov.w	r3, #0
 8008302:	014b      	lsls	r3, r1, #5
 8008304:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008308:	0142      	lsls	r2, r0, #5
 800830a:	4610      	mov	r0, r2
 800830c:	4619      	mov	r1, r3
 800830e:	ebb0 0008 	subs.w	r0, r0, r8
 8008312:	eb61 0109 	sbc.w	r1, r1, r9
 8008316:	f04f 0200 	mov.w	r2, #0
 800831a:	f04f 0300 	mov.w	r3, #0
 800831e:	018b      	lsls	r3, r1, #6
 8008320:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008324:	0182      	lsls	r2, r0, #6
 8008326:	1a12      	subs	r2, r2, r0
 8008328:	eb63 0301 	sbc.w	r3, r3, r1
 800832c:	f04f 0000 	mov.w	r0, #0
 8008330:	f04f 0100 	mov.w	r1, #0
 8008334:	00d9      	lsls	r1, r3, #3
 8008336:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800833a:	00d0      	lsls	r0, r2, #3
 800833c:	4602      	mov	r2, r0
 800833e:	460b      	mov	r3, r1
 8008340:	eb12 0208 	adds.w	r2, r2, r8
 8008344:	eb43 0309 	adc.w	r3, r3, r9
 8008348:	f04f 0000 	mov.w	r0, #0
 800834c:	f04f 0100 	mov.w	r1, #0
 8008350:	0259      	lsls	r1, r3, #9
 8008352:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8008356:	0250      	lsls	r0, r2, #9
 8008358:	4602      	mov	r2, r0
 800835a:	460b      	mov	r3, r1
 800835c:	4610      	mov	r0, r2
 800835e:	4619      	mov	r1, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	461a      	mov	r2, r3
 8008364:	f04f 0300 	mov.w	r3, #0
 8008368:	f7f8 fc1e 	bl	8000ba8 <__aeabi_uldivmod>
 800836c:	4602      	mov	r2, r0
 800836e:	460b      	mov	r3, r1
 8008370:	4613      	mov	r3, r2
 8008372:	60fb      	str	r3, [r7, #12]
 8008374:	e04a      	b.n	800840c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008376:	4b31      	ldr	r3, [pc, #196]	; (800843c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	099b      	lsrs	r3, r3, #6
 800837c:	461a      	mov	r2, r3
 800837e:	f04f 0300 	mov.w	r3, #0
 8008382:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008386:	f04f 0100 	mov.w	r1, #0
 800838a:	ea02 0400 	and.w	r4, r2, r0
 800838e:	ea03 0501 	and.w	r5, r3, r1
 8008392:	4620      	mov	r0, r4
 8008394:	4629      	mov	r1, r5
 8008396:	f04f 0200 	mov.w	r2, #0
 800839a:	f04f 0300 	mov.w	r3, #0
 800839e:	014b      	lsls	r3, r1, #5
 80083a0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80083a4:	0142      	lsls	r2, r0, #5
 80083a6:	4610      	mov	r0, r2
 80083a8:	4619      	mov	r1, r3
 80083aa:	1b00      	subs	r0, r0, r4
 80083ac:	eb61 0105 	sbc.w	r1, r1, r5
 80083b0:	f04f 0200 	mov.w	r2, #0
 80083b4:	f04f 0300 	mov.w	r3, #0
 80083b8:	018b      	lsls	r3, r1, #6
 80083ba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80083be:	0182      	lsls	r2, r0, #6
 80083c0:	1a12      	subs	r2, r2, r0
 80083c2:	eb63 0301 	sbc.w	r3, r3, r1
 80083c6:	f04f 0000 	mov.w	r0, #0
 80083ca:	f04f 0100 	mov.w	r1, #0
 80083ce:	00d9      	lsls	r1, r3, #3
 80083d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80083d4:	00d0      	lsls	r0, r2, #3
 80083d6:	4602      	mov	r2, r0
 80083d8:	460b      	mov	r3, r1
 80083da:	1912      	adds	r2, r2, r4
 80083dc:	eb45 0303 	adc.w	r3, r5, r3
 80083e0:	f04f 0000 	mov.w	r0, #0
 80083e4:	f04f 0100 	mov.w	r1, #0
 80083e8:	0299      	lsls	r1, r3, #10
 80083ea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80083ee:	0290      	lsls	r0, r2, #10
 80083f0:	4602      	mov	r2, r0
 80083f2:	460b      	mov	r3, r1
 80083f4:	4610      	mov	r0, r2
 80083f6:	4619      	mov	r1, r3
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	461a      	mov	r2, r3
 80083fc:	f04f 0300 	mov.w	r3, #0
 8008400:	f7f8 fbd2 	bl	8000ba8 <__aeabi_uldivmod>
 8008404:	4602      	mov	r2, r0
 8008406:	460b      	mov	r3, r1
 8008408:	4613      	mov	r3, r2
 800840a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800840c:	4b0b      	ldr	r3, [pc, #44]	; (800843c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	0c1b      	lsrs	r3, r3, #16
 8008412:	f003 0303 	and.w	r3, r3, #3
 8008416:	3301      	adds	r3, #1
 8008418:	005b      	lsls	r3, r3, #1
 800841a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	fbb2 f3f3 	udiv	r3, r2, r3
 8008424:	60bb      	str	r3, [r7, #8]
      break;
 8008426:	e002      	b.n	800842e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008428:	4b05      	ldr	r3, [pc, #20]	; (8008440 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800842a:	60bb      	str	r3, [r7, #8]
      break;
 800842c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800842e:	68bb      	ldr	r3, [r7, #8]
}
 8008430:	4618      	mov	r0, r3
 8008432:	3710      	adds	r7, #16
 8008434:	46bd      	mov	sp, r7
 8008436:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800843a:	bf00      	nop
 800843c:	40023800 	.word	0x40023800
 8008440:	00f42400 	.word	0x00f42400
 8008444:	007a1200 	.word	0x007a1200

08008448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008448:	b480      	push	{r7}
 800844a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800844c:	4b03      	ldr	r3, [pc, #12]	; (800845c <HAL_RCC_GetHCLKFreq+0x14>)
 800844e:	681b      	ldr	r3, [r3, #0]
}
 8008450:	4618      	mov	r0, r3
 8008452:	46bd      	mov	sp, r7
 8008454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008458:	4770      	bx	lr
 800845a:	bf00      	nop
 800845c:	20000004 	.word	0x20000004

08008460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008464:	f7ff fff0 	bl	8008448 <HAL_RCC_GetHCLKFreq>
 8008468:	4602      	mov	r2, r0
 800846a:	4b05      	ldr	r3, [pc, #20]	; (8008480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	0a9b      	lsrs	r3, r3, #10
 8008470:	f003 0307 	and.w	r3, r3, #7
 8008474:	4903      	ldr	r1, [pc, #12]	; (8008484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008476:	5ccb      	ldrb	r3, [r1, r3]
 8008478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800847c:	4618      	mov	r0, r3
 800847e:	bd80      	pop	{r7, pc}
 8008480:	40023800 	.word	0x40023800
 8008484:	0801e8d0 	.word	0x0801e8d0

08008488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800848c:	f7ff ffdc 	bl	8008448 <HAL_RCC_GetHCLKFreq>
 8008490:	4602      	mov	r2, r0
 8008492:	4b05      	ldr	r3, [pc, #20]	; (80084a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	0b5b      	lsrs	r3, r3, #13
 8008498:	f003 0307 	and.w	r3, r3, #7
 800849c:	4903      	ldr	r1, [pc, #12]	; (80084ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800849e:	5ccb      	ldrb	r3, [r1, r3]
 80084a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	bd80      	pop	{r7, pc}
 80084a8:	40023800 	.word	0x40023800
 80084ac:	0801e8d0 	.word	0x0801e8d0

080084b0 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d101      	bne.n	80084c6 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	e034      	b.n	8008530 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d106      	bne.n	80084e0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2200      	movs	r2, #0
 80084d6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80084da:	68f8      	ldr	r0, [r7, #12]
 80084dc:	f7f9 fcea 	bl	8001eb4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681a      	ldr	r2, [r3, #0]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	3308      	adds	r3, #8
 80084e8:	4619      	mov	r1, r3
 80084ea:	4610      	mov	r0, r2
 80084ec:	f000 fb3a 	bl	8008b64 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	6818      	ldr	r0, [r3, #0]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	461a      	mov	r2, r3
 80084fa:	68b9      	ldr	r1, [r7, #8]
 80084fc:	f000 fb84 	bl	8008c08 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6858      	ldr	r0, [r3, #4]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	689a      	ldr	r2, [r3, #8]
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800850c:	6879      	ldr	r1, [r7, #4]
 800850e:	f000 fbb9 	bl	8008c84 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	68fa      	ldr	r2, [r7, #12]
 8008518:	6892      	ldr	r2, [r2, #8]
 800851a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	6892      	ldr	r2, [r2, #8]
 8008526:	f041 0101 	orr.w	r1, r1, #1
 800852a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	3710      	adds	r7, #16
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d101      	bne.n	800854a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	e03f      	b.n	80085ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008550:	b2db      	uxtb	r3, r3
 8008552:	2b00      	cmp	r3, #0
 8008554:	d106      	bne.n	8008564 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2200      	movs	r2, #0
 800855a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f7f9 fbd0 	bl	8001d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2224      	movs	r2, #36	; 0x24
 8008568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	68da      	ldr	r2, [r3, #12]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800857a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f000 f929 	bl	80087d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	691a      	ldr	r2, [r3, #16]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008590:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	695a      	ldr	r2, [r3, #20]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	68da      	ldr	r2, [r3, #12]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2220      	movs	r2, #32
 80085bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2220      	movs	r2, #32
 80085c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3708      	adds	r7, #8
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}

080085d2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085d2:	b580      	push	{r7, lr}
 80085d4:	b08a      	sub	sp, #40	; 0x28
 80085d6:	af02      	add	r7, sp, #8
 80085d8:	60f8      	str	r0, [r7, #12]
 80085da:	60b9      	str	r1, [r7, #8]
 80085dc:	603b      	str	r3, [r7, #0]
 80085de:	4613      	mov	r3, r2
 80085e0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80085e2:	2300      	movs	r3, #0
 80085e4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	2b20      	cmp	r3, #32
 80085f0:	d17c      	bne.n	80086ec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d002      	beq.n	80085fe <HAL_UART_Transmit+0x2c>
 80085f8:	88fb      	ldrh	r3, [r7, #6]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d101      	bne.n	8008602 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	e075      	b.n	80086ee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008608:	2b01      	cmp	r3, #1
 800860a:	d101      	bne.n	8008610 <HAL_UART_Transmit+0x3e>
 800860c:	2302      	movs	r3, #2
 800860e:	e06e      	b.n	80086ee <HAL_UART_Transmit+0x11c>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2221      	movs	r2, #33	; 0x21
 8008622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008626:	f7fa f845 	bl	80026b4 <HAL_GetTick>
 800862a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	88fa      	ldrh	r2, [r7, #6]
 8008630:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	88fa      	ldrh	r2, [r7, #6]
 8008636:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008640:	d108      	bne.n	8008654 <HAL_UART_Transmit+0x82>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	691b      	ldr	r3, [r3, #16]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d104      	bne.n	8008654 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800864a:	2300      	movs	r3, #0
 800864c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	61bb      	str	r3, [r7, #24]
 8008652:	e003      	b.n	800865c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008658:	2300      	movs	r3, #0
 800865a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2200      	movs	r2, #0
 8008660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008664:	e02a      	b.n	80086bc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	2200      	movs	r2, #0
 800866e:	2180      	movs	r1, #128	; 0x80
 8008670:	68f8      	ldr	r0, [r7, #12]
 8008672:	f000 f840 	bl	80086f6 <UART_WaitOnFlagUntilTimeout>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d001      	beq.n	8008680 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	e036      	b.n	80086ee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d10b      	bne.n	800869e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008686:	69bb      	ldr	r3, [r7, #24]
 8008688:	881b      	ldrh	r3, [r3, #0]
 800868a:	461a      	mov	r2, r3
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008694:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	3302      	adds	r3, #2
 800869a:	61bb      	str	r3, [r7, #24]
 800869c:	e007      	b.n	80086ae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	781a      	ldrb	r2, [r3, #0]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80086a8:	69fb      	ldr	r3, [r7, #28]
 80086aa:	3301      	adds	r3, #1
 80086ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	3b01      	subs	r3, #1
 80086b6:	b29a      	uxth	r2, r3
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d1cf      	bne.n	8008666 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	9300      	str	r3, [sp, #0]
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2200      	movs	r2, #0
 80086ce:	2140      	movs	r1, #64	; 0x40
 80086d0:	68f8      	ldr	r0, [r7, #12]
 80086d2:	f000 f810 	bl	80086f6 <UART_WaitOnFlagUntilTimeout>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d001      	beq.n	80086e0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80086dc:	2303      	movs	r3, #3
 80086de:	e006      	b.n	80086ee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2220      	movs	r2, #32
 80086e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80086e8:	2300      	movs	r3, #0
 80086ea:	e000      	b.n	80086ee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80086ec:	2302      	movs	r3, #2
  }
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3720      	adds	r7, #32
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80086f6:	b580      	push	{r7, lr}
 80086f8:	b090      	sub	sp, #64	; 0x40
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	60f8      	str	r0, [r7, #12]
 80086fe:	60b9      	str	r1, [r7, #8]
 8008700:	603b      	str	r3, [r7, #0]
 8008702:	4613      	mov	r3, r2
 8008704:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008706:	e050      	b.n	80087aa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008708:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800870a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800870e:	d04c      	beq.n	80087aa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008710:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008712:	2b00      	cmp	r3, #0
 8008714:	d007      	beq.n	8008726 <UART_WaitOnFlagUntilTimeout+0x30>
 8008716:	f7f9 ffcd 	bl	80026b4 <HAL_GetTick>
 800871a:	4602      	mov	r2, r0
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	1ad3      	subs	r3, r2, r3
 8008720:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008722:	429a      	cmp	r2, r3
 8008724:	d241      	bcs.n	80087aa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	330c      	adds	r3, #12
 800872c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800872e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008730:	e853 3f00 	ldrex	r3, [r3]
 8008734:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008738:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800873c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	330c      	adds	r3, #12
 8008744:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008746:	637a      	str	r2, [r7, #52]	; 0x34
 8008748:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800874a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800874c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800874e:	e841 2300 	strex	r3, r2, [r1]
 8008752:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008756:	2b00      	cmp	r3, #0
 8008758:	d1e5      	bne.n	8008726 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	3314      	adds	r3, #20
 8008760:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	e853 3f00 	ldrex	r3, [r3]
 8008768:	613b      	str	r3, [r7, #16]
   return(result);
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	f023 0301 	bic.w	r3, r3, #1
 8008770:	63bb      	str	r3, [r7, #56]	; 0x38
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	3314      	adds	r3, #20
 8008778:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800877a:	623a      	str	r2, [r7, #32]
 800877c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877e:	69f9      	ldr	r1, [r7, #28]
 8008780:	6a3a      	ldr	r2, [r7, #32]
 8008782:	e841 2300 	strex	r3, r2, [r1]
 8008786:	61bb      	str	r3, [r7, #24]
   return(result);
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d1e5      	bne.n	800875a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2220      	movs	r2, #32
 8008792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2220      	movs	r2, #32
 800879a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80087a6:	2303      	movs	r3, #3
 80087a8:	e00f      	b.n	80087ca <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	4013      	ands	r3, r2
 80087b4:	68ba      	ldr	r2, [r7, #8]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	bf0c      	ite	eq
 80087ba:	2301      	moveq	r3, #1
 80087bc:	2300      	movne	r3, #0
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	461a      	mov	r2, r3
 80087c2:	79fb      	ldrb	r3, [r7, #7]
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d09f      	beq.n	8008708 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3740      	adds	r7, #64	; 0x40
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}
	...

080087d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d8:	b09f      	sub	sp, #124	; 0x7c
 80087da:	af00      	add	r7, sp, #0
 80087dc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	691b      	ldr	r3, [r3, #16]
 80087e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80087e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ea:	68d9      	ldr	r1, [r3, #12]
 80087ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	ea40 0301 	orr.w	r3, r0, r1
 80087f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80087f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087f8:	689a      	ldr	r2, [r3, #8]
 80087fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087fc:	691b      	ldr	r3, [r3, #16]
 80087fe:	431a      	orrs	r2, r3
 8008800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008802:	695b      	ldr	r3, [r3, #20]
 8008804:	431a      	orrs	r2, r3
 8008806:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008808:	69db      	ldr	r3, [r3, #28]
 800880a:	4313      	orrs	r3, r2
 800880c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800880e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008818:	f021 010c 	bic.w	r1, r1, #12
 800881c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008822:	430b      	orrs	r3, r1
 8008824:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008826:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	695b      	ldr	r3, [r3, #20]
 800882c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008830:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008832:	6999      	ldr	r1, [r3, #24]
 8008834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	ea40 0301 	orr.w	r3, r0, r1
 800883c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800883e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	4bc5      	ldr	r3, [pc, #788]	; (8008b58 <UART_SetConfig+0x384>)
 8008844:	429a      	cmp	r2, r3
 8008846:	d004      	beq.n	8008852 <UART_SetConfig+0x7e>
 8008848:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	4bc3      	ldr	r3, [pc, #780]	; (8008b5c <UART_SetConfig+0x388>)
 800884e:	429a      	cmp	r2, r3
 8008850:	d103      	bne.n	800885a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008852:	f7ff fe19 	bl	8008488 <HAL_RCC_GetPCLK2Freq>
 8008856:	6778      	str	r0, [r7, #116]	; 0x74
 8008858:	e002      	b.n	8008860 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800885a:	f7ff fe01 	bl	8008460 <HAL_RCC_GetPCLK1Freq>
 800885e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008860:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008862:	69db      	ldr	r3, [r3, #28]
 8008864:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008868:	f040 80b6 	bne.w	80089d8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800886c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800886e:	461c      	mov	r4, r3
 8008870:	f04f 0500 	mov.w	r5, #0
 8008874:	4622      	mov	r2, r4
 8008876:	462b      	mov	r3, r5
 8008878:	1891      	adds	r1, r2, r2
 800887a:	6439      	str	r1, [r7, #64]	; 0x40
 800887c:	415b      	adcs	r3, r3
 800887e:	647b      	str	r3, [r7, #68]	; 0x44
 8008880:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008884:	1912      	adds	r2, r2, r4
 8008886:	eb45 0303 	adc.w	r3, r5, r3
 800888a:	f04f 0000 	mov.w	r0, #0
 800888e:	f04f 0100 	mov.w	r1, #0
 8008892:	00d9      	lsls	r1, r3, #3
 8008894:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008898:	00d0      	lsls	r0, r2, #3
 800889a:	4602      	mov	r2, r0
 800889c:	460b      	mov	r3, r1
 800889e:	1911      	adds	r1, r2, r4
 80088a0:	6639      	str	r1, [r7, #96]	; 0x60
 80088a2:	416b      	adcs	r3, r5
 80088a4:	667b      	str	r3, [r7, #100]	; 0x64
 80088a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	461a      	mov	r2, r3
 80088ac:	f04f 0300 	mov.w	r3, #0
 80088b0:	1891      	adds	r1, r2, r2
 80088b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80088b4:	415b      	adcs	r3, r3
 80088b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80088bc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80088c0:	f7f8 f972 	bl	8000ba8 <__aeabi_uldivmod>
 80088c4:	4602      	mov	r2, r0
 80088c6:	460b      	mov	r3, r1
 80088c8:	4ba5      	ldr	r3, [pc, #660]	; (8008b60 <UART_SetConfig+0x38c>)
 80088ca:	fba3 2302 	umull	r2, r3, r3, r2
 80088ce:	095b      	lsrs	r3, r3, #5
 80088d0:	011e      	lsls	r6, r3, #4
 80088d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088d4:	461c      	mov	r4, r3
 80088d6:	f04f 0500 	mov.w	r5, #0
 80088da:	4622      	mov	r2, r4
 80088dc:	462b      	mov	r3, r5
 80088de:	1891      	adds	r1, r2, r2
 80088e0:	6339      	str	r1, [r7, #48]	; 0x30
 80088e2:	415b      	adcs	r3, r3
 80088e4:	637b      	str	r3, [r7, #52]	; 0x34
 80088e6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80088ea:	1912      	adds	r2, r2, r4
 80088ec:	eb45 0303 	adc.w	r3, r5, r3
 80088f0:	f04f 0000 	mov.w	r0, #0
 80088f4:	f04f 0100 	mov.w	r1, #0
 80088f8:	00d9      	lsls	r1, r3, #3
 80088fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80088fe:	00d0      	lsls	r0, r2, #3
 8008900:	4602      	mov	r2, r0
 8008902:	460b      	mov	r3, r1
 8008904:	1911      	adds	r1, r2, r4
 8008906:	65b9      	str	r1, [r7, #88]	; 0x58
 8008908:	416b      	adcs	r3, r5
 800890a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800890c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	461a      	mov	r2, r3
 8008912:	f04f 0300 	mov.w	r3, #0
 8008916:	1891      	adds	r1, r2, r2
 8008918:	62b9      	str	r1, [r7, #40]	; 0x28
 800891a:	415b      	adcs	r3, r3
 800891c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800891e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008922:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008926:	f7f8 f93f 	bl	8000ba8 <__aeabi_uldivmod>
 800892a:	4602      	mov	r2, r0
 800892c:	460b      	mov	r3, r1
 800892e:	4b8c      	ldr	r3, [pc, #560]	; (8008b60 <UART_SetConfig+0x38c>)
 8008930:	fba3 1302 	umull	r1, r3, r3, r2
 8008934:	095b      	lsrs	r3, r3, #5
 8008936:	2164      	movs	r1, #100	; 0x64
 8008938:	fb01 f303 	mul.w	r3, r1, r3
 800893c:	1ad3      	subs	r3, r2, r3
 800893e:	00db      	lsls	r3, r3, #3
 8008940:	3332      	adds	r3, #50	; 0x32
 8008942:	4a87      	ldr	r2, [pc, #540]	; (8008b60 <UART_SetConfig+0x38c>)
 8008944:	fba2 2303 	umull	r2, r3, r2, r3
 8008948:	095b      	lsrs	r3, r3, #5
 800894a:	005b      	lsls	r3, r3, #1
 800894c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008950:	441e      	add	r6, r3
 8008952:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008954:	4618      	mov	r0, r3
 8008956:	f04f 0100 	mov.w	r1, #0
 800895a:	4602      	mov	r2, r0
 800895c:	460b      	mov	r3, r1
 800895e:	1894      	adds	r4, r2, r2
 8008960:	623c      	str	r4, [r7, #32]
 8008962:	415b      	adcs	r3, r3
 8008964:	627b      	str	r3, [r7, #36]	; 0x24
 8008966:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800896a:	1812      	adds	r2, r2, r0
 800896c:	eb41 0303 	adc.w	r3, r1, r3
 8008970:	f04f 0400 	mov.w	r4, #0
 8008974:	f04f 0500 	mov.w	r5, #0
 8008978:	00dd      	lsls	r5, r3, #3
 800897a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800897e:	00d4      	lsls	r4, r2, #3
 8008980:	4622      	mov	r2, r4
 8008982:	462b      	mov	r3, r5
 8008984:	1814      	adds	r4, r2, r0
 8008986:	653c      	str	r4, [r7, #80]	; 0x50
 8008988:	414b      	adcs	r3, r1
 800898a:	657b      	str	r3, [r7, #84]	; 0x54
 800898c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	461a      	mov	r2, r3
 8008992:	f04f 0300 	mov.w	r3, #0
 8008996:	1891      	adds	r1, r2, r2
 8008998:	61b9      	str	r1, [r7, #24]
 800899a:	415b      	adcs	r3, r3
 800899c:	61fb      	str	r3, [r7, #28]
 800899e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80089a2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80089a6:	f7f8 f8ff 	bl	8000ba8 <__aeabi_uldivmod>
 80089aa:	4602      	mov	r2, r0
 80089ac:	460b      	mov	r3, r1
 80089ae:	4b6c      	ldr	r3, [pc, #432]	; (8008b60 <UART_SetConfig+0x38c>)
 80089b0:	fba3 1302 	umull	r1, r3, r3, r2
 80089b4:	095b      	lsrs	r3, r3, #5
 80089b6:	2164      	movs	r1, #100	; 0x64
 80089b8:	fb01 f303 	mul.w	r3, r1, r3
 80089bc:	1ad3      	subs	r3, r2, r3
 80089be:	00db      	lsls	r3, r3, #3
 80089c0:	3332      	adds	r3, #50	; 0x32
 80089c2:	4a67      	ldr	r2, [pc, #412]	; (8008b60 <UART_SetConfig+0x38c>)
 80089c4:	fba2 2303 	umull	r2, r3, r2, r3
 80089c8:	095b      	lsrs	r3, r3, #5
 80089ca:	f003 0207 	and.w	r2, r3, #7
 80089ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	4432      	add	r2, r6
 80089d4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80089d6:	e0b9      	b.n	8008b4c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80089d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089da:	461c      	mov	r4, r3
 80089dc:	f04f 0500 	mov.w	r5, #0
 80089e0:	4622      	mov	r2, r4
 80089e2:	462b      	mov	r3, r5
 80089e4:	1891      	adds	r1, r2, r2
 80089e6:	6139      	str	r1, [r7, #16]
 80089e8:	415b      	adcs	r3, r3
 80089ea:	617b      	str	r3, [r7, #20]
 80089ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80089f0:	1912      	adds	r2, r2, r4
 80089f2:	eb45 0303 	adc.w	r3, r5, r3
 80089f6:	f04f 0000 	mov.w	r0, #0
 80089fa:	f04f 0100 	mov.w	r1, #0
 80089fe:	00d9      	lsls	r1, r3, #3
 8008a00:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008a04:	00d0      	lsls	r0, r2, #3
 8008a06:	4602      	mov	r2, r0
 8008a08:	460b      	mov	r3, r1
 8008a0a:	eb12 0804 	adds.w	r8, r2, r4
 8008a0e:	eb43 0905 	adc.w	r9, r3, r5
 8008a12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	4618      	mov	r0, r3
 8008a18:	f04f 0100 	mov.w	r1, #0
 8008a1c:	f04f 0200 	mov.w	r2, #0
 8008a20:	f04f 0300 	mov.w	r3, #0
 8008a24:	008b      	lsls	r3, r1, #2
 8008a26:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a2a:	0082      	lsls	r2, r0, #2
 8008a2c:	4640      	mov	r0, r8
 8008a2e:	4649      	mov	r1, r9
 8008a30:	f7f8 f8ba 	bl	8000ba8 <__aeabi_uldivmod>
 8008a34:	4602      	mov	r2, r0
 8008a36:	460b      	mov	r3, r1
 8008a38:	4b49      	ldr	r3, [pc, #292]	; (8008b60 <UART_SetConfig+0x38c>)
 8008a3a:	fba3 2302 	umull	r2, r3, r3, r2
 8008a3e:	095b      	lsrs	r3, r3, #5
 8008a40:	011e      	lsls	r6, r3, #4
 8008a42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a44:	4618      	mov	r0, r3
 8008a46:	f04f 0100 	mov.w	r1, #0
 8008a4a:	4602      	mov	r2, r0
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	1894      	adds	r4, r2, r2
 8008a50:	60bc      	str	r4, [r7, #8]
 8008a52:	415b      	adcs	r3, r3
 8008a54:	60fb      	str	r3, [r7, #12]
 8008a56:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a5a:	1812      	adds	r2, r2, r0
 8008a5c:	eb41 0303 	adc.w	r3, r1, r3
 8008a60:	f04f 0400 	mov.w	r4, #0
 8008a64:	f04f 0500 	mov.w	r5, #0
 8008a68:	00dd      	lsls	r5, r3, #3
 8008a6a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008a6e:	00d4      	lsls	r4, r2, #3
 8008a70:	4622      	mov	r2, r4
 8008a72:	462b      	mov	r3, r5
 8008a74:	1814      	adds	r4, r2, r0
 8008a76:	64bc      	str	r4, [r7, #72]	; 0x48
 8008a78:	414b      	adcs	r3, r1
 8008a7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	4618      	mov	r0, r3
 8008a82:	f04f 0100 	mov.w	r1, #0
 8008a86:	f04f 0200 	mov.w	r2, #0
 8008a8a:	f04f 0300 	mov.w	r3, #0
 8008a8e:	008b      	lsls	r3, r1, #2
 8008a90:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a94:	0082      	lsls	r2, r0, #2
 8008a96:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008a9a:	f7f8 f885 	bl	8000ba8 <__aeabi_uldivmod>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	4b2f      	ldr	r3, [pc, #188]	; (8008b60 <UART_SetConfig+0x38c>)
 8008aa4:	fba3 1302 	umull	r1, r3, r3, r2
 8008aa8:	095b      	lsrs	r3, r3, #5
 8008aaa:	2164      	movs	r1, #100	; 0x64
 8008aac:	fb01 f303 	mul.w	r3, r1, r3
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	011b      	lsls	r3, r3, #4
 8008ab4:	3332      	adds	r3, #50	; 0x32
 8008ab6:	4a2a      	ldr	r2, [pc, #168]	; (8008b60 <UART_SetConfig+0x38c>)
 8008ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8008abc:	095b      	lsrs	r3, r3, #5
 8008abe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008ac2:	441e      	add	r6, r3
 8008ac4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f04f 0100 	mov.w	r1, #0
 8008acc:	4602      	mov	r2, r0
 8008ace:	460b      	mov	r3, r1
 8008ad0:	1894      	adds	r4, r2, r2
 8008ad2:	603c      	str	r4, [r7, #0]
 8008ad4:	415b      	adcs	r3, r3
 8008ad6:	607b      	str	r3, [r7, #4]
 8008ad8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008adc:	1812      	adds	r2, r2, r0
 8008ade:	eb41 0303 	adc.w	r3, r1, r3
 8008ae2:	f04f 0400 	mov.w	r4, #0
 8008ae6:	f04f 0500 	mov.w	r5, #0
 8008aea:	00dd      	lsls	r5, r3, #3
 8008aec:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008af0:	00d4      	lsls	r4, r2, #3
 8008af2:	4622      	mov	r2, r4
 8008af4:	462b      	mov	r3, r5
 8008af6:	eb12 0a00 	adds.w	sl, r2, r0
 8008afa:	eb43 0b01 	adc.w	fp, r3, r1
 8008afe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	4618      	mov	r0, r3
 8008b04:	f04f 0100 	mov.w	r1, #0
 8008b08:	f04f 0200 	mov.w	r2, #0
 8008b0c:	f04f 0300 	mov.w	r3, #0
 8008b10:	008b      	lsls	r3, r1, #2
 8008b12:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008b16:	0082      	lsls	r2, r0, #2
 8008b18:	4650      	mov	r0, sl
 8008b1a:	4659      	mov	r1, fp
 8008b1c:	f7f8 f844 	bl	8000ba8 <__aeabi_uldivmod>
 8008b20:	4602      	mov	r2, r0
 8008b22:	460b      	mov	r3, r1
 8008b24:	4b0e      	ldr	r3, [pc, #56]	; (8008b60 <UART_SetConfig+0x38c>)
 8008b26:	fba3 1302 	umull	r1, r3, r3, r2
 8008b2a:	095b      	lsrs	r3, r3, #5
 8008b2c:	2164      	movs	r1, #100	; 0x64
 8008b2e:	fb01 f303 	mul.w	r3, r1, r3
 8008b32:	1ad3      	subs	r3, r2, r3
 8008b34:	011b      	lsls	r3, r3, #4
 8008b36:	3332      	adds	r3, #50	; 0x32
 8008b38:	4a09      	ldr	r2, [pc, #36]	; (8008b60 <UART_SetConfig+0x38c>)
 8008b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8008b3e:	095b      	lsrs	r3, r3, #5
 8008b40:	f003 020f 	and.w	r2, r3, #15
 8008b44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4432      	add	r2, r6
 8008b4a:	609a      	str	r2, [r3, #8]
}
 8008b4c:	bf00      	nop
 8008b4e:	377c      	adds	r7, #124	; 0x7c
 8008b50:	46bd      	mov	sp, r7
 8008b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b56:	bf00      	nop
 8008b58:	40011000 	.word	0x40011000
 8008b5c:	40011400 	.word	0x40011400
 8008b60:	51eb851f 	.word	0x51eb851f

08008b64 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b7c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008b7e:	68fa      	ldr	r2, [r7, #12]
 8008b80:	4b20      	ldr	r3, [pc, #128]	; (8008c04 <FSMC_NORSRAM_Init+0xa0>)
 8008b82:	4013      	ands	r3, r2
 8008b84:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008b8e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008b94:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008b9a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008ba0:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008ba6:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008bac:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008bb2:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008bb8:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008bbe:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008bc4:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8008bca:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8008bd0:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008bd2:	68fa      	ldr	r2, [r7, #12]
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	2b08      	cmp	r3, #8
 8008bde:	d103      	bne.n	8008be8 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008be6:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68f9      	ldr	r1, [r7, #12]
 8008bf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008bf4:	2300      	movs	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3714      	adds	r7, #20
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr
 8008c02:	bf00      	nop
 8008c04:	fff00080 	.word	0xfff00080

08008c08 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b087      	sub	sp, #28
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	60f8      	str	r0, [r7, #12]
 8008c10:	60b9      	str	r1, [r7, #8]
 8008c12:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008c14:	2300      	movs	r3, #0
 8008c16:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	1c5a      	adds	r2, r3, #1
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c22:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008c2a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008c36:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	689b      	ldr	r3, [r3, #8]
 8008c3c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008c3e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	68db      	ldr	r3, [r3, #12]
 8008c44:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008c46:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	691b      	ldr	r3, [r3, #16]
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008c50:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	695b      	ldr	r3, [r3, #20]
 8008c56:	3b02      	subs	r3, #2
 8008c58:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008c5a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008c60:	4313      	orrs	r3, r2
 8008c62:	697a      	ldr	r2, [r7, #20]
 8008c64:	4313      	orrs	r3, r2
 8008c66:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	1c5a      	adds	r2, r3, #1
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6979      	ldr	r1, [r7, #20]
 8008c70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	371c      	adds	r7, #28
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c80:	4770      	bx	lr
	...

08008c84 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b087      	sub	sp, #28
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	607a      	str	r2, [r7, #4]
 8008c90:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008c92:	2300      	movs	r3, #0
 8008c94:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c9c:	d122      	bne.n	8008ce4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ca6:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	4b15      	ldr	r3, [pc, #84]	; (8008d00 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008cac:	4013      	ands	r3, r2
 8008cae:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008cba:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008cc2:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8008cca:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008cd0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008cd2:	697a      	ldr	r2, [r7, #20]
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	687a      	ldr	r2, [r7, #4]
 8008cdc:	6979      	ldr	r1, [r7, #20]
 8008cde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008ce2:	e005      	b.n	8008cf0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008cec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	371c      	adds	r7, #28
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr
 8008cfe:	bf00      	nop
 8008d00:	cff00000 	.word	0xcff00000

08008d04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d04:	b084      	sub	sp, #16
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b084      	sub	sp, #16
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
 8008d0e:	f107 001c 	add.w	r0, r7, #28
 8008d12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d122      	bne.n	8008d62 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d20:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008d30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008d44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d105      	bne.n	8008d56 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 f9a0 	bl	800909c <USB_CoreReset>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	73fb      	strb	r3, [r7, #15]
 8008d60:	e01a      	b.n	8008d98 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	68db      	ldr	r3, [r3, #12]
 8008d66:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 f994 	bl	800909c <USB_CoreReset>
 8008d74:	4603      	mov	r3, r0
 8008d76:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008d78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d106      	bne.n	8008d8c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d82:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	639a      	str	r2, [r3, #56]	; 0x38
 8008d8a:	e005      	b.n	8008d98 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d90:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d10b      	bne.n	8008db6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	689b      	ldr	r3, [r3, #8]
 8008da2:	f043 0206 	orr.w	r2, r3, #6
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	f043 0220 	orr.w	r2, r3, #32
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3710      	adds	r7, #16
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008dc2:	b004      	add	sp, #16
 8008dc4:	4770      	bx	lr

08008dc6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008dc6:	b480      	push	{r7}
 8008dc8:	b083      	sub	sp, #12
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	f043 0201 	orr.w	r2, r3, #1
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008dda:	2300      	movs	r3, #0
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	f023 0201 	bic.w	r2, r3, #1
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008dfc:	2300      	movs	r3, #0
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	370c      	adds	r7, #12
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr

08008e0a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008e0a:	b580      	push	{r7, lr}
 8008e0c:	b084      	sub	sp, #16
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
 8008e12:	460b      	mov	r3, r1
 8008e14:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008e16:	2300      	movs	r3, #0
 8008e18:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	68db      	ldr	r3, [r3, #12]
 8008e1e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008e26:	78fb      	ldrb	r3, [r7, #3]
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d115      	bne.n	8008e58 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008e38:	2001      	movs	r0, #1
 8008e3a:	f7f9 fc47 	bl	80026cc <HAL_Delay>
      ms++;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	3301      	adds	r3, #1
 8008e42:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 f91a 	bl	800907e <USB_GetMode>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d01e      	beq.n	8008e8e <USB_SetCurrentMode+0x84>
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2b31      	cmp	r3, #49	; 0x31
 8008e54:	d9f0      	bls.n	8008e38 <USB_SetCurrentMode+0x2e>
 8008e56:	e01a      	b.n	8008e8e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008e58:	78fb      	ldrb	r3, [r7, #3]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d115      	bne.n	8008e8a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008e6a:	2001      	movs	r0, #1
 8008e6c:	f7f9 fc2e 	bl	80026cc <HAL_Delay>
      ms++;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	3301      	adds	r3, #1
 8008e74:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 f901 	bl	800907e <USB_GetMode>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d005      	beq.n	8008e8e <USB_SetCurrentMode+0x84>
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2b31      	cmp	r3, #49	; 0x31
 8008e86:	d9f0      	bls.n	8008e6a <USB_SetCurrentMode+0x60>
 8008e88:	e001      	b.n	8008e8e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	e005      	b.n	8008e9a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	2b32      	cmp	r3, #50	; 0x32
 8008e92:	d101      	bne.n	8008e98 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e000      	b.n	8008e9a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008e98:	2300      	movs	r3, #0
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
	...

08008ea4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	019b      	lsls	r3, r3, #6
 8008eb6:	f043 0220 	orr.w	r2, r3, #32
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	60fb      	str	r3, [r7, #12]
 8008ec4:	4a08      	ldr	r2, [pc, #32]	; (8008ee8 <USB_FlushTxFifo+0x44>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d901      	bls.n	8008ece <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	e006      	b.n	8008edc <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	691b      	ldr	r3, [r3, #16]
 8008ed2:	f003 0320 	and.w	r3, r3, #32
 8008ed6:	2b20      	cmp	r3, #32
 8008ed8:	d0f1      	beq.n	8008ebe <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008eda:	2300      	movs	r3, #0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3714      	adds	r7, #20
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr
 8008ee8:	00030d40 	.word	0x00030d40

08008eec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2210      	movs	r2, #16
 8008efc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	3301      	adds	r3, #1
 8008f02:	60fb      	str	r3, [r7, #12]
 8008f04:	4a08      	ldr	r2, [pc, #32]	; (8008f28 <USB_FlushRxFifo+0x3c>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d901      	bls.n	8008f0e <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8008f0a:	2303      	movs	r3, #3
 8008f0c:	e006      	b.n	8008f1c <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	691b      	ldr	r3, [r3, #16]
 8008f12:	f003 0310 	and.w	r3, r3, #16
 8008f16:	2b10      	cmp	r3, #16
 8008f18:	d0f1      	beq.n	8008efe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008f1a:	2300      	movs	r3, #0
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3714      	adds	r7, #20
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr
 8008f28:	00030d40 	.word	0x00030d40

08008f2c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b089      	sub	sp, #36	; 0x24
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	4611      	mov	r1, r2
 8008f38:	461a      	mov	r2, r3
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	71fb      	strb	r3, [r7, #7]
 8008f3e:	4613      	mov	r3, r2
 8008f40:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008f4a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d123      	bne.n	8008f9a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008f52:	88bb      	ldrh	r3, [r7, #4]
 8008f54:	3303      	adds	r3, #3
 8008f56:	089b      	lsrs	r3, r3, #2
 8008f58:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	61bb      	str	r3, [r7, #24]
 8008f5e:	e018      	b.n	8008f92 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008f60:	79fb      	ldrb	r3, [r7, #7]
 8008f62:	031a      	lsls	r2, r3, #12
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	4413      	add	r3, r2
 8008f68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f6c:	461a      	mov	r2, r3
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	3301      	adds	r3, #1
 8008f78:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f80:	69fb      	ldr	r3, [r7, #28]
 8008f82:	3301      	adds	r3, #1
 8008f84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f86:	69fb      	ldr	r3, [r7, #28]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	3301      	adds	r3, #1
 8008f90:	61bb      	str	r3, [r7, #24]
 8008f92:	69ba      	ldr	r2, [r7, #24]
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d3e2      	bcc.n	8008f60 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3724      	adds	r7, #36	; 0x24
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b08b      	sub	sp, #44	; 0x2c
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	60b9      	str	r1, [r7, #8]
 8008fb2:	4613      	mov	r3, r2
 8008fb4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008fbe:	88fb      	ldrh	r3, [r7, #6]
 8008fc0:	089b      	lsrs	r3, r3, #2
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008fc6:	88fb      	ldrh	r3, [r7, #6]
 8008fc8:	f003 0303 	and.w	r3, r3, #3
 8008fcc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008fce:	2300      	movs	r3, #0
 8008fd0:	623b      	str	r3, [r7, #32]
 8008fd2:	e014      	b.n	8008ffe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008fd4:	69bb      	ldr	r3, [r7, #24]
 8008fd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fde:	601a      	str	r2, [r3, #0]
    pDest++;
 8008fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe8:	3301      	adds	r3, #1
 8008fea:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fee:	3301      	adds	r3, #1
 8008ff0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008ff8:	6a3b      	ldr	r3, [r7, #32]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	623b      	str	r3, [r7, #32]
 8008ffe:	6a3a      	ldr	r2, [r7, #32]
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	429a      	cmp	r2, r3
 8009004:	d3e6      	bcc.n	8008fd4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009006:	8bfb      	ldrh	r3, [r7, #30]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d01e      	beq.n	800904a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800900c:	2300      	movs	r3, #0
 800900e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009016:	461a      	mov	r2, r3
 8009018:	f107 0310 	add.w	r3, r7, #16
 800901c:	6812      	ldr	r2, [r2, #0]
 800901e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	6a3b      	ldr	r3, [r7, #32]
 8009024:	b2db      	uxtb	r3, r3
 8009026:	00db      	lsls	r3, r3, #3
 8009028:	fa22 f303 	lsr.w	r3, r2, r3
 800902c:	b2da      	uxtb	r2, r3
 800902e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009030:	701a      	strb	r2, [r3, #0]
      i++;
 8009032:	6a3b      	ldr	r3, [r7, #32]
 8009034:	3301      	adds	r3, #1
 8009036:	623b      	str	r3, [r7, #32]
      pDest++;
 8009038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800903a:	3301      	adds	r3, #1
 800903c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800903e:	8bfb      	ldrh	r3, [r7, #30]
 8009040:	3b01      	subs	r3, #1
 8009042:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009044:	8bfb      	ldrh	r3, [r7, #30]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d1ea      	bne.n	8009020 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800904a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800904c:	4618      	mov	r0, r3
 800904e:	372c      	adds	r7, #44	; 0x2c
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009058:	b480      	push	{r7}
 800905a:	b085      	sub	sp, #20
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	695b      	ldr	r3, [r3, #20]
 8009064:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	699b      	ldr	r3, [r3, #24]
 800906a:	68fa      	ldr	r2, [r7, #12]
 800906c:	4013      	ands	r3, r2
 800906e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009070:	68fb      	ldr	r3, [r7, #12]
}
 8009072:	4618      	mov	r0, r3
 8009074:	3714      	adds	r7, #20
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr

0800907e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800907e:	b480      	push	{r7}
 8009080:	b083      	sub	sp, #12
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	695b      	ldr	r3, [r3, #20]
 800908a:	f003 0301 	and.w	r3, r3, #1
}
 800908e:	4618      	mov	r0, r3
 8009090:	370c      	adds	r7, #12
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr
	...

0800909c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090a4:	2300      	movs	r3, #0
 80090a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	3301      	adds	r3, #1
 80090ac:	60fb      	str	r3, [r7, #12]
 80090ae:	4a13      	ldr	r2, [pc, #76]	; (80090fc <USB_CoreReset+0x60>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d901      	bls.n	80090b8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e01a      	b.n	80090ee <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	691b      	ldr	r3, [r3, #16]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	daf3      	bge.n	80090a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80090c0:	2300      	movs	r3, #0
 80090c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	f043 0201 	orr.w	r2, r3, #1
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	3301      	adds	r3, #1
 80090d4:	60fb      	str	r3, [r7, #12]
 80090d6:	4a09      	ldr	r2, [pc, #36]	; (80090fc <USB_CoreReset+0x60>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d901      	bls.n	80090e0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80090dc:	2303      	movs	r3, #3
 80090de:	e006      	b.n	80090ee <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	691b      	ldr	r3, [r3, #16]
 80090e4:	f003 0301 	and.w	r3, r3, #1
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d0f1      	beq.n	80090d0 <USB_CoreReset+0x34>

  return HAL_OK;
 80090ec:	2300      	movs	r3, #0
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	3714      	adds	r7, #20
 80090f2:	46bd      	mov	sp, r7
 80090f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop
 80090fc:	00030d40 	.word	0x00030d40

08009100 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009100:	b084      	sub	sp, #16
 8009102:	b580      	push	{r7, lr}
 8009104:	b084      	sub	sp, #16
 8009106:	af00      	add	r7, sp, #0
 8009108:	6078      	str	r0, [r7, #4]
 800910a:	f107 001c 	add.w	r0, r7, #28
 800910e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800911c:	461a      	mov	r2, r3
 800911e:	2300      	movs	r3, #0
 8009120:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009126:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009132:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800913e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800914a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800914e:	2b00      	cmp	r3, #0
 8009150:	d018      	beq.n	8009184 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8009152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009154:	2b01      	cmp	r3, #1
 8009156:	d10a      	bne.n	800916e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	68ba      	ldr	r2, [r7, #8]
 8009162:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009166:	f043 0304 	orr.w	r3, r3, #4
 800916a:	6013      	str	r3, [r2, #0]
 800916c:	e014      	b.n	8009198 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	68ba      	ldr	r2, [r7, #8]
 8009178:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800917c:	f023 0304 	bic.w	r3, r3, #4
 8009180:	6013      	str	r3, [r2, #0]
 8009182:	e009      	b.n	8009198 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	68ba      	ldr	r2, [r7, #8]
 800918e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009192:	f023 0304 	bic.w	r3, r3, #4
 8009196:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8009198:	2110      	movs	r1, #16
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f7ff fe82 	bl	8008ea4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f7ff fea3 	bl	8008eec <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80091a6:	2300      	movs	r3, #0
 80091a8:	60fb      	str	r3, [r7, #12]
 80091aa:	e015      	b.n	80091d8 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	015a      	lsls	r2, r3, #5
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	4413      	add	r3, r2
 80091b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80091b8:	461a      	mov	r2, r3
 80091ba:	f04f 33ff 	mov.w	r3, #4294967295
 80091be:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	015a      	lsls	r2, r3, #5
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	4413      	add	r3, r2
 80091c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80091cc:	461a      	mov	r2, r3
 80091ce:	2300      	movs	r3, #0
 80091d0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	3301      	adds	r3, #1
 80091d6:	60fb      	str	r3, [r7, #12]
 80091d8:	6a3b      	ldr	r3, [r7, #32]
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d3e5      	bcc.n	80091ac <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2200      	movs	r2, #0
 80091e4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f04f 32ff 	mov.w	r2, #4294967295
 80091ec:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00b      	beq.n	8009212 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009200:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4a13      	ldr	r2, [pc, #76]	; (8009254 <USB_HostInit+0x154>)
 8009206:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	4a13      	ldr	r2, [pc, #76]	; (8009258 <USB_HostInit+0x158>)
 800920c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8009210:	e009      	b.n	8009226 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2280      	movs	r2, #128	; 0x80
 8009216:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4a10      	ldr	r2, [pc, #64]	; (800925c <USB_HostInit+0x15c>)
 800921c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4a0f      	ldr	r2, [pc, #60]	; (8009260 <USB_HostInit+0x160>)
 8009222:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009228:	2b00      	cmp	r3, #0
 800922a:	d105      	bne.n	8009238 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	699b      	ldr	r3, [r3, #24]
 8009230:	f043 0210 	orr.w	r2, r3, #16
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	699a      	ldr	r2, [r3, #24]
 800923c:	4b09      	ldr	r3, [pc, #36]	; (8009264 <USB_HostInit+0x164>)
 800923e:	4313      	orrs	r3, r2
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009250:	b004      	add	sp, #16
 8009252:	4770      	bx	lr
 8009254:	01000200 	.word	0x01000200
 8009258:	00e00300 	.word	0x00e00300
 800925c:	00600080 	.word	0x00600080
 8009260:	004000e0 	.word	0x004000e0
 8009264:	a3200008 	.word	0xa3200008

08009268 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009268:	b480      	push	{r7}
 800926a:	b085      	sub	sp, #20
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	460b      	mov	r3, r1
 8009272:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	68fa      	ldr	r2, [r7, #12]
 8009282:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009286:	f023 0303 	bic.w	r3, r3, #3
 800928a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	78fb      	ldrb	r3, [r7, #3]
 8009296:	f003 0303 	and.w	r3, r3, #3
 800929a:	68f9      	ldr	r1, [r7, #12]
 800929c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80092a0:	4313      	orrs	r3, r2
 80092a2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80092a4:	78fb      	ldrb	r3, [r7, #3]
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	d107      	bne.n	80092ba <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80092b0:	461a      	mov	r2, r3
 80092b2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80092b6:	6053      	str	r3, [r2, #4]
 80092b8:	e009      	b.n	80092ce <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80092ba:	78fb      	ldrb	r3, [r7, #3]
 80092bc:	2b02      	cmp	r3, #2
 80092be:	d106      	bne.n	80092ce <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80092c6:	461a      	mov	r2, r3
 80092c8:	f241 7370 	movw	r3, #6000	; 0x1770
 80092cc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3714      	adds	r7, #20
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80092e8:	2300      	movs	r3, #0
 80092ea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80092fc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	68fa      	ldr	r2, [r7, #12]
 8009302:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800930a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800930c:	2064      	movs	r0, #100	; 0x64
 800930e:	f7f9 f9dd 	bl	80026cc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	68fa      	ldr	r2, [r7, #12]
 8009316:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800931a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800931e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009320:	200a      	movs	r0, #10
 8009322:	f7f9 f9d3 	bl	80026cc <HAL_Delay>

  return HAL_OK;
 8009326:	2300      	movs	r3, #0
}
 8009328:	4618      	mov	r0, r3
 800932a:	3710      	adds	r7, #16
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009330:	b480      	push	{r7}
 8009332:	b085      	sub	sp, #20
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	460b      	mov	r3, r1
 800933a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009340:	2300      	movs	r3, #0
 8009342:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009354:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800935c:	2b00      	cmp	r3, #0
 800935e:	d109      	bne.n	8009374 <USB_DriveVbus+0x44>
 8009360:	78fb      	ldrb	r3, [r7, #3]
 8009362:	2b01      	cmp	r3, #1
 8009364:	d106      	bne.n	8009374 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	68fa      	ldr	r2, [r7, #12]
 800936a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800936e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009372:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800937a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800937e:	d109      	bne.n	8009394 <USB_DriveVbus+0x64>
 8009380:	78fb      	ldrb	r3, [r7, #3]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d106      	bne.n	8009394 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	68fa      	ldr	r2, [r7, #12]
 800938a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800938e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009392:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009394:	2300      	movs	r3, #0
}
 8009396:	4618      	mov	r0, r3
 8009398:	3714      	adds	r7, #20
 800939a:	46bd      	mov	sp, r7
 800939c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a0:	4770      	bx	lr

080093a2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80093a2:	b480      	push	{r7}
 80093a4:	b085      	sub	sp, #20
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80093ae:	2300      	movs	r3, #0
 80093b0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	0c5b      	lsrs	r3, r3, #17
 80093c0:	f003 0303 	and.w	r3, r3, #3
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3714      	adds	r7, #20
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b085      	sub	sp, #20
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	b29b      	uxth	r3, r3
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3714      	adds	r7, #20
 80093ea:	46bd      	mov	sp, r7
 80093ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f0:	4770      	bx	lr
	...

080093f4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b088      	sub	sp, #32
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
 80093fc:	4608      	mov	r0, r1
 80093fe:	4611      	mov	r1, r2
 8009400:	461a      	mov	r2, r3
 8009402:	4603      	mov	r3, r0
 8009404:	70fb      	strb	r3, [r7, #3]
 8009406:	460b      	mov	r3, r1
 8009408:	70bb      	strb	r3, [r7, #2]
 800940a:	4613      	mov	r3, r2
 800940c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800940e:	2300      	movs	r3, #0
 8009410:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8009416:	78fb      	ldrb	r3, [r7, #3]
 8009418:	015a      	lsls	r2, r3, #5
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	4413      	add	r3, r2
 800941e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009422:	461a      	mov	r2, r3
 8009424:	f04f 33ff 	mov.w	r3, #4294967295
 8009428:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800942a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800942e:	2b03      	cmp	r3, #3
 8009430:	d87e      	bhi.n	8009530 <USB_HC_Init+0x13c>
 8009432:	a201      	add	r2, pc, #4	; (adr r2, 8009438 <USB_HC_Init+0x44>)
 8009434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009438:	08009449 	.word	0x08009449
 800943c:	080094f3 	.word	0x080094f3
 8009440:	08009449 	.word	0x08009449
 8009444:	080094b5 	.word	0x080094b5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009448:	78fb      	ldrb	r3, [r7, #3]
 800944a:	015a      	lsls	r2, r3, #5
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	4413      	add	r3, r2
 8009450:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009454:	461a      	mov	r2, r3
 8009456:	f240 439d 	movw	r3, #1181	; 0x49d
 800945a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800945c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009460:	2b00      	cmp	r3, #0
 8009462:	da10      	bge.n	8009486 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009464:	78fb      	ldrb	r3, [r7, #3]
 8009466:	015a      	lsls	r2, r3, #5
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	4413      	add	r3, r2
 800946c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	78fa      	ldrb	r2, [r7, #3]
 8009474:	0151      	lsls	r1, r2, #5
 8009476:	693a      	ldr	r2, [r7, #16]
 8009478:	440a      	add	r2, r1
 800947a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800947e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009482:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8009484:	e057      	b.n	8009536 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800948a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800948e:	2b00      	cmp	r3, #0
 8009490:	d051      	beq.n	8009536 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009492:	78fb      	ldrb	r3, [r7, #3]
 8009494:	015a      	lsls	r2, r3, #5
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	4413      	add	r3, r2
 800949a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	78fa      	ldrb	r2, [r7, #3]
 80094a2:	0151      	lsls	r1, r2, #5
 80094a4:	693a      	ldr	r2, [r7, #16]
 80094a6:	440a      	add	r2, r1
 80094a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80094ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80094b0:	60d3      	str	r3, [r2, #12]
      break;
 80094b2:	e040      	b.n	8009536 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80094b4:	78fb      	ldrb	r3, [r7, #3]
 80094b6:	015a      	lsls	r2, r3, #5
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	4413      	add	r3, r2
 80094bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094c0:	461a      	mov	r2, r3
 80094c2:	f240 639d 	movw	r3, #1693	; 0x69d
 80094c6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80094c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	da34      	bge.n	800953a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80094d0:	78fb      	ldrb	r3, [r7, #3]
 80094d2:	015a      	lsls	r2, r3, #5
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	4413      	add	r3, r2
 80094d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094dc:	68db      	ldr	r3, [r3, #12]
 80094de:	78fa      	ldrb	r2, [r7, #3]
 80094e0:	0151      	lsls	r1, r2, #5
 80094e2:	693a      	ldr	r2, [r7, #16]
 80094e4:	440a      	add	r2, r1
 80094e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80094ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094ee:	60d3      	str	r3, [r2, #12]
      }

      break;
 80094f0:	e023      	b.n	800953a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80094f2:	78fb      	ldrb	r3, [r7, #3]
 80094f4:	015a      	lsls	r2, r3, #5
 80094f6:	693b      	ldr	r3, [r7, #16]
 80094f8:	4413      	add	r3, r2
 80094fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094fe:	461a      	mov	r2, r3
 8009500:	f240 2325 	movw	r3, #549	; 0x225
 8009504:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009506:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800950a:	2b00      	cmp	r3, #0
 800950c:	da17      	bge.n	800953e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800950e:	78fb      	ldrb	r3, [r7, #3]
 8009510:	015a      	lsls	r2, r3, #5
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	4413      	add	r3, r2
 8009516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800951a:	68db      	ldr	r3, [r3, #12]
 800951c:	78fa      	ldrb	r2, [r7, #3]
 800951e:	0151      	lsls	r1, r2, #5
 8009520:	693a      	ldr	r2, [r7, #16]
 8009522:	440a      	add	r2, r1
 8009524:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009528:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800952c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800952e:	e006      	b.n	800953e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	77fb      	strb	r3, [r7, #31]
      break;
 8009534:	e004      	b.n	8009540 <USB_HC_Init+0x14c>
      break;
 8009536:	bf00      	nop
 8009538:	e002      	b.n	8009540 <USB_HC_Init+0x14c>
      break;
 800953a:	bf00      	nop
 800953c:	e000      	b.n	8009540 <USB_HC_Init+0x14c>
      break;
 800953e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009546:	699a      	ldr	r2, [r3, #24]
 8009548:	78fb      	ldrb	r3, [r7, #3]
 800954a:	f003 030f 	and.w	r3, r3, #15
 800954e:	2101      	movs	r1, #1
 8009550:	fa01 f303 	lsl.w	r3, r1, r3
 8009554:	6939      	ldr	r1, [r7, #16]
 8009556:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800955a:	4313      	orrs	r3, r2
 800955c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	699b      	ldr	r3, [r3, #24]
 8009562:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800956a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800956e:	2b00      	cmp	r3, #0
 8009570:	da03      	bge.n	800957a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009572:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009576:	61bb      	str	r3, [r7, #24]
 8009578:	e001      	b.n	800957e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800957a:	2300      	movs	r3, #0
 800957c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f7ff ff0f 	bl	80093a2 <USB_GetHostSpeed>
 8009584:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009586:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800958a:	2b02      	cmp	r3, #2
 800958c:	d106      	bne.n	800959c <USB_HC_Init+0x1a8>
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2b02      	cmp	r3, #2
 8009592:	d003      	beq.n	800959c <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009594:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009598:	617b      	str	r3, [r7, #20]
 800959a:	e001      	b.n	80095a0 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800959c:	2300      	movs	r3, #0
 800959e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80095a0:	787b      	ldrb	r3, [r7, #1]
 80095a2:	059b      	lsls	r3, r3, #22
 80095a4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80095a8:	78bb      	ldrb	r3, [r7, #2]
 80095aa:	02db      	lsls	r3, r3, #11
 80095ac:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80095b0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80095b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80095b6:	049b      	lsls	r3, r3, #18
 80095b8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80095bc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80095be:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80095c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80095c4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80095ca:	78fb      	ldrb	r3, [r7, #3]
 80095cc:	0159      	lsls	r1, r3, #5
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	440b      	add	r3, r1
 80095d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80095d6:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80095dc:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80095de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80095e2:	2b03      	cmp	r3, #3
 80095e4:	d10f      	bne.n	8009606 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80095e6:	78fb      	ldrb	r3, [r7, #3]
 80095e8:	015a      	lsls	r2, r3, #5
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	4413      	add	r3, r2
 80095ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	78fa      	ldrb	r2, [r7, #3]
 80095f6:	0151      	lsls	r1, r2, #5
 80095f8:	693a      	ldr	r2, [r7, #16]
 80095fa:	440a      	add	r2, r1
 80095fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009600:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009604:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009606:	7ffb      	ldrb	r3, [r7, #31]
}
 8009608:	4618      	mov	r0, r3
 800960a:	3720      	adds	r7, #32
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b08c      	sub	sp, #48	; 0x30
 8009614:	af02      	add	r7, sp, #8
 8009616:	60f8      	str	r0, [r7, #12]
 8009618:	60b9      	str	r1, [r7, #8]
 800961a:	4613      	mov	r3, r2
 800961c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	785b      	ldrb	r3, [r3, #1]
 8009626:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8009628:	f44f 7380 	mov.w	r3, #256	; 0x100
 800962c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009636:	2b00      	cmp	r3, #0
 8009638:	d02d      	beq.n	8009696 <USB_HC_StartXfer+0x86>
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	791b      	ldrb	r3, [r3, #4]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d129      	bne.n	8009696 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8009642:	79fb      	ldrb	r3, [r7, #7]
 8009644:	2b01      	cmp	r3, #1
 8009646:	d117      	bne.n	8009678 <USB_HC_StartXfer+0x68>
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	79db      	ldrb	r3, [r3, #7]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d003      	beq.n	8009658 <USB_HC_StartXfer+0x48>
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	79db      	ldrb	r3, [r3, #7]
 8009654:	2b02      	cmp	r3, #2
 8009656:	d10f      	bne.n	8009678 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009658:	69fb      	ldr	r3, [r7, #28]
 800965a:	015a      	lsls	r2, r3, #5
 800965c:	6a3b      	ldr	r3, [r7, #32]
 800965e:	4413      	add	r3, r2
 8009660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009664:	68db      	ldr	r3, [r3, #12]
 8009666:	69fa      	ldr	r2, [r7, #28]
 8009668:	0151      	lsls	r1, r2, #5
 800966a:	6a3a      	ldr	r2, [r7, #32]
 800966c:	440a      	add	r2, r1
 800966e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009676:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8009678:	79fb      	ldrb	r3, [r7, #7]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d10b      	bne.n	8009696 <USB_HC_StartXfer+0x86>
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	795b      	ldrb	r3, [r3, #5]
 8009682:	2b01      	cmp	r3, #1
 8009684:	d107      	bne.n	8009696 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	785b      	ldrb	r3, [r3, #1]
 800968a:	4619      	mov	r1, r3
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f000 fa2f 	bl	8009af0 <USB_DoPing>
      return HAL_OK;
 8009692:	2300      	movs	r3, #0
 8009694:	e0f8      	b.n	8009888 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	695b      	ldr	r3, [r3, #20]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d018      	beq.n	80096d0 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	695b      	ldr	r3, [r3, #20]
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	8912      	ldrh	r2, [r2, #8]
 80096a6:	4413      	add	r3, r2
 80096a8:	3b01      	subs	r3, #1
 80096aa:	68ba      	ldr	r2, [r7, #8]
 80096ac:	8912      	ldrh	r2, [r2, #8]
 80096ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80096b2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80096b4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80096b6:	8b7b      	ldrh	r3, [r7, #26]
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d90b      	bls.n	80096d4 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80096bc:	8b7b      	ldrh	r3, [r7, #26]
 80096be:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80096c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80096c2:	68ba      	ldr	r2, [r7, #8]
 80096c4:	8912      	ldrh	r2, [r2, #8]
 80096c6:	fb02 f203 	mul.w	r2, r2, r3
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	611a      	str	r2, [r3, #16]
 80096ce:	e001      	b.n	80096d4 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80096d0:	2301      	movs	r3, #1
 80096d2:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	78db      	ldrb	r3, [r3, #3]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d007      	beq.n	80096ec <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80096dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80096de:	68ba      	ldr	r2, [r7, #8]
 80096e0:	8912      	ldrh	r2, [r2, #8]
 80096e2:	fb02 f203 	mul.w	r2, r2, r3
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	611a      	str	r2, [r3, #16]
 80096ea:	e003      	b.n	80096f4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	695a      	ldr	r2, [r3, #20]
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	691b      	ldr	r3, [r3, #16]
 80096f8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80096fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80096fe:	04d9      	lsls	r1, r3, #19
 8009700:	4b63      	ldr	r3, [pc, #396]	; (8009890 <USB_HC_StartXfer+0x280>)
 8009702:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009704:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	7a9b      	ldrb	r3, [r3, #10]
 800970a:	075b      	lsls	r3, r3, #29
 800970c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009710:	69f9      	ldr	r1, [r7, #28]
 8009712:	0148      	lsls	r0, r1, #5
 8009714:	6a39      	ldr	r1, [r7, #32]
 8009716:	4401      	add	r1, r0
 8009718:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800971c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800971e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009720:	79fb      	ldrb	r3, [r7, #7]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d009      	beq.n	800973a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	68d9      	ldr	r1, [r3, #12]
 800972a:	69fb      	ldr	r3, [r7, #28]
 800972c:	015a      	lsls	r2, r3, #5
 800972e:	6a3b      	ldr	r3, [r7, #32]
 8009730:	4413      	add	r3, r2
 8009732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009736:	460a      	mov	r2, r1
 8009738:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800973a:	6a3b      	ldr	r3, [r7, #32]
 800973c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009740:	689b      	ldr	r3, [r3, #8]
 8009742:	f003 0301 	and.w	r3, r3, #1
 8009746:	2b00      	cmp	r3, #0
 8009748:	bf0c      	ite	eq
 800974a:	2301      	moveq	r3, #1
 800974c:	2300      	movne	r3, #0
 800974e:	b2db      	uxtb	r3, r3
 8009750:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009752:	69fb      	ldr	r3, [r7, #28]
 8009754:	015a      	lsls	r2, r3, #5
 8009756:	6a3b      	ldr	r3, [r7, #32]
 8009758:	4413      	add	r3, r2
 800975a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	69fa      	ldr	r2, [r7, #28]
 8009762:	0151      	lsls	r1, r2, #5
 8009764:	6a3a      	ldr	r2, [r7, #32]
 8009766:	440a      	add	r2, r1
 8009768:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800976c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009770:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8009772:	69fb      	ldr	r3, [r7, #28]
 8009774:	015a      	lsls	r2, r3, #5
 8009776:	6a3b      	ldr	r3, [r7, #32]
 8009778:	4413      	add	r3, r2
 800977a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800977e:	681a      	ldr	r2, [r3, #0]
 8009780:	7e7b      	ldrb	r3, [r7, #25]
 8009782:	075b      	lsls	r3, r3, #29
 8009784:	69f9      	ldr	r1, [r7, #28]
 8009786:	0148      	lsls	r0, r1, #5
 8009788:	6a39      	ldr	r1, [r7, #32]
 800978a:	4401      	add	r1, r0
 800978c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8009790:	4313      	orrs	r3, r2
 8009792:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	015a      	lsls	r2, r3, #5
 8009798:	6a3b      	ldr	r3, [r7, #32]
 800979a:	4413      	add	r3, r2
 800979c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80097aa:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	78db      	ldrb	r3, [r3, #3]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d004      	beq.n	80097be <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097ba:	613b      	str	r3, [r7, #16]
 80097bc:	e003      	b.n	80097c6 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80097c4:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80097cc:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	015a      	lsls	r2, r3, #5
 80097d2:	6a3b      	ldr	r3, [r7, #32]
 80097d4:	4413      	add	r3, r2
 80097d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80097da:	461a      	mov	r2, r3
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80097e0:	79fb      	ldrb	r3, [r7, #7]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d001      	beq.n	80097ea <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80097e6:	2300      	movs	r3, #0
 80097e8:	e04e      	b.n	8009888 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	78db      	ldrb	r3, [r3, #3]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d149      	bne.n	8009886 <USB_HC_StartXfer+0x276>
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	695b      	ldr	r3, [r3, #20]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d045      	beq.n	8009886 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	79db      	ldrb	r3, [r3, #7]
 80097fe:	2b03      	cmp	r3, #3
 8009800:	d830      	bhi.n	8009864 <USB_HC_StartXfer+0x254>
 8009802:	a201      	add	r2, pc, #4	; (adr r2, 8009808 <USB_HC_StartXfer+0x1f8>)
 8009804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009808:	08009819 	.word	0x08009819
 800980c:	0800983d 	.word	0x0800983d
 8009810:	08009819 	.word	0x08009819
 8009814:	0800983d 	.word	0x0800983d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	695b      	ldr	r3, [r3, #20]
 800981c:	3303      	adds	r3, #3
 800981e:	089b      	lsrs	r3, r3, #2
 8009820:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009822:	8afa      	ldrh	r2, [r7, #22]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009828:	b29b      	uxth	r3, r3
 800982a:	429a      	cmp	r2, r3
 800982c:	d91c      	bls.n	8009868 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	699b      	ldr	r3, [r3, #24]
 8009832:	f043 0220 	orr.w	r2, r3, #32
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	619a      	str	r2, [r3, #24]
        }
        break;
 800983a:	e015      	b.n	8009868 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	695b      	ldr	r3, [r3, #20]
 8009840:	3303      	adds	r3, #3
 8009842:	089b      	lsrs	r3, r3, #2
 8009844:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009846:	8afa      	ldrh	r2, [r7, #22]
 8009848:	6a3b      	ldr	r3, [r7, #32]
 800984a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	b29b      	uxth	r3, r3
 8009852:	429a      	cmp	r2, r3
 8009854:	d90a      	bls.n	800986c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	699b      	ldr	r3, [r3, #24]
 800985a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	619a      	str	r2, [r3, #24]
        }
        break;
 8009862:	e003      	b.n	800986c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8009864:	bf00      	nop
 8009866:	e002      	b.n	800986e <USB_HC_StartXfer+0x25e>
        break;
 8009868:	bf00      	nop
 800986a:	e000      	b.n	800986e <USB_HC_StartXfer+0x25e>
        break;
 800986c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	68d9      	ldr	r1, [r3, #12]
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	785a      	ldrb	r2, [r3, #1]
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	695b      	ldr	r3, [r3, #20]
 800987a:	b29b      	uxth	r3, r3
 800987c:	2000      	movs	r0, #0
 800987e:	9000      	str	r0, [sp, #0]
 8009880:	68f8      	ldr	r0, [r7, #12]
 8009882:	f7ff fb53 	bl	8008f2c <USB_WritePacket>
  }

  return HAL_OK;
 8009886:	2300      	movs	r3, #0
}
 8009888:	4618      	mov	r0, r3
 800988a:	3728      	adds	r7, #40	; 0x28
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}
 8009890:	1ff80000 	.word	0x1ff80000

08009894 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009894:	b480      	push	{r7}
 8009896:	b085      	sub	sp, #20
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098a6:	695b      	ldr	r3, [r3, #20]
 80098a8:	b29b      	uxth	r3, r3
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3714      	adds	r7, #20
 80098ae:	46bd      	mov	sp, r7
 80098b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b4:	4770      	bx	lr

080098b6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80098b6:	b480      	push	{r7}
 80098b8:	b089      	sub	sp, #36	; 0x24
 80098ba:	af00      	add	r7, sp, #0
 80098bc:	6078      	str	r0, [r7, #4]
 80098be:	460b      	mov	r3, r1
 80098c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 80098c6:	78fb      	ldrb	r3, [r7, #3]
 80098c8:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 80098ca:	2300      	movs	r3, #0
 80098cc:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	015a      	lsls	r2, r3, #5
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	4413      	add	r3, r2
 80098d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	0c9b      	lsrs	r3, r3, #18
 80098de:	f003 0303 	and.w	r3, r3, #3
 80098e2:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	015a      	lsls	r2, r3, #5
 80098e8:	69bb      	ldr	r3, [r7, #24]
 80098ea:	4413      	add	r3, r2
 80098ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	0fdb      	lsrs	r3, r3, #31
 80098f4:	f003 0301 	and.w	r3, r3, #1
 80098f8:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	f003 0320 	and.w	r3, r3, #32
 8009902:	2b20      	cmp	r3, #32
 8009904:	d104      	bne.n	8009910 <USB_HC_Halt+0x5a>
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d101      	bne.n	8009910 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800990c:	2300      	movs	r3, #0
 800990e:	e0e8      	b.n	8009ae2 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d002      	beq.n	800991c <USB_HC_Halt+0x66>
 8009916:	693b      	ldr	r3, [r7, #16]
 8009918:	2b02      	cmp	r3, #2
 800991a:	d173      	bne.n	8009a04 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	015a      	lsls	r2, r3, #5
 8009920:	69bb      	ldr	r3, [r7, #24]
 8009922:	4413      	add	r3, r2
 8009924:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	697a      	ldr	r2, [r7, #20]
 800992c:	0151      	lsls	r1, r2, #5
 800992e:	69ba      	ldr	r2, [r7, #24]
 8009930:	440a      	add	r2, r1
 8009932:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009936:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800993a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	f003 0320 	and.w	r3, r3, #32
 8009944:	2b00      	cmp	r3, #0
 8009946:	f040 80cb 	bne.w	8009ae0 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800994e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009952:	2b00      	cmp	r3, #0
 8009954:	d143      	bne.n	80099de <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	015a      	lsls	r2, r3, #5
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	4413      	add	r3, r2
 800995e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	697a      	ldr	r2, [r7, #20]
 8009966:	0151      	lsls	r1, r2, #5
 8009968:	69ba      	ldr	r2, [r7, #24]
 800996a:	440a      	add	r2, r1
 800996c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009970:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009974:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	015a      	lsls	r2, r3, #5
 800997a:	69bb      	ldr	r3, [r7, #24]
 800997c:	4413      	add	r3, r2
 800997e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	697a      	ldr	r2, [r7, #20]
 8009986:	0151      	lsls	r1, r2, #5
 8009988:	69ba      	ldr	r2, [r7, #24]
 800998a:	440a      	add	r2, r1
 800998c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009990:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009994:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	015a      	lsls	r2, r3, #5
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	4413      	add	r3, r2
 800999e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	697a      	ldr	r2, [r7, #20]
 80099a6:	0151      	lsls	r1, r2, #5
 80099a8:	69ba      	ldr	r2, [r7, #24]
 80099aa:	440a      	add	r2, r1
 80099ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80099b0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80099b4:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 80099b6:	69fb      	ldr	r3, [r7, #28]
 80099b8:	3301      	adds	r3, #1
 80099ba:	61fb      	str	r3, [r7, #28]
 80099bc:	69fb      	ldr	r3, [r7, #28]
 80099be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80099c2:	d81d      	bhi.n	8009a00 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	015a      	lsls	r2, r3, #5
 80099c8:	69bb      	ldr	r3, [r7, #24]
 80099ca:	4413      	add	r3, r2
 80099cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80099d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80099da:	d0ec      	beq.n	80099b6 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80099dc:	e080      	b.n	8009ae0 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	015a      	lsls	r2, r3, #5
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	4413      	add	r3, r2
 80099e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	697a      	ldr	r2, [r7, #20]
 80099ee:	0151      	lsls	r1, r2, #5
 80099f0:	69ba      	ldr	r2, [r7, #24]
 80099f2:	440a      	add	r2, r1
 80099f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80099f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80099fc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80099fe:	e06f      	b.n	8009ae0 <USB_HC_Halt+0x22a>
            break;
 8009a00:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009a02:	e06d      	b.n	8009ae0 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	015a      	lsls	r2, r3, #5
 8009a08:	69bb      	ldr	r3, [r7, #24]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	697a      	ldr	r2, [r7, #20]
 8009a14:	0151      	lsls	r1, r2, #5
 8009a16:	69ba      	ldr	r2, [r7, #24]
 8009a18:	440a      	add	r2, r1
 8009a1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009a1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009a22:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009a24:	69bb      	ldr	r3, [r7, #24]
 8009a26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a2a:	691b      	ldr	r3, [r3, #16]
 8009a2c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d143      	bne.n	8009abc <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	015a      	lsls	r2, r3, #5
 8009a38:	69bb      	ldr	r3, [r7, #24]
 8009a3a:	4413      	add	r3, r2
 8009a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	697a      	ldr	r2, [r7, #20]
 8009a44:	0151      	lsls	r1, r2, #5
 8009a46:	69ba      	ldr	r2, [r7, #24]
 8009a48:	440a      	add	r2, r1
 8009a4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009a4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009a52:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	015a      	lsls	r2, r3, #5
 8009a58:	69bb      	ldr	r3, [r7, #24]
 8009a5a:	4413      	add	r3, r2
 8009a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	697a      	ldr	r2, [r7, #20]
 8009a64:	0151      	lsls	r1, r2, #5
 8009a66:	69ba      	ldr	r2, [r7, #24]
 8009a68:	440a      	add	r2, r1
 8009a6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009a72:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	015a      	lsls	r2, r3, #5
 8009a78:	69bb      	ldr	r3, [r7, #24]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	697a      	ldr	r2, [r7, #20]
 8009a84:	0151      	lsls	r1, r2, #5
 8009a86:	69ba      	ldr	r2, [r7, #24]
 8009a88:	440a      	add	r2, r1
 8009a8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009a8e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009a92:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	3301      	adds	r3, #1
 8009a98:	61fb      	str	r3, [r7, #28]
 8009a9a:	69fb      	ldr	r3, [r7, #28]
 8009a9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009aa0:	d81d      	bhi.n	8009ade <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	015a      	lsls	r2, r3, #5
 8009aa6:	69bb      	ldr	r3, [r7, #24]
 8009aa8:	4413      	add	r3, r2
 8009aaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009ab4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ab8:	d0ec      	beq.n	8009a94 <USB_HC_Halt+0x1de>
 8009aba:	e011      	b.n	8009ae0 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	015a      	lsls	r2, r3, #5
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	4413      	add	r3, r2
 8009ac4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	697a      	ldr	r2, [r7, #20]
 8009acc:	0151      	lsls	r1, r2, #5
 8009ace:	69ba      	ldr	r2, [r7, #24]
 8009ad0:	440a      	add	r2, r1
 8009ad2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009ada:	6013      	str	r3, [r2, #0]
 8009adc:	e000      	b.n	8009ae0 <USB_HC_Halt+0x22a>
          break;
 8009ade:	bf00      	nop
    }
  }

  return HAL_OK;
 8009ae0:	2300      	movs	r3, #0
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3724      	adds	r7, #36	; 0x24
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aec:	4770      	bx	lr
	...

08009af0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b087      	sub	sp, #28
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	460b      	mov	r3, r1
 8009afa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8009b00:	78fb      	ldrb	r3, [r7, #3]
 8009b02:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009b04:	2301      	movs	r3, #1
 8009b06:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	04da      	lsls	r2, r3, #19
 8009b0c:	4b15      	ldr	r3, [pc, #84]	; (8009b64 <USB_DoPing+0x74>)
 8009b0e:	4013      	ands	r3, r2
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	0151      	lsls	r1, r2, #5
 8009b14:	697a      	ldr	r2, [r7, #20]
 8009b16:	440a      	add	r2, r1
 8009b18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009b1c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009b20:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	015a      	lsls	r2, r3, #5
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	4413      	add	r3, r2
 8009b2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009b38:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009b40:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	015a      	lsls	r2, r3, #5
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	4413      	add	r3, r2
 8009b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b4e:	461a      	mov	r2, r3
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009b54:	2300      	movs	r3, #0
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	371c      	adds	r7, #28
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b60:	4770      	bx	lr
 8009b62:	bf00      	nop
 8009b64:	1ff80000 	.word	0x1ff80000

08009b68 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b086      	sub	sp, #24
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8009b74:	2300      	movs	r3, #0
 8009b76:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f7ff f935 	bl	8008de8 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8009b7e:	2110      	movs	r1, #16
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f7ff f98f 	bl	8008ea4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f7ff f9b0 	bl	8008eec <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	613b      	str	r3, [r7, #16]
 8009b90:	e01f      	b.n	8009bd2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	015a      	lsls	r2, r3, #5
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	4413      	add	r3, r2
 8009b9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009ba8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009bb0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009bb8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	015a      	lsls	r2, r3, #5
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	4413      	add	r3, r2
 8009bc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009bc6:	461a      	mov	r2, r3
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	3301      	adds	r3, #1
 8009bd0:	613b      	str	r3, [r7, #16]
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	2b0f      	cmp	r3, #15
 8009bd6:	d9dc      	bls.n	8009b92 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009bd8:	2300      	movs	r3, #0
 8009bda:	613b      	str	r3, [r7, #16]
 8009bdc:	e034      	b.n	8009c48 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	015a      	lsls	r2, r3, #5
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	4413      	add	r3, r2
 8009be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009bf4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009bfc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009c04:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	015a      	lsls	r2, r3, #5
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	4413      	add	r3, r2
 8009c0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009c12:	461a      	mov	r2, r3
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	617b      	str	r3, [r7, #20]
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009c24:	d80c      	bhi.n	8009c40 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	015a      	lsls	r2, r3, #5
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	4413      	add	r3, r2
 8009c2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c3c:	d0ec      	beq.n	8009c18 <USB_StopHost+0xb0>
 8009c3e:	e000      	b.n	8009c42 <USB_StopHost+0xda>
        break;
 8009c40:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	3301      	adds	r3, #1
 8009c46:	613b      	str	r3, [r7, #16]
 8009c48:	693b      	ldr	r3, [r7, #16]
 8009c4a:	2b0f      	cmp	r3, #15
 8009c4c:	d9c7      	bls.n	8009bde <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c54:	461a      	mov	r2, r3
 8009c56:	f04f 33ff 	mov.w	r3, #4294967295
 8009c5a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c62:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f7ff f8ae 	bl	8008dc6 <USB_EnableGlobalInt>

  return HAL_OK;
 8009c6a:	2300      	movs	r3, #0
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3718      	adds	r7, #24
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8009c78:	4904      	ldr	r1, [pc, #16]	; (8009c8c <MX_FATFS_Init+0x18>)
 8009c7a:	4805      	ldr	r0, [pc, #20]	; (8009c90 <MX_FATFS_Init+0x1c>)
 8009c7c:	f004 f866 	bl	800dd4c <FATFS_LinkDriver>
 8009c80:	4603      	mov	r3, r0
 8009c82:	461a      	mov	r2, r3
 8009c84:	4b03      	ldr	r3, [pc, #12]	; (8009c94 <MX_FATFS_Init+0x20>)
 8009c86:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009c88:	bf00      	nop
 8009c8a:	bd80      	pop	{r7, pc}
 8009c8c:	20002584 	.word	0x20002584
 8009c90:	0801e8e0 	.word	0x0801e8e0
 8009c94:	200045ec 	.word	0x200045ec

08009c98 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 8009ca2:	2300      	movs	r3, #0
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	370c      	adds	r7, #12
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cae:	4770      	bx	lr

08009cb0 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b084      	sub	sp, #16
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 8009cbe:	79fb      	ldrb	r3, [r7, #7]
 8009cc0:	4619      	mov	r1, r3
 8009cc2:	4808      	ldr	r0, [pc, #32]	; (8009ce4 <USBH_status+0x34>)
 8009cc4:	f001 fc6a 	bl	800b59c <USBH_MSC_UnitIsReady>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d002      	beq.n	8009cd4 <USBH_status+0x24>
  {
    res = RES_OK;
 8009cce:	2300      	movs	r3, #0
 8009cd0:	73fb      	strb	r3, [r7, #15]
 8009cd2:	e001      	b.n	8009cd8 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8009cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3710      	adds	r7, #16
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}
 8009ce2:	bf00      	nop
 8009ce4:	200183a4 	.word	0x200183a4

08009ce8 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b094      	sub	sp, #80	; 0x50
 8009cec:	af02      	add	r7, sp, #8
 8009cee:	60b9      	str	r1, [r7, #8]
 8009cf0:	607a      	str	r2, [r7, #4]
 8009cf2:	603b      	str	r3, [r7, #0]
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 8009cfe:	7bf9      	ldrb	r1, [r7, #15]
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	9300      	str	r3, [sp, #0]
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	687a      	ldr	r2, [r7, #4]
 8009d08:	4818      	ldr	r0, [pc, #96]	; (8009d6c <USBH_read+0x84>)
 8009d0a:	f001 fc91 	bl	800b630 <USBH_MSC_Read>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d103      	bne.n	8009d1c <USBH_read+0x34>
  {
    res = RES_OK;
 8009d14:	2300      	movs	r3, #0
 8009d16:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009d1a:	e020      	b.n	8009d5e <USBH_read+0x76>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8009d1c:	f107 0210 	add.w	r2, r7, #16
 8009d20:	7bfb      	ldrb	r3, [r7, #15]
 8009d22:	4619      	mov	r1, r3
 8009d24:	4811      	ldr	r0, [pc, #68]	; (8009d6c <USBH_read+0x84>)
 8009d26:	f001 fc5f 	bl	800b5e8 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8009d2a:	7f7b      	ldrb	r3, [r7, #29]
 8009d2c:	2b3a      	cmp	r3, #58	; 0x3a
 8009d2e:	d005      	beq.n	8009d3c <USBH_read+0x54>
 8009d30:	2b3a      	cmp	r3, #58	; 0x3a
 8009d32:	dc10      	bgt.n	8009d56 <USBH_read+0x6e>
 8009d34:	2b04      	cmp	r3, #4
 8009d36:	d001      	beq.n	8009d3c <USBH_read+0x54>
 8009d38:	2b28      	cmp	r3, #40	; 0x28
 8009d3a:	d10c      	bne.n	8009d56 <USBH_read+0x6e>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
 8009d3c:	480c      	ldr	r0, [pc, #48]	; (8009d70 <USBH_read+0x88>)
 8009d3e:	f00f fc33 	bl	80195a8 <iprintf>
 8009d42:	480c      	ldr	r0, [pc, #48]	; (8009d74 <USBH_read+0x8c>)
 8009d44:	f00f fc30 	bl	80195a8 <iprintf>
 8009d48:	200a      	movs	r0, #10
 8009d4a:	f00f fc45 	bl	80195d8 <putchar>
      res = RES_NOTRDY;
 8009d4e:	2303      	movs	r3, #3
 8009d50:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009d54:	e003      	b.n	8009d5e <USBH_read+0x76>

    default:
      res = RES_ERROR;
 8009d56:	2301      	movs	r3, #1
 8009d58:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009d5c:	bf00      	nop
    }
  }

  return res;
 8009d5e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3748      	adds	r7, #72	; 0x48
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}
 8009d6a:	bf00      	nop
 8009d6c:	200183a4 	.word	0x200183a4
 8009d70:	0801b734 	.word	0x0801b734
 8009d74:	0801b73c 	.word	0x0801b73c

08009d78 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b094      	sub	sp, #80	; 0x50
 8009d7c:	af02      	add	r7, sp, #8
 8009d7e:	60b9      	str	r1, [r7, #8]
 8009d80:	607a      	str	r2, [r7, #4]
 8009d82:	603b      	str	r3, [r7, #0]
 8009d84:	4603      	mov	r3, r0
 8009d86:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 8009d8e:	7bf9      	ldrb	r1, [r7, #15]
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	9300      	str	r3, [sp, #0]
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	687a      	ldr	r2, [r7, #4]
 8009d98:	4820      	ldr	r0, [pc, #128]	; (8009e1c <USBH_write+0xa4>)
 8009d9a:	f001 fcb2 	bl	800b702 <USBH_MSC_Write>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d103      	bne.n	8009dac <USBH_write+0x34>
  {
    res = RES_OK;
 8009da4:	2300      	movs	r3, #0
 8009da6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009daa:	e031      	b.n	8009e10 <USBH_write+0x98>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8009dac:	f107 0210 	add.w	r2, r7, #16
 8009db0:	7bfb      	ldrb	r3, [r7, #15]
 8009db2:	4619      	mov	r1, r3
 8009db4:	4819      	ldr	r0, [pc, #100]	; (8009e1c <USBH_write+0xa4>)
 8009db6:	f001 fc17 	bl	800b5e8 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8009dba:	7f7b      	ldrb	r3, [r7, #29]
 8009dbc:	2b3a      	cmp	r3, #58	; 0x3a
 8009dbe:	d016      	beq.n	8009dee <USBH_write+0x76>
 8009dc0:	2b3a      	cmp	r3, #58	; 0x3a
 8009dc2:	dc21      	bgt.n	8009e08 <USBH_write+0x90>
 8009dc4:	2b28      	cmp	r3, #40	; 0x28
 8009dc6:	d012      	beq.n	8009dee <USBH_write+0x76>
 8009dc8:	2b28      	cmp	r3, #40	; 0x28
 8009dca:	dc1d      	bgt.n	8009e08 <USBH_write+0x90>
 8009dcc:	2b04      	cmp	r3, #4
 8009dce:	d00e      	beq.n	8009dee <USBH_write+0x76>
 8009dd0:	2b27      	cmp	r3, #39	; 0x27
 8009dd2:	d119      	bne.n	8009e08 <USBH_write+0x90>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 8009dd4:	4812      	ldr	r0, [pc, #72]	; (8009e20 <USBH_write+0xa8>)
 8009dd6:	f00f fbe7 	bl	80195a8 <iprintf>
 8009dda:	4812      	ldr	r0, [pc, #72]	; (8009e24 <USBH_write+0xac>)
 8009ddc:	f00f fbe4 	bl	80195a8 <iprintf>
 8009de0:	200a      	movs	r0, #10
 8009de2:	f00f fbf9 	bl	80195d8 <putchar>
      res = RES_WRPRT;
 8009de6:	2302      	movs	r3, #2
 8009de8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009dec:	e010      	b.n	8009e10 <USBH_write+0x98>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 8009dee:	480c      	ldr	r0, [pc, #48]	; (8009e20 <USBH_write+0xa8>)
 8009df0:	f00f fbda 	bl	80195a8 <iprintf>
 8009df4:	480c      	ldr	r0, [pc, #48]	; (8009e28 <USBH_write+0xb0>)
 8009df6:	f00f fbd7 	bl	80195a8 <iprintf>
 8009dfa:	200a      	movs	r0, #10
 8009dfc:	f00f fbec 	bl	80195d8 <putchar>
      res = RES_NOTRDY;
 8009e00:	2303      	movs	r3, #3
 8009e02:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009e06:	e003      	b.n	8009e10 <USBH_write+0x98>

    default:
      res = RES_ERROR;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009e0e:	bf00      	nop
    }
  }

  return res;
 8009e10:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	3748      	adds	r7, #72	; 0x48
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}
 8009e1c:	200183a4 	.word	0x200183a4
 8009e20:	0801b734 	.word	0x0801b734
 8009e24:	0801b754 	.word	0x0801b754
 8009e28:	0801b73c 	.word	0x0801b73c

08009e2c <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b090      	sub	sp, #64	; 0x40
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	4603      	mov	r3, r0
 8009e34:	603a      	str	r2, [r7, #0]
 8009e36:	71fb      	strb	r3, [r7, #7]
 8009e38:	460b      	mov	r3, r1
 8009e3a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 8009e42:	79bb      	ldrb	r3, [r7, #6]
 8009e44:	2b03      	cmp	r3, #3
 8009e46:	d852      	bhi.n	8009eee <USBH_ioctl+0xc2>
 8009e48:	a201      	add	r2, pc, #4	; (adr r2, 8009e50 <USBH_ioctl+0x24>)
 8009e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e4e:	bf00      	nop
 8009e50:	08009e61 	.word	0x08009e61
 8009e54:	08009e69 	.word	0x08009e69
 8009e58:	08009e93 	.word	0x08009e93
 8009e5c:	08009ebf 	.word	0x08009ebf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8009e60:	2300      	movs	r3, #0
 8009e62:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009e66:	e045      	b.n	8009ef4 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009e68:	f107 0208 	add.w	r2, r7, #8
 8009e6c:	79fb      	ldrb	r3, [r7, #7]
 8009e6e:	4619      	mov	r1, r3
 8009e70:	4823      	ldr	r0, [pc, #140]	; (8009f00 <USBH_ioctl+0xd4>)
 8009e72:	f001 fbb9 	bl	800b5e8 <USBH_MSC_GetLUNInfo>
 8009e76:	4603      	mov	r3, r0
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d106      	bne.n	8009e8a <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009e82:	2300      	movs	r3, #0
 8009e84:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009e88:	e034      	b.n	8009ef4 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009e8a:	2301      	movs	r3, #1
 8009e8c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009e90:	e030      	b.n	8009ef4 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009e92:	f107 0208 	add.w	r2, r7, #8
 8009e96:	79fb      	ldrb	r3, [r7, #7]
 8009e98:	4619      	mov	r1, r3
 8009e9a:	4819      	ldr	r0, [pc, #100]	; (8009f00 <USBH_ioctl+0xd4>)
 8009e9c:	f001 fba4 	bl	800b5e8 <USBH_MSC_GetLUNInfo>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d107      	bne.n	8009eb6 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 8009ea6:	8a3b      	ldrh	r3, [r7, #16]
 8009ea8:	461a      	mov	r2, r3
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009eae:	2300      	movs	r3, #0
 8009eb0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009eb4:	e01e      	b.n	8009ef4 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009ebc:	e01a      	b.n	8009ef4 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009ebe:	f107 0208 	add.w	r2, r7, #8
 8009ec2:	79fb      	ldrb	r3, [r7, #7]
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	480e      	ldr	r0, [pc, #56]	; (8009f00 <USBH_ioctl+0xd4>)
 8009ec8:	f001 fb8e 	bl	800b5e8 <USBH_MSC_GetLUNInfo>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d109      	bne.n	8009ee6 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 8009ed2:	8a3b      	ldrh	r3, [r7, #16]
 8009ed4:	0a5b      	lsrs	r3, r3, #9
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	461a      	mov	r2, r3
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009ee4:	e006      	b.n	8009ef4 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009eec:	e002      	b.n	8009ef4 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 8009eee:	2304      	movs	r3, #4
 8009ef0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8009ef4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3740      	adds	r7, #64	; 0x40
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}
 8009f00:	200183a4 	.word	0x200183a4

08009f04 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b084      	sub	sp, #16
 8009f08:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8009f0a:	4b8d      	ldr	r3, [pc, #564]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f0c:	22c0      	movs	r2, #192	; 0xc0
 8009f0e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8009f10:	4b8b      	ldr	r3, [pc, #556]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f12:	22a8      	movs	r2, #168	; 0xa8
 8009f14:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8009f16:	4b8a      	ldr	r3, [pc, #552]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f18:	2201      	movs	r2, #1
 8009f1a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 201;
 8009f1c:	4b88      	ldr	r3, [pc, #544]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f1e:	22c9      	movs	r2, #201	; 0xc9
 8009f20:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8009f22:	4b88      	ldr	r3, [pc, #544]	; (800a144 <MX_LWIP_Init+0x240>)
 8009f24:	22ff      	movs	r2, #255	; 0xff
 8009f26:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8009f28:	4b86      	ldr	r3, [pc, #536]	; (800a144 <MX_LWIP_Init+0x240>)
 8009f2a:	22ff      	movs	r2, #255	; 0xff
 8009f2c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8009f2e:	4b85      	ldr	r3, [pc, #532]	; (800a144 <MX_LWIP_Init+0x240>)
 8009f30:	22ff      	movs	r2, #255	; 0xff
 8009f32:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8009f34:	4b83      	ldr	r3, [pc, #524]	; (800a144 <MX_LWIP_Init+0x240>)
 8009f36:	2200      	movs	r2, #0
 8009f38:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8009f3a:	4b83      	ldr	r3, [pc, #524]	; (800a148 <MX_LWIP_Init+0x244>)
 8009f3c:	22c0      	movs	r2, #192	; 0xc0
 8009f3e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8009f40:	4b81      	ldr	r3, [pc, #516]	; (800a148 <MX_LWIP_Init+0x244>)
 8009f42:	22a8      	movs	r2, #168	; 0xa8
 8009f44:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8009f46:	4b80      	ldr	r3, [pc, #512]	; (800a148 <MX_LWIP_Init+0x244>)
 8009f48:	2201      	movs	r2, #1
 8009f4a:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8009f4c:	4b7e      	ldr	r3, [pc, #504]	; (800a148 <MX_LWIP_Init+0x244>)
 8009f4e:	2201      	movs	r2, #1
 8009f50:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 8009f52:	f003 ff38 	bl	800ddc6 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8009f56:	4b7a      	ldr	r3, [pc, #488]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f58:	781b      	ldrb	r3, [r3, #0]
 8009f5a:	061a      	lsls	r2, r3, #24
 8009f5c:	4b78      	ldr	r3, [pc, #480]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f5e:	785b      	ldrb	r3, [r3, #1]
 8009f60:	041b      	lsls	r3, r3, #16
 8009f62:	431a      	orrs	r2, r3
 8009f64:	4b76      	ldr	r3, [pc, #472]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f66:	789b      	ldrb	r3, [r3, #2]
 8009f68:	021b      	lsls	r3, r3, #8
 8009f6a:	4313      	orrs	r3, r2
 8009f6c:	4a74      	ldr	r2, [pc, #464]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f6e:	78d2      	ldrb	r2, [r2, #3]
 8009f70:	4313      	orrs	r3, r2
 8009f72:	061a      	lsls	r2, r3, #24
 8009f74:	4b72      	ldr	r3, [pc, #456]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f76:	781b      	ldrb	r3, [r3, #0]
 8009f78:	0619      	lsls	r1, r3, #24
 8009f7a:	4b71      	ldr	r3, [pc, #452]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f7c:	785b      	ldrb	r3, [r3, #1]
 8009f7e:	041b      	lsls	r3, r3, #16
 8009f80:	4319      	orrs	r1, r3
 8009f82:	4b6f      	ldr	r3, [pc, #444]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f84:	789b      	ldrb	r3, [r3, #2]
 8009f86:	021b      	lsls	r3, r3, #8
 8009f88:	430b      	orrs	r3, r1
 8009f8a:	496d      	ldr	r1, [pc, #436]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f8c:	78c9      	ldrb	r1, [r1, #3]
 8009f8e:	430b      	orrs	r3, r1
 8009f90:	021b      	lsls	r3, r3, #8
 8009f92:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009f96:	431a      	orrs	r2, r3
 8009f98:	4b69      	ldr	r3, [pc, #420]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009f9a:	781b      	ldrb	r3, [r3, #0]
 8009f9c:	0619      	lsls	r1, r3, #24
 8009f9e:	4b68      	ldr	r3, [pc, #416]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009fa0:	785b      	ldrb	r3, [r3, #1]
 8009fa2:	041b      	lsls	r3, r3, #16
 8009fa4:	4319      	orrs	r1, r3
 8009fa6:	4b66      	ldr	r3, [pc, #408]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009fa8:	789b      	ldrb	r3, [r3, #2]
 8009faa:	021b      	lsls	r3, r3, #8
 8009fac:	430b      	orrs	r3, r1
 8009fae:	4964      	ldr	r1, [pc, #400]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009fb0:	78c9      	ldrb	r1, [r1, #3]
 8009fb2:	430b      	orrs	r3, r1
 8009fb4:	0a1b      	lsrs	r3, r3, #8
 8009fb6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009fba:	431a      	orrs	r2, r3
 8009fbc:	4b60      	ldr	r3, [pc, #384]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	0619      	lsls	r1, r3, #24
 8009fc2:	4b5f      	ldr	r3, [pc, #380]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009fc4:	785b      	ldrb	r3, [r3, #1]
 8009fc6:	041b      	lsls	r3, r3, #16
 8009fc8:	4319      	orrs	r1, r3
 8009fca:	4b5d      	ldr	r3, [pc, #372]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009fcc:	789b      	ldrb	r3, [r3, #2]
 8009fce:	021b      	lsls	r3, r3, #8
 8009fd0:	430b      	orrs	r3, r1
 8009fd2:	495b      	ldr	r1, [pc, #364]	; (800a140 <MX_LWIP_Init+0x23c>)
 8009fd4:	78c9      	ldrb	r1, [r1, #3]
 8009fd6:	430b      	orrs	r3, r1
 8009fd8:	0e1b      	lsrs	r3, r3, #24
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	4a5b      	ldr	r2, [pc, #364]	; (800a14c <MX_LWIP_Init+0x248>)
 8009fde:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8009fe0:	4b58      	ldr	r3, [pc, #352]	; (800a144 <MX_LWIP_Init+0x240>)
 8009fe2:	781b      	ldrb	r3, [r3, #0]
 8009fe4:	061a      	lsls	r2, r3, #24
 8009fe6:	4b57      	ldr	r3, [pc, #348]	; (800a144 <MX_LWIP_Init+0x240>)
 8009fe8:	785b      	ldrb	r3, [r3, #1]
 8009fea:	041b      	lsls	r3, r3, #16
 8009fec:	431a      	orrs	r2, r3
 8009fee:	4b55      	ldr	r3, [pc, #340]	; (800a144 <MX_LWIP_Init+0x240>)
 8009ff0:	789b      	ldrb	r3, [r3, #2]
 8009ff2:	021b      	lsls	r3, r3, #8
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	4a53      	ldr	r2, [pc, #332]	; (800a144 <MX_LWIP_Init+0x240>)
 8009ff8:	78d2      	ldrb	r2, [r2, #3]
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	061a      	lsls	r2, r3, #24
 8009ffe:	4b51      	ldr	r3, [pc, #324]	; (800a144 <MX_LWIP_Init+0x240>)
 800a000:	781b      	ldrb	r3, [r3, #0]
 800a002:	0619      	lsls	r1, r3, #24
 800a004:	4b4f      	ldr	r3, [pc, #316]	; (800a144 <MX_LWIP_Init+0x240>)
 800a006:	785b      	ldrb	r3, [r3, #1]
 800a008:	041b      	lsls	r3, r3, #16
 800a00a:	4319      	orrs	r1, r3
 800a00c:	4b4d      	ldr	r3, [pc, #308]	; (800a144 <MX_LWIP_Init+0x240>)
 800a00e:	789b      	ldrb	r3, [r3, #2]
 800a010:	021b      	lsls	r3, r3, #8
 800a012:	430b      	orrs	r3, r1
 800a014:	494b      	ldr	r1, [pc, #300]	; (800a144 <MX_LWIP_Init+0x240>)
 800a016:	78c9      	ldrb	r1, [r1, #3]
 800a018:	430b      	orrs	r3, r1
 800a01a:	021b      	lsls	r3, r3, #8
 800a01c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a020:	431a      	orrs	r2, r3
 800a022:	4b48      	ldr	r3, [pc, #288]	; (800a144 <MX_LWIP_Init+0x240>)
 800a024:	781b      	ldrb	r3, [r3, #0]
 800a026:	0619      	lsls	r1, r3, #24
 800a028:	4b46      	ldr	r3, [pc, #280]	; (800a144 <MX_LWIP_Init+0x240>)
 800a02a:	785b      	ldrb	r3, [r3, #1]
 800a02c:	041b      	lsls	r3, r3, #16
 800a02e:	4319      	orrs	r1, r3
 800a030:	4b44      	ldr	r3, [pc, #272]	; (800a144 <MX_LWIP_Init+0x240>)
 800a032:	789b      	ldrb	r3, [r3, #2]
 800a034:	021b      	lsls	r3, r3, #8
 800a036:	430b      	orrs	r3, r1
 800a038:	4942      	ldr	r1, [pc, #264]	; (800a144 <MX_LWIP_Init+0x240>)
 800a03a:	78c9      	ldrb	r1, [r1, #3]
 800a03c:	430b      	orrs	r3, r1
 800a03e:	0a1b      	lsrs	r3, r3, #8
 800a040:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a044:	431a      	orrs	r2, r3
 800a046:	4b3f      	ldr	r3, [pc, #252]	; (800a144 <MX_LWIP_Init+0x240>)
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	0619      	lsls	r1, r3, #24
 800a04c:	4b3d      	ldr	r3, [pc, #244]	; (800a144 <MX_LWIP_Init+0x240>)
 800a04e:	785b      	ldrb	r3, [r3, #1]
 800a050:	041b      	lsls	r3, r3, #16
 800a052:	4319      	orrs	r1, r3
 800a054:	4b3b      	ldr	r3, [pc, #236]	; (800a144 <MX_LWIP_Init+0x240>)
 800a056:	789b      	ldrb	r3, [r3, #2]
 800a058:	021b      	lsls	r3, r3, #8
 800a05a:	430b      	orrs	r3, r1
 800a05c:	4939      	ldr	r1, [pc, #228]	; (800a144 <MX_LWIP_Init+0x240>)
 800a05e:	78c9      	ldrb	r1, [r1, #3]
 800a060:	430b      	orrs	r3, r1
 800a062:	0e1b      	lsrs	r3, r3, #24
 800a064:	4313      	orrs	r3, r2
 800a066:	4a3a      	ldr	r2, [pc, #232]	; (800a150 <MX_LWIP_Init+0x24c>)
 800a068:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a06a:	4b37      	ldr	r3, [pc, #220]	; (800a148 <MX_LWIP_Init+0x244>)
 800a06c:	781b      	ldrb	r3, [r3, #0]
 800a06e:	061a      	lsls	r2, r3, #24
 800a070:	4b35      	ldr	r3, [pc, #212]	; (800a148 <MX_LWIP_Init+0x244>)
 800a072:	785b      	ldrb	r3, [r3, #1]
 800a074:	041b      	lsls	r3, r3, #16
 800a076:	431a      	orrs	r2, r3
 800a078:	4b33      	ldr	r3, [pc, #204]	; (800a148 <MX_LWIP_Init+0x244>)
 800a07a:	789b      	ldrb	r3, [r3, #2]
 800a07c:	021b      	lsls	r3, r3, #8
 800a07e:	4313      	orrs	r3, r2
 800a080:	4a31      	ldr	r2, [pc, #196]	; (800a148 <MX_LWIP_Init+0x244>)
 800a082:	78d2      	ldrb	r2, [r2, #3]
 800a084:	4313      	orrs	r3, r2
 800a086:	061a      	lsls	r2, r3, #24
 800a088:	4b2f      	ldr	r3, [pc, #188]	; (800a148 <MX_LWIP_Init+0x244>)
 800a08a:	781b      	ldrb	r3, [r3, #0]
 800a08c:	0619      	lsls	r1, r3, #24
 800a08e:	4b2e      	ldr	r3, [pc, #184]	; (800a148 <MX_LWIP_Init+0x244>)
 800a090:	785b      	ldrb	r3, [r3, #1]
 800a092:	041b      	lsls	r3, r3, #16
 800a094:	4319      	orrs	r1, r3
 800a096:	4b2c      	ldr	r3, [pc, #176]	; (800a148 <MX_LWIP_Init+0x244>)
 800a098:	789b      	ldrb	r3, [r3, #2]
 800a09a:	021b      	lsls	r3, r3, #8
 800a09c:	430b      	orrs	r3, r1
 800a09e:	492a      	ldr	r1, [pc, #168]	; (800a148 <MX_LWIP_Init+0x244>)
 800a0a0:	78c9      	ldrb	r1, [r1, #3]
 800a0a2:	430b      	orrs	r3, r1
 800a0a4:	021b      	lsls	r3, r3, #8
 800a0a6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a0aa:	431a      	orrs	r2, r3
 800a0ac:	4b26      	ldr	r3, [pc, #152]	; (800a148 <MX_LWIP_Init+0x244>)
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	0619      	lsls	r1, r3, #24
 800a0b2:	4b25      	ldr	r3, [pc, #148]	; (800a148 <MX_LWIP_Init+0x244>)
 800a0b4:	785b      	ldrb	r3, [r3, #1]
 800a0b6:	041b      	lsls	r3, r3, #16
 800a0b8:	4319      	orrs	r1, r3
 800a0ba:	4b23      	ldr	r3, [pc, #140]	; (800a148 <MX_LWIP_Init+0x244>)
 800a0bc:	789b      	ldrb	r3, [r3, #2]
 800a0be:	021b      	lsls	r3, r3, #8
 800a0c0:	430b      	orrs	r3, r1
 800a0c2:	4921      	ldr	r1, [pc, #132]	; (800a148 <MX_LWIP_Init+0x244>)
 800a0c4:	78c9      	ldrb	r1, [r1, #3]
 800a0c6:	430b      	orrs	r3, r1
 800a0c8:	0a1b      	lsrs	r3, r3, #8
 800a0ca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a0ce:	431a      	orrs	r2, r3
 800a0d0:	4b1d      	ldr	r3, [pc, #116]	; (800a148 <MX_LWIP_Init+0x244>)
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	0619      	lsls	r1, r3, #24
 800a0d6:	4b1c      	ldr	r3, [pc, #112]	; (800a148 <MX_LWIP_Init+0x244>)
 800a0d8:	785b      	ldrb	r3, [r3, #1]
 800a0da:	041b      	lsls	r3, r3, #16
 800a0dc:	4319      	orrs	r1, r3
 800a0de:	4b1a      	ldr	r3, [pc, #104]	; (800a148 <MX_LWIP_Init+0x244>)
 800a0e0:	789b      	ldrb	r3, [r3, #2]
 800a0e2:	021b      	lsls	r3, r3, #8
 800a0e4:	430b      	orrs	r3, r1
 800a0e6:	4918      	ldr	r1, [pc, #96]	; (800a148 <MX_LWIP_Init+0x244>)
 800a0e8:	78c9      	ldrb	r1, [r1, #3]
 800a0ea:	430b      	orrs	r3, r1
 800a0ec:	0e1b      	lsrs	r3, r3, #24
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	4a18      	ldr	r2, [pc, #96]	; (800a154 <MX_LWIP_Init+0x250>)
 800a0f2:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800a0f4:	4b18      	ldr	r3, [pc, #96]	; (800a158 <MX_LWIP_Init+0x254>)
 800a0f6:	9302      	str	r3, [sp, #8]
 800a0f8:	4b18      	ldr	r3, [pc, #96]	; (800a15c <MX_LWIP_Init+0x258>)
 800a0fa:	9301      	str	r3, [sp, #4]
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	9300      	str	r3, [sp, #0]
 800a100:	4b14      	ldr	r3, [pc, #80]	; (800a154 <MX_LWIP_Init+0x250>)
 800a102:	4a13      	ldr	r2, [pc, #76]	; (800a150 <MX_LWIP_Init+0x24c>)
 800a104:	4911      	ldr	r1, [pc, #68]	; (800a14c <MX_LWIP_Init+0x248>)
 800a106:	4816      	ldr	r0, [pc, #88]	; (800a160 <MX_LWIP_Init+0x25c>)
 800a108:	f004 fb12 	bl	800e730 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a10c:	4814      	ldr	r0, [pc, #80]	; (800a160 <MX_LWIP_Init+0x25c>)
 800a10e:	f004 fcc1 	bl	800ea94 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800a112:	4b13      	ldr	r3, [pc, #76]	; (800a160 <MX_LWIP_Init+0x25c>)
 800a114:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a118:	089b      	lsrs	r3, r3, #2
 800a11a:	f003 0301 	and.w	r3, r3, #1
 800a11e:	b2db      	uxtb	r3, r3
 800a120:	2b00      	cmp	r3, #0
 800a122:	d003      	beq.n	800a12c <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800a124:	480e      	ldr	r0, [pc, #56]	; (800a160 <MX_LWIP_Init+0x25c>)
 800a126:	f004 fcc5 	bl	800eab4 <netif_set_up>
 800a12a:	e002      	b.n	800a132 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800a12c:	480c      	ldr	r0, [pc, #48]	; (800a160 <MX_LWIP_Init+0x25c>)
 800a12e:	f004 fd2d 	bl	800eb8c <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800a132:	490c      	ldr	r1, [pc, #48]	; (800a164 <MX_LWIP_Init+0x260>)
 800a134:	480a      	ldr	r0, [pc, #40]	; (800a160 <MX_LWIP_Init+0x25c>)
 800a136:	f004 fd5b 	bl	800ebf0 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a13a:	bf00      	nop
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bd80      	pop	{r7, pc}
 800a140:	20004630 	.word	0x20004630
 800a144:	2000462c 	.word	0x2000462c
 800a148:	200045f0 	.word	0x200045f0
 800a14c:	20004628 	.word	0x20004628
 800a150:	20004634 	.word	0x20004634
 800a154:	20004638 	.word	0x20004638
 800a158:	08018291 	.word	0x08018291
 800a15c:	0800a731 	.word	0x0800a731
 800a160:	200045f4 	.word	0x200045f4
 800a164:	0800a79d 	.word	0x0800a79d

0800a168 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800a16c:	4803      	ldr	r0, [pc, #12]	; (800a17c <MX_LWIP_Process+0x14>)
 800a16e:	f000 fabf 	bl	800a6f0 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800a172:	f00b fca7 	bl	8015ac4 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800a176:	bf00      	nop
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	200045f4 	.word	0x200045f4

0800a180 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b08e      	sub	sp, #56	; 0x38
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a188:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a18c:	2200      	movs	r2, #0
 800a18e:	601a      	str	r2, [r3, #0]
 800a190:	605a      	str	r2, [r3, #4]
 800a192:	609a      	str	r2, [r3, #8]
 800a194:	60da      	str	r2, [r3, #12]
 800a196:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	4a4a      	ldr	r2, [pc, #296]	; (800a2c8 <HAL_ETH_MspInit+0x148>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	f040 808d 	bne.w	800a2be <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	623b      	str	r3, [r7, #32]
 800a1a8:	4b48      	ldr	r3, [pc, #288]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1ac:	4a47      	ldr	r2, [pc, #284]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a1b2:	6313      	str	r3, [r2, #48]	; 0x30
 800a1b4:	4b45      	ldr	r3, [pc, #276]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1bc:	623b      	str	r3, [r7, #32]
 800a1be:	6a3b      	ldr	r3, [r7, #32]
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	61fb      	str	r3, [r7, #28]
 800a1c4:	4b41      	ldr	r3, [pc, #260]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1c8:	4a40      	ldr	r2, [pc, #256]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a1ce:	6313      	str	r3, [r2, #48]	; 0x30
 800a1d0:	4b3e      	ldr	r3, [pc, #248]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a1d8:	61fb      	str	r3, [r7, #28]
 800a1da:	69fb      	ldr	r3, [r7, #28]
 800a1dc:	2300      	movs	r3, #0
 800a1de:	61bb      	str	r3, [r7, #24]
 800a1e0:	4b3a      	ldr	r3, [pc, #232]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1e4:	4a39      	ldr	r2, [pc, #228]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1e6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a1ea:	6313      	str	r3, [r2, #48]	; 0x30
 800a1ec:	4b37      	ldr	r3, [pc, #220]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a1f4:	61bb      	str	r3, [r7, #24]
 800a1f6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	617b      	str	r3, [r7, #20]
 800a1fc:	4b33      	ldr	r3, [pc, #204]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a1fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a200:	4a32      	ldr	r2, [pc, #200]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a202:	f043 0304 	orr.w	r3, r3, #4
 800a206:	6313      	str	r3, [r2, #48]	; 0x30
 800a208:	4b30      	ldr	r3, [pc, #192]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a20a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a20c:	f003 0304 	and.w	r3, r3, #4
 800a210:	617b      	str	r3, [r7, #20]
 800a212:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a214:	2300      	movs	r3, #0
 800a216:	613b      	str	r3, [r7, #16]
 800a218:	4b2c      	ldr	r3, [pc, #176]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a21a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a21c:	4a2b      	ldr	r2, [pc, #172]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a21e:	f043 0301 	orr.w	r3, r3, #1
 800a222:	6313      	str	r3, [r2, #48]	; 0x30
 800a224:	4b29      	ldr	r3, [pc, #164]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a228:	f003 0301 	and.w	r3, r3, #1
 800a22c:	613b      	str	r3, [r7, #16]
 800a22e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a230:	2300      	movs	r3, #0
 800a232:	60fb      	str	r3, [r7, #12]
 800a234:	4b25      	ldr	r3, [pc, #148]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a238:	4a24      	ldr	r2, [pc, #144]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a23a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a23e:	6313      	str	r3, [r2, #48]	; 0x30
 800a240:	4b22      	ldr	r3, [pc, #136]	; (800a2cc <HAL_ETH_MspInit+0x14c>)
 800a242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a248:	60fb      	str	r3, [r7, #12]
 800a24a:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800a24c:	2332      	movs	r3, #50	; 0x32
 800a24e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a250:	2302      	movs	r3, #2
 800a252:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a254:	2300      	movs	r3, #0
 800a256:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a258:	2303      	movs	r3, #3
 800a25a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a25c:	230b      	movs	r3, #11
 800a25e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a260:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a264:	4619      	mov	r1, r3
 800a266:	481a      	ldr	r0, [pc, #104]	; (800a2d0 <HAL_ETH_MspInit+0x150>)
 800a268:	f7fb fd08 	bl	8005c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800a26c:	2386      	movs	r3, #134	; 0x86
 800a26e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a270:	2302      	movs	r3, #2
 800a272:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a274:	2300      	movs	r3, #0
 800a276:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a278:	2303      	movs	r3, #3
 800a27a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a27c:	230b      	movs	r3, #11
 800a27e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a280:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a284:	4619      	mov	r1, r3
 800a286:	4813      	ldr	r0, [pc, #76]	; (800a2d4 <HAL_ETH_MspInit+0x154>)
 800a288:	f7fb fcf8 	bl	8005c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800a28c:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800a290:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a292:	2302      	movs	r3, #2
 800a294:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a296:	2300      	movs	r3, #0
 800a298:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a29a:	2303      	movs	r3, #3
 800a29c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a29e:	230b      	movs	r3, #11
 800a2a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a2a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	480b      	ldr	r0, [pc, #44]	; (800a2d8 <HAL_ETH_MspInit+0x158>)
 800a2aa:	f7fb fce7 	bl	8005c7c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	2105      	movs	r1, #5
 800a2b2:	203d      	movs	r0, #61	; 0x3d
 800a2b4:	f7f8 fb09 	bl	80028ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a2b8:	203d      	movs	r0, #61	; 0x3d
 800a2ba:	f7f8 fb22 	bl	8002902 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a2be:	bf00      	nop
 800a2c0:	3738      	adds	r7, #56	; 0x38
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	40028000 	.word	0x40028000
 800a2cc:	40023800 	.word	0x40023800
 800a2d0:	40020800 	.word	0x40020800
 800a2d4:	40020000 	.word	0x40020000
 800a2d8:	40021800 	.word	0x40021800

0800a2dc <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b086      	sub	sp, #24
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a2e8:	4b52      	ldr	r3, [pc, #328]	; (800a434 <low_level_init+0x158>)
 800a2ea:	4a53      	ldr	r2, [pc, #332]	; (800a438 <low_level_init+0x15c>)
 800a2ec:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800a2ee:	4b51      	ldr	r3, [pc, #324]	; (800a434 <low_level_init+0x158>)
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800a2f4:	4b4f      	ldr	r3, [pc, #316]	; (800a434 <low_level_init+0x158>)
 800a2f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a2fa:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800a2fc:	4b4d      	ldr	r3, [pc, #308]	; (800a434 <low_level_init+0x158>)
 800a2fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a302:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 800a304:	4b4b      	ldr	r3, [pc, #300]	; (800a434 <low_level_init+0x158>)
 800a306:	2201      	movs	r2, #1
 800a308:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800a30a:	2300      	movs	r3, #0
 800a30c:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800a30e:	2380      	movs	r3, #128	; 0x80
 800a310:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800a312:	23e1      	movs	r3, #225	; 0xe1
 800a314:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800a316:	2300      	movs	r3, #0
 800a318:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800a31a:	2300      	movs	r3, #0
 800a31c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800a31e:	2300      	movs	r3, #0
 800a320:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800a322:	4a44      	ldr	r2, [pc, #272]	; (800a434 <low_level_init+0x158>)
 800a324:	f107 0308 	add.w	r3, r7, #8
 800a328:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800a32a:	4b42      	ldr	r3, [pc, #264]	; (800a434 <low_level_init+0x158>)
 800a32c:	2200      	movs	r2, #0
 800a32e:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800a330:	4b40      	ldr	r3, [pc, #256]	; (800a434 <low_level_init+0x158>)
 800a332:	2200      	movs	r2, #0
 800a334:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800a336:	4b3f      	ldr	r3, [pc, #252]	; (800a434 <low_level_init+0x158>)
 800a338:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800a33c:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a33e:	483d      	ldr	r0, [pc, #244]	; (800a434 <low_level_init+0x158>)
 800a340:	f7fa faf0 	bl	8004924 <HAL_ETH_Init>
 800a344:	4603      	mov	r3, r0
 800a346:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800a348:	7dfb      	ldrb	r3, [r7, #23]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d108      	bne.n	800a360 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a354:	f043 0304 	orr.w	r3, r3, #4
 800a358:	b2da      	uxtb	r2, r3
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800a360:	2304      	movs	r3, #4
 800a362:	4a36      	ldr	r2, [pc, #216]	; (800a43c <low_level_init+0x160>)
 800a364:	4936      	ldr	r1, [pc, #216]	; (800a440 <low_level_init+0x164>)
 800a366:	4833      	ldr	r0, [pc, #204]	; (800a434 <low_level_init+0x158>)
 800a368:	f7fa fc78 	bl	8004c5c <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800a36c:	2304      	movs	r3, #4
 800a36e:	4a35      	ldr	r2, [pc, #212]	; (800a444 <low_level_init+0x168>)
 800a370:	4935      	ldr	r1, [pc, #212]	; (800a448 <low_level_init+0x16c>)
 800a372:	4830      	ldr	r0, [pc, #192]	; (800a434 <low_level_init+0x158>)
 800a374:	f7fa fcdb 	bl	8004d2e <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2206      	movs	r2, #6
 800a37c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a380:	4b2c      	ldr	r3, [pc, #176]	; (800a434 <low_level_init+0x158>)
 800a382:	695b      	ldr	r3, [r3, #20]
 800a384:	781a      	ldrb	r2, [r3, #0]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a38c:	4b29      	ldr	r3, [pc, #164]	; (800a434 <low_level_init+0x158>)
 800a38e:	695b      	ldr	r3, [r3, #20]
 800a390:	785a      	ldrb	r2, [r3, #1]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a398:	4b26      	ldr	r3, [pc, #152]	; (800a434 <low_level_init+0x158>)
 800a39a:	695b      	ldr	r3, [r3, #20]
 800a39c:	789a      	ldrb	r2, [r3, #2]
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a3a4:	4b23      	ldr	r3, [pc, #140]	; (800a434 <low_level_init+0x158>)
 800a3a6:	695b      	ldr	r3, [r3, #20]
 800a3a8:	78da      	ldrb	r2, [r3, #3]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a3b0:	4b20      	ldr	r3, [pc, #128]	; (800a434 <low_level_init+0x158>)
 800a3b2:	695b      	ldr	r3, [r3, #20]
 800a3b4:	791a      	ldrb	r2, [r3, #4]
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a3bc:	4b1d      	ldr	r3, [pc, #116]	; (800a434 <low_level_init+0x158>)
 800a3be:	695b      	ldr	r3, [r3, #20]
 800a3c0:	795a      	ldrb	r2, [r3, #5]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a3ce:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a3d6:	f043 030a 	orr.w	r3, r3, #10
 800a3da:	b2da      	uxtb	r2, r3
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800a3e2:	4814      	ldr	r0, [pc, #80]	; (800a434 <low_level_init+0x158>)
 800a3e4:	f7fa ffd1 	bl	800538a <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 800a3e8:	f107 0310 	add.w	r3, r7, #16
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	2111      	movs	r1, #17
 800a3f0:	4810      	ldr	r0, [pc, #64]	; (800a434 <low_level_init+0x158>)
 800a3f2:	f7fa fefc 	bl	80051ee <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	f043 0303 	orr.w	r3, r3, #3
 800a3fc:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	461a      	mov	r2, r3
 800a402:	2111      	movs	r1, #17
 800a404:	480b      	ldr	r0, [pc, #44]	; (800a434 <low_level_init+0x158>)
 800a406:	f7fa ff5a 	bl	80052be <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 800a40a:	f107 0310 	add.w	r3, r7, #16
 800a40e:	461a      	mov	r2, r3
 800a410:	2112      	movs	r1, #18
 800a412:	4808      	ldr	r0, [pc, #32]	; (800a434 <low_level_init+0x158>)
 800a414:	f7fa feeb 	bl	80051ee <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	f043 0320 	orr.w	r3, r3, #32
 800a41e:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	461a      	mov	r2, r3
 800a424:	2112      	movs	r1, #18
 800a426:	4803      	ldr	r0, [pc, #12]	; (800a434 <low_level_init+0x158>)
 800a428:	f7fa ff49 	bl	80052be <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800a42c:	bf00      	nop
 800a42e:	3718      	adds	r7, #24
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}
 800a434:	20005f0c 	.word	0x20005f0c
 800a438:	40028000 	.word	0x40028000
 800a43c:	20005f54 	.word	0x20005f54
 800a440:	2000463c 	.word	0x2000463c
 800a444:	200046bc 	.word	0x200046bc
 800a448:	20005e8c 	.word	0x20005e8c

0800a44c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b08a      	sub	sp, #40	; 0x28
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800a456:	4b4b      	ldr	r3, [pc, #300]	; (800a584 <low_level_output+0x138>)
 800a458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a45a:	689b      	ldr	r3, [r3, #8]
 800a45c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800a45e:	2300      	movs	r3, #0
 800a460:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800a462:	2300      	movs	r3, #0
 800a464:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800a466:	2300      	movs	r3, #0
 800a468:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800a46a:	2300      	movs	r3, #0
 800a46c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800a46e:	4b45      	ldr	r3, [pc, #276]	; (800a584 <low_level_output+0x138>)
 800a470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a472:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800a474:	2300      	movs	r3, #0
 800a476:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	623b      	str	r3, [r7, #32]
 800a47c:	e05a      	b.n	800a534 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a47e:	69bb      	ldr	r3, [r7, #24]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	2b00      	cmp	r3, #0
 800a484:	da03      	bge.n	800a48e <low_level_output+0x42>
      {
        errval = ERR_USE;
 800a486:	23f8      	movs	r3, #248	; 0xf8
 800a488:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800a48c:	e05c      	b.n	800a548 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800a48e:	6a3b      	ldr	r3, [r7, #32]
 800a490:	895b      	ldrh	r3, [r3, #10]
 800a492:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800a494:	2300      	movs	r3, #0
 800a496:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800a498:	e02f      	b.n	800a4fa <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800a49a:	69fa      	ldr	r2, [r7, #28]
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	18d0      	adds	r0, r2, r3
 800a4a0:	6a3b      	ldr	r3, [r7, #32]
 800a4a2:	685a      	ldr	r2, [r3, #4]
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	18d1      	adds	r1, r2, r3
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800a4ae:	3304      	adds	r3, #4
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	f00e fb4f 	bl	8018b54 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800a4b6:	69bb      	ldr	r3, [r7, #24]
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a4bc:	69bb      	ldr	r3, [r7, #24]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	da03      	bge.n	800a4cc <low_level_output+0x80>
        {
          errval = ERR_USE;
 800a4c4:	23f8      	movs	r3, #248	; 0xf8
 800a4c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800a4ca:	e03d      	b.n	800a548 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	689b      	ldr	r3, [r3, #8]
 800a4d0:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800a4d2:	693a      	ldr	r2, [r7, #16]
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	4413      	add	r3, r2
 800a4d8:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800a4dc:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800a4de:	68ba      	ldr	r2, [r7, #8]
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	1ad3      	subs	r3, r2, r3
 800a4e4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800a4e8:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800a4ea:	697a      	ldr	r2, [r7, #20]
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	1ad3      	subs	r3, r2, r3
 800a4f0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800a4f4:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800a4fa:	68fa      	ldr	r2, [r7, #12]
 800a4fc:	693b      	ldr	r3, [r7, #16]
 800a4fe:	4413      	add	r3, r2
 800a500:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a504:	4293      	cmp	r3, r2
 800a506:	d8c8      	bhi.n	800a49a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800a508:	69fa      	ldr	r2, [r7, #28]
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	18d0      	adds	r0, r2, r3
 800a50e:	6a3b      	ldr	r3, [r7, #32]
 800a510:	685a      	ldr	r2, [r3, #4]
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	4413      	add	r3, r2
 800a516:	68fa      	ldr	r2, [r7, #12]
 800a518:	4619      	mov	r1, r3
 800a51a:	f00e fb1b 	bl	8018b54 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800a51e:	693a      	ldr	r2, [r7, #16]
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	4413      	add	r3, r2
 800a524:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800a526:	697a      	ldr	r2, [r7, #20]
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	4413      	add	r3, r2
 800a52c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800a52e:	6a3b      	ldr	r3, [r7, #32]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	623b      	str	r3, [r7, #32]
 800a534:	6a3b      	ldr	r3, [r7, #32]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d1a1      	bne.n	800a47e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800a53a:	6979      	ldr	r1, [r7, #20]
 800a53c:	4811      	ldr	r0, [pc, #68]	; (800a584 <low_level_output+0x138>)
 800a53e:	f7fa fc63 	bl	8004e08 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800a542:	2300      	movs	r3, #0
 800a544:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800a548:	4b0e      	ldr	r3, [pc, #56]	; (800a584 <low_level_output+0x138>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a550:	3314      	adds	r3, #20
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f003 0320 	and.w	r3, r3, #32
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d00d      	beq.n	800a578 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800a55c:	4b09      	ldr	r3, [pc, #36]	; (800a584 <low_level_output+0x138>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a564:	3314      	adds	r3, #20
 800a566:	2220      	movs	r2, #32
 800a568:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800a56a:	4b06      	ldr	r3, [pc, #24]	; (800a584 <low_level_output+0x138>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a572:	3304      	adds	r3, #4
 800a574:	2200      	movs	r2, #0
 800a576:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800a578:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3728      	adds	r7, #40	; 0x28
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}
 800a584:	20005f0c 	.word	0x20005f0c

0800a588 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b08c      	sub	sp, #48	; 0x30
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a590:	2300      	movs	r3, #0
 800a592:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800a594:	2300      	movs	r3, #0
 800a596:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800a598:	2300      	movs	r3, #0
 800a59a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800a59c:	2300      	movs	r3, #0
 800a59e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800a5ac:	484f      	ldr	r0, [pc, #316]	; (800a6ec <low_level_input+0x164>)
 800a5ae:	f7fa fd15 	bl	8004fdc <HAL_ETH_GetReceivedFrame>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d001      	beq.n	800a5bc <low_level_input+0x34>

    return NULL;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	e092      	b.n	800a6e2 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800a5bc:	4b4b      	ldr	r3, [pc, #300]	; (800a6ec <low_level_input+0x164>)
 800a5be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5c0:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800a5c2:	4b4a      	ldr	r3, [pc, #296]	; (800a6ec <low_level_input+0x164>)
 800a5c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5c6:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800a5c8:	89fb      	ldrh	r3, [r7, #14]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d007      	beq.n	800a5de <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800a5ce:	89fb      	ldrh	r3, [r7, #14]
 800a5d0:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800a5d4:	4619      	mov	r1, r3
 800a5d6:	2000      	movs	r0, #0
 800a5d8:	f004 fba6 	bl	800ed28 <pbuf_alloc>
 800a5dc:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800a5de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d04b      	beq.n	800a67c <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800a5e4:	4b41      	ldr	r3, [pc, #260]	; (800a6ec <low_level_input+0x164>)
 800a5e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5e8:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800a5ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5f0:	62bb      	str	r3, [r7, #40]	; 0x28
 800a5f2:	e040      	b.n	800a676 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800a5f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5f6:	895b      	ldrh	r3, [r3, #10]
 800a5f8:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800a5fe:	e021      	b.n	800a644 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800a600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a602:	685a      	ldr	r2, [r3, #4]
 800a604:	69bb      	ldr	r3, [r7, #24]
 800a606:	18d0      	adds	r0, r2, r3
 800a608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a60a:	69fb      	ldr	r3, [r7, #28]
 800a60c:	18d1      	adds	r1, r2, r3
 800a60e:	69fb      	ldr	r3, [r7, #28]
 800a610:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800a614:	3304      	adds	r3, #4
 800a616:	461a      	mov	r2, r3
 800a618:	f00e fa9c 	bl	8018b54 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800a61c:	6a3b      	ldr	r3, [r7, #32]
 800a61e:	68db      	ldr	r3, [r3, #12]
 800a620:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800a622:	6a3b      	ldr	r3, [r7, #32]
 800a624:	689b      	ldr	r3, [r3, #8]
 800a626:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800a628:	69fa      	ldr	r2, [r7, #28]
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	4413      	add	r3, r2
 800a62e:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800a632:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800a634:	69ba      	ldr	r2, [r7, #24]
 800a636:	69fb      	ldr	r3, [r7, #28]
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800a63e:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800a640:	2300      	movs	r3, #0
 800a642:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800a644:	697a      	ldr	r2, [r7, #20]
 800a646:	69fb      	ldr	r3, [r7, #28]
 800a648:	4413      	add	r3, r2
 800a64a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a64e:	4293      	cmp	r3, r2
 800a650:	d8d6      	bhi.n	800a600 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800a652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a654:	685a      	ldr	r2, [r3, #4]
 800a656:	69bb      	ldr	r3, [r7, #24]
 800a658:	18d0      	adds	r0, r2, r3
 800a65a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	4413      	add	r3, r2
 800a660:	697a      	ldr	r2, [r7, #20]
 800a662:	4619      	mov	r1, r3
 800a664:	f00e fa76 	bl	8018b54 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800a668:	69fa      	ldr	r2, [r7, #28]
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	4413      	add	r3, r2
 800a66e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800a670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	62bb      	str	r3, [r7, #40]	; 0x28
 800a676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d1bb      	bne.n	800a5f4 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800a67c:	4b1b      	ldr	r3, [pc, #108]	; (800a6ec <low_level_input+0x164>)
 800a67e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a680:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800a682:	2300      	movs	r3, #0
 800a684:	613b      	str	r3, [r7, #16]
 800a686:	e00b      	b.n	800a6a0 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800a688:	6a3b      	ldr	r3, [r7, #32]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800a690:	6a3b      	ldr	r3, [r7, #32]
 800a692:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800a694:	6a3b      	ldr	r3, [r7, #32]
 800a696:	68db      	ldr	r3, [r3, #12]
 800a698:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800a69a:	693b      	ldr	r3, [r7, #16]
 800a69c:	3301      	adds	r3, #1
 800a69e:	613b      	str	r3, [r7, #16]
 800a6a0:	4b12      	ldr	r3, [pc, #72]	; (800a6ec <low_level_input+0x164>)
 800a6a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6a4:	693a      	ldr	r2, [r7, #16]
 800a6a6:	429a      	cmp	r2, r3
 800a6a8:	d3ee      	bcc.n	800a688 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800a6aa:	4b10      	ldr	r3, [pc, #64]	; (800a6ec <low_level_input+0x164>)
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800a6b0:	4b0e      	ldr	r3, [pc, #56]	; (800a6ec <low_level_input+0x164>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6b8:	3314      	adds	r3, #20
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d00d      	beq.n	800a6e0 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800a6c4:	4b09      	ldr	r3, [pc, #36]	; (800a6ec <low_level_input+0x164>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6cc:	3314      	adds	r3, #20
 800a6ce:	2280      	movs	r2, #128	; 0x80
 800a6d0:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800a6d2:	4b06      	ldr	r3, [pc, #24]	; (800a6ec <low_level_input+0x164>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6da:	3308      	adds	r3, #8
 800a6dc:	2200      	movs	r2, #0
 800a6de:	601a      	str	r2, [r3, #0]
  }
  return p;
 800a6e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3730      	adds	r7, #48	; 0x30
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
 800a6ea:	bf00      	nop
 800a6ec:	20005f0c 	.word	0x20005f0c

0800a6f0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b084      	sub	sp, #16
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f7ff ff45 	bl	800a588 <low_level_input>
 800a6fe:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d010      	beq.n	800a728 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	691b      	ldr	r3, [r3, #16]
 800a70a:	6879      	ldr	r1, [r7, #4]
 800a70c:	68f8      	ldr	r0, [r7, #12]
 800a70e:	4798      	blx	r3
 800a710:	4603      	mov	r3, r0
 800a712:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800a714:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d006      	beq.n	800a72a <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800a71c:	68f8      	ldr	r0, [r7, #12]
 800a71e:	f004 fde7 	bl	800f2f0 <pbuf_free>
    p = NULL;
 800a722:	2300      	movs	r3, #0
 800a724:	60fb      	str	r3, [r7, #12]
 800a726:	e000      	b.n	800a72a <ethernetif_input+0x3a>
  if (p == NULL) return;
 800a728:	bf00      	nop
  }
}
 800a72a:	3710      	adds	r7, #16
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d106      	bne.n	800a74c <ethernetif_init+0x1c>
 800a73e:	4b0e      	ldr	r3, [pc, #56]	; (800a778 <ethernetif_init+0x48>)
 800a740:	f240 2215 	movw	r2, #533	; 0x215
 800a744:	490d      	ldr	r1, [pc, #52]	; (800a77c <ethernetif_init+0x4c>)
 800a746:	480e      	ldr	r0, [pc, #56]	; (800a780 <ethernetif_init+0x50>)
 800a748:	f00e ff2e 	bl	80195a8 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2273      	movs	r2, #115	; 0x73
 800a750:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2274      	movs	r2, #116	; 0x74
 800a758:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	4a09      	ldr	r2, [pc, #36]	; (800a784 <ethernetif_init+0x54>)
 800a760:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	4a08      	ldr	r2, [pc, #32]	; (800a788 <ethernetif_init+0x58>)
 800a766:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f7ff fdb7 	bl	800a2dc <low_level_init>

  return ERR_OK;
 800a76e:	2300      	movs	r3, #0
}
 800a770:	4618      	mov	r0, r3
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}
 800a778:	0801b774 	.word	0x0801b774
 800a77c:	0801b790 	.word	0x0801b790
 800a780:	0801b7a0 	.word	0x0801b7a0
 800a784:	08016755 	.word	0x08016755
 800a788:	0800a44d 	.word	0x0800a44d

0800a78c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a790:	f7f7 ff90 	bl	80026b4 <HAL_GetTick>
 800a794:	4603      	mov	r3, r0
}
 800a796:	4618      	mov	r0, r3
 800a798:	bd80      	pop	{r7, pc}
	...

0800a79c <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a7b2:	089b      	lsrs	r3, r3, #2
 800a7b4:	f003 0301 	and.w	r3, r3, #1
 800a7b8:	b2db      	uxtb	r3, r3
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d05d      	beq.n	800a87a <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800a7be:	4b34      	ldr	r3, [pc, #208]	; (800a890 <ethernetif_update_config+0xf4>)
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d03f      	beq.n	800a846 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800a7c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a7ca:	2100      	movs	r1, #0
 800a7cc:	4830      	ldr	r0, [pc, #192]	; (800a890 <ethernetif_update_config+0xf4>)
 800a7ce:	f7fa fd76 	bl	80052be <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800a7d2:	f7f7 ff6f 	bl	80026b4 <HAL_GetTick>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800a7da:	f107 0308 	add.w	r3, r7, #8
 800a7de:	461a      	mov	r2, r3
 800a7e0:	2101      	movs	r1, #1
 800a7e2:	482b      	ldr	r0, [pc, #172]	; (800a890 <ethernetif_update_config+0xf4>)
 800a7e4:	f7fa fd03 	bl	80051ee <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800a7e8:	f7f7 ff64 	bl	80026b4 <HAL_GetTick>
 800a7ec:	4602      	mov	r2, r0
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	1ad3      	subs	r3, r2, r3
 800a7f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a7f6:	d828      	bhi.n	800a84a <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	f003 0320 	and.w	r3, r3, #32
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d0eb      	beq.n	800a7da <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800a802:	f107 0308 	add.w	r3, r7, #8
 800a806:	461a      	mov	r2, r3
 800a808:	2131      	movs	r1, #49	; 0x31
 800a80a:	4821      	ldr	r0, [pc, #132]	; (800a890 <ethernetif_update_config+0xf4>)
 800a80c:	f7fa fcef 	bl	80051ee <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	f003 0310 	and.w	r3, r3, #16
 800a816:	2b00      	cmp	r3, #0
 800a818:	d004      	beq.n	800a824 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800a81a:	4b1d      	ldr	r3, [pc, #116]	; (800a890 <ethernetif_update_config+0xf4>)
 800a81c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a820:	60da      	str	r2, [r3, #12]
 800a822:	e002      	b.n	800a82a <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800a824:	4b1a      	ldr	r3, [pc, #104]	; (800a890 <ethernetif_update_config+0xf4>)
 800a826:	2200      	movs	r2, #0
 800a828:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	f003 0304 	and.w	r3, r3, #4
 800a830:	2b00      	cmp	r3, #0
 800a832:	d003      	beq.n	800a83c <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800a834:	4b16      	ldr	r3, [pc, #88]	; (800a890 <ethernetif_update_config+0xf4>)
 800a836:	2200      	movs	r2, #0
 800a838:	609a      	str	r2, [r3, #8]
 800a83a:	e016      	b.n	800a86a <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800a83c:	4b14      	ldr	r3, [pc, #80]	; (800a890 <ethernetif_update_config+0xf4>)
 800a83e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a842:	609a      	str	r2, [r3, #8]
 800a844:	e011      	b.n	800a86a <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800a846:	bf00      	nop
 800a848:	e000      	b.n	800a84c <ethernetif_update_config+0xb0>
          goto error;
 800a84a:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800a84c:	4b10      	ldr	r3, [pc, #64]	; (800a890 <ethernetif_update_config+0xf4>)
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	08db      	lsrs	r3, r3, #3
 800a852:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800a854:	4b0e      	ldr	r3, [pc, #56]	; (800a890 <ethernetif_update_config+0xf4>)
 800a856:	689b      	ldr	r3, [r3, #8]
 800a858:	085b      	lsrs	r3, r3, #1
 800a85a:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800a85c:	4313      	orrs	r3, r2
 800a85e:	b29b      	uxth	r3, r3
 800a860:	461a      	mov	r2, r3
 800a862:	2100      	movs	r1, #0
 800a864:	480a      	ldr	r0, [pc, #40]	; (800a890 <ethernetif_update_config+0xf4>)
 800a866:	f7fa fd2a 	bl	80052be <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800a86a:	2100      	movs	r1, #0
 800a86c:	4808      	ldr	r0, [pc, #32]	; (800a890 <ethernetif_update_config+0xf4>)
 800a86e:	f7fa fdeb 	bl	8005448 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800a872:	4807      	ldr	r0, [pc, #28]	; (800a890 <ethernetif_update_config+0xf4>)
 800a874:	f7fa fd89 	bl	800538a <HAL_ETH_Start>
 800a878:	e002      	b.n	800a880 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800a87a:	4805      	ldr	r0, [pc, #20]	; (800a890 <ethernetif_update_config+0xf4>)
 800a87c:	f7fa fdb4 	bl	80053e8 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 f807 	bl	800a894 <ethernetif_notify_conn_changed>
}
 800a886:	bf00      	nop
 800a888:	3710      	adds	r7, #16
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}
 800a88e:	bf00      	nop
 800a890:	20005f0c 	.word	0x20005f0c

0800a894 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800a894:	b480      	push	{r7}
 800a896:	b083      	sub	sp, #12
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800a89c:	bf00      	nop
 800a89e:	370c      	adds	r7, #12
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr

0800a8a8 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a8a8:	b590      	push	{r4, r7, lr}
 800a8aa:	b089      	sub	sp, #36	; 0x24
 800a8ac:	af04      	add	r7, sp, #16
 800a8ae:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a8b6:	7919      	ldrb	r1, [r3, #4]
 800a8b8:	2350      	movs	r3, #80	; 0x50
 800a8ba:	2206      	movs	r2, #6
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f001 fe1b 	bl	800c4f8 <USBH_FindInterface>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800a8c6:	7bfb      	ldrb	r3, [r7, #15]
 800a8c8:	2bff      	cmp	r3, #255	; 0xff
 800a8ca:	d002      	beq.n	800a8d2 <USBH_MSC_InterfaceInit+0x2a>
 800a8cc:	7bfb      	ldrb	r3, [r7, #15]
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d90f      	bls.n	800a8f2 <USBH_MSC_InterfaceInit+0x4a>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 800a8d2:	4886      	ldr	r0, [pc, #536]	; (800aaec <USBH_MSC_InterfaceInit+0x244>)
 800a8d4:	f00e fe68 	bl	80195a8 <iprintf>
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	4883      	ldr	r0, [pc, #524]	; (800aaf0 <USBH_MSC_InterfaceInit+0x248>)
 800a8e4:	f00e fe60 	bl	80195a8 <iprintf>
 800a8e8:	200a      	movs	r0, #10
 800a8ea:	f00e fe75 	bl	80195d8 <putchar>
    return USBH_FAIL;
 800a8ee:	2302      	movs	r3, #2
 800a8f0:	e0f8      	b.n	800aae4 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800a8f2:	7bfb      	ldrb	r3, [r7, #15]
 800a8f4:	4619      	mov	r1, r3
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f001 fd96 	bl	800c428 <USBH_SelectInterface>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a900:	7bbb      	ldrb	r3, [r7, #14]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d001      	beq.n	800a90a <USBH_MSC_InterfaceInit+0x62>
  {
    return USBH_FAIL;
 800a906:	2302      	movs	r3, #2
 800a908:	e0ec      	b.n	800aae4 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800a910:	f44f 7080 	mov.w	r0, #256	; 0x100
 800a914:	f00e f900 	bl	8018b18 <malloc>
 800a918:	4603      	mov	r3, r0
 800a91a:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a922:	69db      	ldr	r3, [r3, #28]
 800a924:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d10a      	bne.n	800a942 <USBH_MSC_InterfaceInit+0x9a>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
 800a92c:	486f      	ldr	r0, [pc, #444]	; (800aaec <USBH_MSC_InterfaceInit+0x244>)
 800a92e:	f00e fe3b 	bl	80195a8 <iprintf>
 800a932:	4870      	ldr	r0, [pc, #448]	; (800aaf4 <USBH_MSC_InterfaceInit+0x24c>)
 800a934:	f00e fe38 	bl	80195a8 <iprintf>
 800a938:	200a      	movs	r0, #10
 800a93a:	f00e fe4d 	bl	80195d8 <putchar>
    return USBH_FAIL;
 800a93e:	2302      	movs	r3, #2
 800a940:	e0d0      	b.n	800aae4 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800a942:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a946:	2100      	movs	r1, #0
 800a948:	68b8      	ldr	r0, [r7, #8]
 800a94a:	f00e f911 	bl	8018b70 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a94e:	7bfb      	ldrb	r3, [r7, #15]
 800a950:	687a      	ldr	r2, [r7, #4]
 800a952:	211a      	movs	r1, #26
 800a954:	fb01 f303 	mul.w	r3, r1, r3
 800a958:	4413      	add	r3, r2
 800a95a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a95e:	781b      	ldrb	r3, [r3, #0]
 800a960:	b25b      	sxtb	r3, r3
 800a962:	2b00      	cmp	r3, #0
 800a964:	da16      	bge.n	800a994 <USBH_MSC_InterfaceInit+0xec>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800a966:	7bfb      	ldrb	r3, [r7, #15]
 800a968:	687a      	ldr	r2, [r7, #4]
 800a96a:	211a      	movs	r1, #26
 800a96c:	fb01 f303 	mul.w	r3, r1, r3
 800a970:	4413      	add	r3, r2
 800a972:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a976:	781a      	ldrb	r2, [r3, #0]
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a97c:	7bfb      	ldrb	r3, [r7, #15]
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	211a      	movs	r1, #26
 800a982:	fb01 f303 	mul.w	r3, r1, r3
 800a986:	4413      	add	r3, r2
 800a988:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a98c:	881a      	ldrh	r2, [r3, #0]
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	815a      	strh	r2, [r3, #10]
 800a992:	e015      	b.n	800a9c0 <USBH_MSC_InterfaceInit+0x118>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800a994:	7bfb      	ldrb	r3, [r7, #15]
 800a996:	687a      	ldr	r2, [r7, #4]
 800a998:	211a      	movs	r1, #26
 800a99a:	fb01 f303 	mul.w	r3, r1, r3
 800a99e:	4413      	add	r3, r2
 800a9a0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a9a4:	781a      	ldrb	r2, [r3, #0]
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a9aa:	7bfb      	ldrb	r3, [r7, #15]
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	211a      	movs	r1, #26
 800a9b0:	fb01 f303 	mul.w	r3, r1, r3
 800a9b4:	4413      	add	r3, r2
 800a9b6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a9ba:	881a      	ldrh	r2, [r3, #0]
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800a9c0:	7bfb      	ldrb	r3, [r7, #15]
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	211a      	movs	r1, #26
 800a9c6:	fb01 f303 	mul.w	r3, r1, r3
 800a9ca:	4413      	add	r3, r2
 800a9cc:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a9d0:	781b      	ldrb	r3, [r3, #0]
 800a9d2:	b25b      	sxtb	r3, r3
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	da16      	bge.n	800aa06 <USBH_MSC_InterfaceInit+0x15e>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800a9d8:	7bfb      	ldrb	r3, [r7, #15]
 800a9da:	687a      	ldr	r2, [r7, #4]
 800a9dc:	211a      	movs	r1, #26
 800a9de:	fb01 f303 	mul.w	r3, r1, r3
 800a9e2:	4413      	add	r3, r2
 800a9e4:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a9e8:	781a      	ldrb	r2, [r3, #0]
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a9ee:	7bfb      	ldrb	r3, [r7, #15]
 800a9f0:	687a      	ldr	r2, [r7, #4]
 800a9f2:	211a      	movs	r1, #26
 800a9f4:	fb01 f303 	mul.w	r3, r1, r3
 800a9f8:	4413      	add	r3, r2
 800a9fa:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800a9fe:	881a      	ldrh	r2, [r3, #0]
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	815a      	strh	r2, [r3, #10]
 800aa04:	e015      	b.n	800aa32 <USBH_MSC_InterfaceInit+0x18a>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800aa06:	7bfb      	ldrb	r3, [r7, #15]
 800aa08:	687a      	ldr	r2, [r7, #4]
 800aa0a:	211a      	movs	r1, #26
 800aa0c:	fb01 f303 	mul.w	r3, r1, r3
 800aa10:	4413      	add	r3, r2
 800aa12:	f203 3356 	addw	r3, r3, #854	; 0x356
 800aa16:	781a      	ldrb	r2, [r3, #0]
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800aa1c:	7bfb      	ldrb	r3, [r7, #15]
 800aa1e:	687a      	ldr	r2, [r7, #4]
 800aa20:	211a      	movs	r1, #26
 800aa22:	fb01 f303 	mul.w	r3, r1, r3
 800aa26:	4413      	add	r3, r2
 800aa28:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800aa2c:	881a      	ldrh	r2, [r3, #0]
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	2200      	movs	r2, #0
 800aa36:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	2200      	movs	r2, #0
 800aa42:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	799b      	ldrb	r3, [r3, #6]
 800aa48:	4619      	mov	r1, r3
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f003 f8cf 	bl	800dbee <USBH_AllocPipe>
 800aa50:	4603      	mov	r3, r0
 800aa52:	461a      	mov	r2, r3
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	79db      	ldrb	r3, [r3, #7]
 800aa5c:	4619      	mov	r1, r3
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f003 f8c5 	bl	800dbee <USBH_AllocPipe>
 800aa64:	4603      	mov	r3, r0
 800aa66:	461a      	mov	r2, r3
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 800aa6c:	6878      	ldr	r0, [r7, #4]
 800aa6e:	f000 feed 	bl	800b84c <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	7959      	ldrb	r1, [r3, #5]
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	7998      	ldrb	r0, [r3, #6]
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aa86:	68ba      	ldr	r2, [r7, #8]
 800aa88:	8912      	ldrh	r2, [r2, #8]
 800aa8a:	9202      	str	r2, [sp, #8]
 800aa8c:	2202      	movs	r2, #2
 800aa8e:	9201      	str	r2, [sp, #4]
 800aa90:	9300      	str	r3, [sp, #0]
 800aa92:	4623      	mov	r3, r4
 800aa94:	4602      	mov	r2, r0
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f003 f87a 	bl	800db90 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	7919      	ldrb	r1, [r3, #4]
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	79d8      	ldrb	r0, [r3, #7]
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aab0:	68ba      	ldr	r2, [r7, #8]
 800aab2:	8952      	ldrh	r2, [r2, #10]
 800aab4:	9202      	str	r2, [sp, #8]
 800aab6:	2202      	movs	r2, #2
 800aab8:	9201      	str	r2, [sp, #4]
 800aaba:	9300      	str	r3, [sp, #0]
 800aabc:	4623      	mov	r3, r4
 800aabe:	4602      	mov	r2, r0
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f003 f865 	bl	800db90 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	791b      	ldrb	r3, [r3, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	4619      	mov	r1, r3
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f00d ff4a 	bl	8018968 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	795b      	ldrb	r3, [r3, #5]
 800aad8:	2200      	movs	r2, #0
 800aada:	4619      	mov	r1, r3
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f00d ff43 	bl	8018968 <USBH_LL_SetToggle>

  return USBH_OK;
 800aae2:	2300      	movs	r3, #0
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3714      	adds	r7, #20
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd90      	pop	{r4, r7, pc}
 800aaec:	0801b7cc 	.word	0x0801b7cc
 800aaf0:	0801b7d8 	.word	0x0801b7d8
 800aaf4:	0801b800 	.word	0x0801b800

0800aaf8 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b084      	sub	sp, #16
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab06:	69db      	ldr	r3, [r3, #28]
 800ab08:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	795b      	ldrb	r3, [r3, #5]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d00e      	beq.n	800ab30 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	795b      	ldrb	r3, [r3, #5]
 800ab16:	4619      	mov	r1, r3
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f003 f858 	bl	800dbce <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	795b      	ldrb	r3, [r3, #5]
 800ab22:	4619      	mov	r1, r3
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f003 f883 	bl	800dc30 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	791b      	ldrb	r3, [r3, #4]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d00e      	beq.n	800ab56 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	791b      	ldrb	r3, [r3, #4]
 800ab3c:	4619      	mov	r1, r3
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f003 f845 	bl	800dbce <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	791b      	ldrb	r3, [r3, #4]
 800ab48:	4619      	mov	r1, r3
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f003 f870 	bl	800dc30 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	2200      	movs	r2, #0
 800ab54:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab5c:	69db      	ldr	r3, [r3, #28]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d00b      	beq.n	800ab7a <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab68:	69db      	ldr	r3, [r3, #28]
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f00d ffdc 	bl	8018b28 <free>
    phost->pActiveClass->pData = 0U;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab76:	2200      	movs	r2, #0
 800ab78:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800ab7a:	2300      	movs	r3, #0
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3710      	adds	r7, #16
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}

0800ab84 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b084      	sub	sp, #16
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab92:	69db      	ldr	r3, [r3, #28]
 800ab94:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab96:	2301      	movs	r3, #1
 800ab98:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	7b9b      	ldrb	r3, [r3, #14]
 800ab9e:	2b03      	cmp	r3, #3
 800aba0:	d04a      	beq.n	800ac38 <USBH_MSC_ClassRequest+0xb4>
 800aba2:	2b03      	cmp	r3, #3
 800aba4:	dc54      	bgt.n	800ac50 <USBH_MSC_ClassRequest+0xcc>
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d001      	beq.n	800abae <USBH_MSC_ClassRequest+0x2a>
 800abaa:	2b02      	cmp	r3, #2
 800abac:	d150      	bne.n	800ac50 <USBH_MSC_ClassRequest+0xcc>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	4619      	mov	r1, r3
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f000 fe2b 	bl	800b80e <USBH_MSC_BOT_REQ_GetMaxLUN>
 800abb8:	4603      	mov	r3, r0
 800abba:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800abbc:	7bfb      	ldrb	r3, [r7, #15]
 800abbe:	2b03      	cmp	r3, #3
 800abc0:	d104      	bne.n	800abcc <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	2200      	movs	r2, #0
 800abc6:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800abc8:	2300      	movs	r3, #0
 800abca:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800abcc:	7bfb      	ldrb	r3, [r7, #15]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d140      	bne.n	800ac54 <USBH_MSC_ClassRequest+0xd0>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	781b      	ldrb	r3, [r3, #0]
 800abd6:	2b02      	cmp	r3, #2
 800abd8:	d804      	bhi.n	800abe4 <USBH_MSC_ClassRequest+0x60>
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	781b      	ldrb	r3, [r3, #0]
 800abde:	3301      	adds	r3, #1
 800abe0:	b2da      	uxtb	r2, r3
 800abe2:	e000      	b.n	800abe6 <USBH_MSC_ClassRequest+0x62>
 800abe4:	2202      	movs	r2, #2
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	781b      	ldrb	r3, [r3, #0]
 800abee:	4619      	mov	r1, r3
 800abf0:	481c      	ldr	r0, [pc, #112]	; (800ac64 <USBH_MSC_ClassRequest+0xe0>)
 800abf2:	f00e fcd9 	bl	80195a8 <iprintf>
 800abf6:	200a      	movs	r0, #10
 800abf8:	f00e fcee 	bl	80195d8 <putchar>

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800abfc:	2300      	movs	r3, #0
 800abfe:	73bb      	strb	r3, [r7, #14]
 800ac00:	e014      	b.n	800ac2c <USBH_MSC_ClassRequest+0xa8>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800ac02:	7bbb      	ldrb	r3, [r7, #14]
 800ac04:	68ba      	ldr	r2, [r7, #8]
 800ac06:	2134      	movs	r1, #52	; 0x34
 800ac08:	fb01 f303 	mul.w	r3, r1, r3
 800ac0c:	4413      	add	r3, r2
 800ac0e:	3392      	adds	r3, #146	; 0x92
 800ac10:	2202      	movs	r2, #2
 800ac12:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800ac14:	7bbb      	ldrb	r3, [r7, #14]
 800ac16:	68ba      	ldr	r2, [r7, #8]
 800ac18:	2134      	movs	r1, #52	; 0x34
 800ac1a:	fb01 f303 	mul.w	r3, r1, r3
 800ac1e:	4413      	add	r3, r2
 800ac20:	33c1      	adds	r3, #193	; 0xc1
 800ac22:	2200      	movs	r2, #0
 800ac24:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800ac26:	7bbb      	ldrb	r3, [r7, #14]
 800ac28:	3301      	adds	r3, #1
 800ac2a:	73bb      	strb	r3, [r7, #14]
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	781b      	ldrb	r3, [r3, #0]
 800ac30:	7bba      	ldrb	r2, [r7, #14]
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d3e5      	bcc.n	800ac02 <USBH_MSC_ClassRequest+0x7e>
        }
      }
      break;
 800ac36:	e00d      	b.n	800ac54 <USBH_MSC_ClassRequest+0xd0>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800ac38:	2100      	movs	r1, #0
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f002 fb69 	bl	800d312 <USBH_ClrFeature>
 800ac40:	4603      	mov	r3, r0
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d108      	bne.n	800ac58 <USBH_MSC_ClassRequest+0xd4>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	7bda      	ldrb	r2, [r3, #15]
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	739a      	strb	r2, [r3, #14]
      }
      break;
 800ac4e:	e003      	b.n	800ac58 <USBH_MSC_ClassRequest+0xd4>

    default:
      break;
 800ac50:	bf00      	nop
 800ac52:	e002      	b.n	800ac5a <USBH_MSC_ClassRequest+0xd6>
      break;
 800ac54:	bf00      	nop
 800ac56:	e000      	b.n	800ac5a <USBH_MSC_ClassRequest+0xd6>
      break;
 800ac58:	bf00      	nop
  }

  return status;
 800ac5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	3710      	adds	r7, #16
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}
 800ac64:	0801b828 	.word	0x0801b828

0800ac68 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b086      	sub	sp, #24
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac76:	69db      	ldr	r3, [r3, #28]
 800ac78:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800ac7e:	2301      	movs	r3, #1
 800ac80:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800ac82:	2301      	movs	r3, #1
 800ac84:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	7b1b      	ldrb	r3, [r3, #12]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d003      	beq.n	800ac96 <USBH_MSC_Process+0x2e>
 800ac8e:	2b01      	cmp	r3, #1
 800ac90:	f000 8355 	beq.w	800b33e <USBH_MSC_Process+0x6d6>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800ac94:	e356      	b.n	800b344 <USBH_MSC_Process+0x6dc>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	b29b      	uxth	r3, r3
 800aca2:	429a      	cmp	r2, r3
 800aca4:	f080 8333 	bcs.w	800b30e <USBH_MSC_Process+0x6a6>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800acae:	4619      	mov	r1, r3
 800acb0:	693a      	ldr	r2, [r7, #16]
 800acb2:	2334      	movs	r3, #52	; 0x34
 800acb4:	fb03 f301 	mul.w	r3, r3, r1
 800acb8:	4413      	add	r3, r2
 800acba:	3391      	adds	r3, #145	; 0x91
 800acbc:	2201      	movs	r2, #1
 800acbe:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800acc6:	4619      	mov	r1, r3
 800acc8:	693a      	ldr	r2, [r7, #16]
 800acca:	2334      	movs	r3, #52	; 0x34
 800accc:	fb03 f301 	mul.w	r3, r3, r1
 800acd0:	4413      	add	r3, r2
 800acd2:	3390      	adds	r3, #144	; 0x90
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	2b08      	cmp	r3, #8
 800acd8:	f200 8327 	bhi.w	800b32a <USBH_MSC_Process+0x6c2>
 800acdc:	a201      	add	r2, pc, #4	; (adr r2, 800ace4 <USBH_MSC_Process+0x7c>)
 800acde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ace2:	bf00      	nop
 800ace4:	0800ad09 	.word	0x0800ad09
 800ace8:	0800b32b 	.word	0x0800b32b
 800acec:	0800ae51 	.word	0x0800ae51
 800acf0:	0800b005 	.word	0x0800b005
 800acf4:	0800ad43 	.word	0x0800ad43
 800acf8:	0800b171 	.word	0x0800b171
 800acfc:	0800b32b 	.word	0x0800b32b
 800ad00:	0800b32b 	.word	0x0800b32b
 800ad04:	0800b2fd 	.word	0x0800b2fd
            USBH_UsrLog("LUN #%d: ", MSC_Handle->current_lun);
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad0e:	4619      	mov	r1, r3
 800ad10:	48b6      	ldr	r0, [pc, #728]	; (800afec <USBH_MSC_Process+0x384>)
 800ad12:	f00e fc49 	bl	80195a8 <iprintf>
 800ad16:	200a      	movs	r0, #10
 800ad18:	f00e fc5e 	bl	80195d8 <putchar>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad22:	4619      	mov	r1, r3
 800ad24:	693a      	ldr	r2, [r7, #16]
 800ad26:	2334      	movs	r3, #52	; 0x34
 800ad28:	fb03 f301 	mul.w	r3, r3, r1
 800ad2c:	4413      	add	r3, r2
 800ad2e:	3390      	adds	r3, #144	; 0x90
 800ad30:	2204      	movs	r2, #4
 800ad32:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800ad40:	e2fc      	b.n	800b33c <USBH_MSC_Process+0x6d4>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800ad42:	693b      	ldr	r3, [r7, #16]
 800ad44:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad48:	b2d9      	uxtb	r1, r3
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad50:	461a      	mov	r2, r3
 800ad52:	2334      	movs	r3, #52	; 0x34
 800ad54:	fb03 f302 	mul.w	r3, r3, r2
 800ad58:	3398      	adds	r3, #152	; 0x98
 800ad5a:	693a      	ldr	r2, [r7, #16]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	3307      	adds	r3, #7
 800ad60:	461a      	mov	r2, r3
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f001 f890 	bl	800be88 <USBH_MSC_SCSI_Inquiry>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800ad6c:	7bfb      	ldrb	r3, [r7, #15]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d141      	bne.n	800adf6 <USBH_MSC_Process+0x18e>
              USBH_UsrLog("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad78:	461a      	mov	r2, r3
 800ad7a:	2334      	movs	r3, #52	; 0x34
 800ad7c:	fb03 f302 	mul.w	r3, r3, r2
 800ad80:	3398      	adds	r3, #152	; 0x98
 800ad82:	693a      	ldr	r2, [r7, #16]
 800ad84:	4413      	add	r3, r2
 800ad86:	330a      	adds	r3, #10
 800ad88:	4619      	mov	r1, r3
 800ad8a:	4899      	ldr	r0, [pc, #612]	; (800aff0 <USBH_MSC_Process+0x388>)
 800ad8c:	f00e fc0c 	bl	80195a8 <iprintf>
 800ad90:	200a      	movs	r0, #10
 800ad92:	f00e fc21 	bl	80195d8 <putchar>
              USBH_UsrLog("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	2334      	movs	r3, #52	; 0x34
 800ada0:	fb03 f302 	mul.w	r3, r3, r2
 800ada4:	33a0      	adds	r3, #160	; 0xa0
 800ada6:	693a      	ldr	r2, [r7, #16]
 800ada8:	4413      	add	r3, r2
 800adaa:	330b      	adds	r3, #11
 800adac:	4619      	mov	r1, r3
 800adae:	4891      	ldr	r0, [pc, #580]	; (800aff4 <USBH_MSC_Process+0x38c>)
 800adb0:	f00e fbfa 	bl	80195a8 <iprintf>
 800adb4:	200a      	movs	r0, #10
 800adb6:	f00e fc0f 	bl	80195d8 <putchar>
              USBH_UsrLog("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800adc0:	461a      	mov	r2, r3
 800adc2:	2334      	movs	r3, #52	; 0x34
 800adc4:	fb03 f302 	mul.w	r3, r3, r2
 800adc8:	33b0      	adds	r3, #176	; 0xb0
 800adca:	693a      	ldr	r2, [r7, #16]
 800adcc:	4413      	add	r3, r2
 800adce:	330c      	adds	r3, #12
 800add0:	4619      	mov	r1, r3
 800add2:	4889      	ldr	r0, [pc, #548]	; (800aff8 <USBH_MSC_Process+0x390>)
 800add4:	f00e fbe8 	bl	80195a8 <iprintf>
 800add8:	200a      	movs	r0, #10
 800adda:	f00e fbfd 	bl	80195d8 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ade4:	4619      	mov	r1, r3
 800ade6:	693a      	ldr	r2, [r7, #16]
 800ade8:	2334      	movs	r3, #52	; 0x34
 800adea:	fb03 f301 	mul.w	r3, r3, r1
 800adee:	4413      	add	r3, r2
 800adf0:	3390      	adds	r3, #144	; 0x90
 800adf2:	2202      	movs	r2, #2
 800adf4:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800adf6:	7bfb      	ldrb	r3, [r7, #15]
 800adf8:	2b02      	cmp	r3, #2
 800adfa:	d10c      	bne.n	800ae16 <USBH_MSC_Process+0x1ae>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae02:	4619      	mov	r1, r3
 800ae04:	693a      	ldr	r2, [r7, #16]
 800ae06:	2334      	movs	r3, #52	; 0x34
 800ae08:	fb03 f301 	mul.w	r3, r3, r1
 800ae0c:	4413      	add	r3, r2
 800ae0e:	3390      	adds	r3, #144	; 0x90
 800ae10:	2205      	movs	r2, #5
 800ae12:	701a      	strb	r2, [r3, #0]
            break;
 800ae14:	e28b      	b.n	800b32e <USBH_MSC_Process+0x6c6>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800ae16:	7bfb      	ldrb	r3, [r7, #15]
 800ae18:	2b04      	cmp	r3, #4
 800ae1a:	f040 8288 	bne.w	800b32e <USBH_MSC_Process+0x6c6>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800ae1e:	693b      	ldr	r3, [r7, #16]
 800ae20:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae24:	4619      	mov	r1, r3
 800ae26:	693a      	ldr	r2, [r7, #16]
 800ae28:	2334      	movs	r3, #52	; 0x34
 800ae2a:	fb03 f301 	mul.w	r3, r3, r1
 800ae2e:	4413      	add	r3, r2
 800ae30:	3390      	adds	r3, #144	; 0x90
 800ae32:	2201      	movs	r2, #1
 800ae34:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	693a      	ldr	r2, [r7, #16]
 800ae40:	2334      	movs	r3, #52	; 0x34
 800ae42:	fb03 f301 	mul.w	r3, r3, r1
 800ae46:	4413      	add	r3, r2
 800ae48:	3391      	adds	r3, #145	; 0x91
 800ae4a:	2202      	movs	r2, #2
 800ae4c:	701a      	strb	r2, [r3, #0]
            break;
 800ae4e:	e26e      	b.n	800b32e <USBH_MSC_Process+0x6c6>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae56:	b2db      	uxtb	r3, r3
 800ae58:	4619      	mov	r1, r3
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 ff56 	bl	800bd0c <USBH_MSC_SCSI_TestUnitReady>
 800ae60:	4603      	mov	r3, r0
 800ae62:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800ae64:	7bbb      	ldrb	r3, [r7, #14]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d14f      	bne.n	800af0a <USBH_MSC_Process+0x2a2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae70:	4619      	mov	r1, r3
 800ae72:	693a      	ldr	r2, [r7, #16]
 800ae74:	2334      	movs	r3, #52	; 0x34
 800ae76:	fb03 f301 	mul.w	r3, r3, r1
 800ae7a:	4413      	add	r3, r2
 800ae7c:	3392      	adds	r3, #146	; 0x92
 800ae7e:	781b      	ldrb	r3, [r3, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d012      	beq.n	800aeaa <USBH_MSC_Process+0x242>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae8a:	4619      	mov	r1, r3
 800ae8c:	693a      	ldr	r2, [r7, #16]
 800ae8e:	2334      	movs	r3, #52	; 0x34
 800ae90:	fb03 f301 	mul.w	r3, r3, r1
 800ae94:	4413      	add	r3, r2
 800ae96:	33c1      	adds	r3, #193	; 0xc1
 800ae98:	2201      	movs	r2, #1
 800ae9a:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device ready");
 800ae9c:	4857      	ldr	r0, [pc, #348]	; (800affc <USBH_MSC_Process+0x394>)
 800ae9e:	f00e fb83 	bl	80195a8 <iprintf>
 800aea2:	200a      	movs	r0, #10
 800aea4:	f00e fb98 	bl	80195d8 <putchar>
 800aea8:	e00b      	b.n	800aec2 <USBH_MSC_Process+0x25a>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800aeaa:	693b      	ldr	r3, [r7, #16]
 800aeac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aeb0:	4619      	mov	r1, r3
 800aeb2:	693a      	ldr	r2, [r7, #16]
 800aeb4:	2334      	movs	r3, #52	; 0x34
 800aeb6:	fb03 f301 	mul.w	r3, r3, r1
 800aeba:	4413      	add	r3, r2
 800aebc:	33c1      	adds	r3, #193	; 0xc1
 800aebe:	2200      	movs	r2, #0
 800aec0:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aec8:	4619      	mov	r1, r3
 800aeca:	693a      	ldr	r2, [r7, #16]
 800aecc:	2334      	movs	r3, #52	; 0x34
 800aece:	fb03 f301 	mul.w	r3, r3, r1
 800aed2:	4413      	add	r3, r2
 800aed4:	3390      	adds	r3, #144	; 0x90
 800aed6:	2203      	movs	r2, #3
 800aed8:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800aeda:	693b      	ldr	r3, [r7, #16]
 800aedc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aee0:	4619      	mov	r1, r3
 800aee2:	693a      	ldr	r2, [r7, #16]
 800aee4:	2334      	movs	r3, #52	; 0x34
 800aee6:	fb03 f301 	mul.w	r3, r3, r1
 800aeea:	4413      	add	r3, r2
 800aeec:	3391      	adds	r3, #145	; 0x91
 800aeee:	2200      	movs	r2, #0
 800aef0:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aef8:	4619      	mov	r1, r3
 800aefa:	693a      	ldr	r2, [r7, #16]
 800aefc:	2334      	movs	r3, #52	; 0x34
 800aefe:	fb03 f301 	mul.w	r3, r3, r1
 800af02:	4413      	add	r3, r2
 800af04:	3392      	adds	r3, #146	; 0x92
 800af06:	2200      	movs	r2, #0
 800af08:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800af0a:	7bbb      	ldrb	r3, [r7, #14]
 800af0c:	2b02      	cmp	r3, #2
 800af0e:	d150      	bne.n	800afb2 <USBH_MSC_Process+0x34a>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af16:	4619      	mov	r1, r3
 800af18:	693a      	ldr	r2, [r7, #16]
 800af1a:	2334      	movs	r3, #52	; 0x34
 800af1c:	fb03 f301 	mul.w	r3, r3, r1
 800af20:	4413      	add	r3, r2
 800af22:	3392      	adds	r3, #146	; 0x92
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	2b02      	cmp	r3, #2
 800af28:	d012      	beq.n	800af50 <USBH_MSC_Process+0x2e8>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800af2a:	693b      	ldr	r3, [r7, #16]
 800af2c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af30:	4619      	mov	r1, r3
 800af32:	693a      	ldr	r2, [r7, #16]
 800af34:	2334      	movs	r3, #52	; 0x34
 800af36:	fb03 f301 	mul.w	r3, r3, r1
 800af3a:	4413      	add	r3, r2
 800af3c:	33c1      	adds	r3, #193	; 0xc1
 800af3e:	2201      	movs	r2, #1
 800af40:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device NOT ready");
 800af42:	482f      	ldr	r0, [pc, #188]	; (800b000 <USBH_MSC_Process+0x398>)
 800af44:	f00e fb30 	bl	80195a8 <iprintf>
 800af48:	200a      	movs	r0, #10
 800af4a:	f00e fb45 	bl	80195d8 <putchar>
 800af4e:	e00b      	b.n	800af68 <USBH_MSC_Process+0x300>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800af50:	693b      	ldr	r3, [r7, #16]
 800af52:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af56:	4619      	mov	r1, r3
 800af58:	693a      	ldr	r2, [r7, #16]
 800af5a:	2334      	movs	r3, #52	; 0x34
 800af5c:	fb03 f301 	mul.w	r3, r3, r1
 800af60:	4413      	add	r3, r2
 800af62:	33c1      	adds	r3, #193	; 0xc1
 800af64:	2200      	movs	r2, #0
 800af66:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af6e:	4619      	mov	r1, r3
 800af70:	693a      	ldr	r2, [r7, #16]
 800af72:	2334      	movs	r3, #52	; 0x34
 800af74:	fb03 f301 	mul.w	r3, r3, r1
 800af78:	4413      	add	r3, r2
 800af7a:	3390      	adds	r3, #144	; 0x90
 800af7c:	2205      	movs	r2, #5
 800af7e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800af80:	693b      	ldr	r3, [r7, #16]
 800af82:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af86:	4619      	mov	r1, r3
 800af88:	693a      	ldr	r2, [r7, #16]
 800af8a:	2334      	movs	r3, #52	; 0x34
 800af8c:	fb03 f301 	mul.w	r3, r3, r1
 800af90:	4413      	add	r3, r2
 800af92:	3391      	adds	r3, #145	; 0x91
 800af94:	2201      	movs	r2, #1
 800af96:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af9e:	4619      	mov	r1, r3
 800afa0:	693a      	ldr	r2, [r7, #16]
 800afa2:	2334      	movs	r3, #52	; 0x34
 800afa4:	fb03 f301 	mul.w	r3, r3, r1
 800afa8:	4413      	add	r3, r2
 800afaa:	3392      	adds	r3, #146	; 0x92
 800afac:	2202      	movs	r2, #2
 800afae:	701a      	strb	r2, [r3, #0]
            break;
 800afb0:	e1bf      	b.n	800b332 <USBH_MSC_Process+0x6ca>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800afb2:	7bbb      	ldrb	r3, [r7, #14]
 800afb4:	2b04      	cmp	r3, #4
 800afb6:	f040 81bc 	bne.w	800b332 <USBH_MSC_Process+0x6ca>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800afc0:	4619      	mov	r1, r3
 800afc2:	693a      	ldr	r2, [r7, #16]
 800afc4:	2334      	movs	r3, #52	; 0x34
 800afc6:	fb03 f301 	mul.w	r3, r3, r1
 800afca:	4413      	add	r3, r2
 800afcc:	3390      	adds	r3, #144	; 0x90
 800afce:	2201      	movs	r2, #1
 800afd0:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800afd2:	693b      	ldr	r3, [r7, #16]
 800afd4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800afd8:	4619      	mov	r1, r3
 800afda:	693a      	ldr	r2, [r7, #16]
 800afdc:	2334      	movs	r3, #52	; 0x34
 800afde:	fb03 f301 	mul.w	r3, r3, r1
 800afe2:	4413      	add	r3, r2
 800afe4:	3391      	adds	r3, #145	; 0x91
 800afe6:	2202      	movs	r2, #2
 800afe8:	701a      	strb	r2, [r3, #0]
            break;
 800afea:	e1a2      	b.n	800b332 <USBH_MSC_Process+0x6ca>
 800afec:	0801b844 	.word	0x0801b844
 800aff0:	0801b850 	.word	0x0801b850
 800aff4:	0801b868 	.word	0x0801b868
 800aff8:	0801b880 	.word	0x0801b880
 800affc:	0801b898 	.word	0x0801b898
 800b000:	0801b8ac 	.word	0x0801b8ac
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800b004:	693b      	ldr	r3, [r7, #16]
 800b006:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b00a:	b2d9      	uxtb	r1, r3
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b012:	461a      	mov	r2, r3
 800b014:	2334      	movs	r3, #52	; 0x34
 800b016:	fb03 f302 	mul.w	r3, r3, r2
 800b01a:	3390      	adds	r3, #144	; 0x90
 800b01c:	693a      	ldr	r2, [r7, #16]
 800b01e:	4413      	add	r3, r2
 800b020:	3304      	adds	r3, #4
 800b022:	461a      	mov	r2, r3
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 feb4 	bl	800bd92 <USBH_MSC_SCSI_ReadCapacity>
 800b02a:	4603      	mov	r3, r0
 800b02c:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b02e:	7bfb      	ldrb	r3, [r7, #15]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d170      	bne.n	800b116 <USBH_MSC_Process+0x4ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1U)
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b03a:	4619      	mov	r1, r3
 800b03c:	693a      	ldr	r2, [r7, #16]
 800b03e:	2334      	movs	r3, #52	; 0x34
 800b040:	fb03 f301 	mul.w	r3, r3, r1
 800b044:	4413      	add	r3, r2
 800b046:	33c1      	adds	r3, #193	; 0xc1
 800b048:	781b      	ldrb	r3, [r3, #0]
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	d142      	bne.n	800b0d4 <USBH_MSC_Process+0x46c>
                USBH_UsrLog("MSC Device capacity : %lu Bytes", \
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b054:	4619      	mov	r1, r3
 800b056:	693a      	ldr	r2, [r7, #16]
 800b058:	2334      	movs	r3, #52	; 0x34
 800b05a:	fb03 f301 	mul.w	r3, r3, r1
 800b05e:	4413      	add	r3, r2
 800b060:	3394      	adds	r3, #148	; 0x94
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	693a      	ldr	r2, [r7, #16]
 800b066:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	; 0xf8
 800b06a:	4610      	mov	r0, r2
 800b06c:	6939      	ldr	r1, [r7, #16]
 800b06e:	2234      	movs	r2, #52	; 0x34
 800b070:	fb02 f200 	mul.w	r2, r2, r0
 800b074:	440a      	add	r2, r1
 800b076:	3298      	adds	r2, #152	; 0x98
 800b078:	8812      	ldrh	r2, [r2, #0]
 800b07a:	fb02 f303 	mul.w	r3, r2, r3
 800b07e:	4619      	mov	r1, r3
 800b080:	48b3      	ldr	r0, [pc, #716]	; (800b350 <USBH_MSC_Process+0x6e8>)
 800b082:	f00e fa91 	bl	80195a8 <iprintf>
 800b086:	200a      	movs	r0, #10
 800b088:	f00e faa6 	bl	80195d8 <putchar>
                USBH_UsrLog("Block number : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 800b08c:	693b      	ldr	r3, [r7, #16]
 800b08e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b092:	4619      	mov	r1, r3
 800b094:	693a      	ldr	r2, [r7, #16]
 800b096:	2334      	movs	r3, #52	; 0x34
 800b098:	fb03 f301 	mul.w	r3, r3, r1
 800b09c:	4413      	add	r3, r2
 800b09e:	3394      	adds	r3, #148	; 0x94
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	4619      	mov	r1, r3
 800b0a4:	48ab      	ldr	r0, [pc, #684]	; (800b354 <USBH_MSC_Process+0x6ec>)
 800b0a6:	f00e fa7f 	bl	80195a8 <iprintf>
 800b0aa:	200a      	movs	r0, #10
 800b0ac:	f00e fa94 	bl	80195d8 <putchar>
                USBH_UsrLog("Block Size   : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b0b6:	4619      	mov	r1, r3
 800b0b8:	693a      	ldr	r2, [r7, #16]
 800b0ba:	2334      	movs	r3, #52	; 0x34
 800b0bc:	fb03 f301 	mul.w	r3, r3, r1
 800b0c0:	4413      	add	r3, r2
 800b0c2:	3398      	adds	r3, #152	; 0x98
 800b0c4:	881b      	ldrh	r3, [r3, #0]
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	48a3      	ldr	r0, [pc, #652]	; (800b358 <USBH_MSC_Process+0x6f0>)
 800b0ca:	f00e fa6d 	bl	80195a8 <iprintf>
 800b0ce:	200a      	movs	r0, #10
 800b0d0:	f00e fa82 	bl	80195d8 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b0da:	4619      	mov	r1, r3
 800b0dc:	693a      	ldr	r2, [r7, #16]
 800b0de:	2334      	movs	r3, #52	; 0x34
 800b0e0:	fb03 f301 	mul.w	r3, r3, r1
 800b0e4:	4413      	add	r3, r2
 800b0e6:	3390      	adds	r3, #144	; 0x90
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b0ec:	693b      	ldr	r3, [r7, #16]
 800b0ee:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b0f2:	4619      	mov	r1, r3
 800b0f4:	693a      	ldr	r2, [r7, #16]
 800b0f6:	2334      	movs	r3, #52	; 0x34
 800b0f8:	fb03 f301 	mul.w	r3, r3, r1
 800b0fc:	4413      	add	r3, r2
 800b0fe:	3391      	adds	r3, #145	; 0x91
 800b100:	2200      	movs	r2, #0
 800b102:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800b104:	693b      	ldr	r3, [r7, #16]
 800b106:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b10a:	3301      	adds	r3, #1
 800b10c:	b29a      	uxth	r2, r3
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800b114:	e10f      	b.n	800b336 <USBH_MSC_Process+0x6ce>
            else if (scsi_status == USBH_FAIL)
 800b116:	7bfb      	ldrb	r3, [r7, #15]
 800b118:	2b02      	cmp	r3, #2
 800b11a:	d10c      	bne.n	800b136 <USBH_MSC_Process+0x4ce>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b11c:	693b      	ldr	r3, [r7, #16]
 800b11e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b122:	4619      	mov	r1, r3
 800b124:	693a      	ldr	r2, [r7, #16]
 800b126:	2334      	movs	r3, #52	; 0x34
 800b128:	fb03 f301 	mul.w	r3, r3, r1
 800b12c:	4413      	add	r3, r2
 800b12e:	3390      	adds	r3, #144	; 0x90
 800b130:	2205      	movs	r2, #5
 800b132:	701a      	strb	r2, [r3, #0]
            break;
 800b134:	e0ff      	b.n	800b336 <USBH_MSC_Process+0x6ce>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b136:	7bfb      	ldrb	r3, [r7, #15]
 800b138:	2b04      	cmp	r3, #4
 800b13a:	f040 80fc 	bne.w	800b336 <USBH_MSC_Process+0x6ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b13e:	693b      	ldr	r3, [r7, #16]
 800b140:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b144:	4619      	mov	r1, r3
 800b146:	693a      	ldr	r2, [r7, #16]
 800b148:	2334      	movs	r3, #52	; 0x34
 800b14a:	fb03 f301 	mul.w	r3, r3, r1
 800b14e:	4413      	add	r3, r2
 800b150:	3390      	adds	r3, #144	; 0x90
 800b152:	2201      	movs	r2, #1
 800b154:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b15c:	4619      	mov	r1, r3
 800b15e:	693a      	ldr	r2, [r7, #16]
 800b160:	2334      	movs	r3, #52	; 0x34
 800b162:	fb03 f301 	mul.w	r3, r3, r1
 800b166:	4413      	add	r3, r2
 800b168:	3391      	adds	r3, #145	; 0x91
 800b16a:	2202      	movs	r2, #2
 800b16c:	701a      	strb	r2, [r3, #0]
            break;
 800b16e:	e0e2      	b.n	800b336 <USBH_MSC_Process+0x6ce>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b176:	b2d9      	uxtb	r1, r3
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b17e:	461a      	mov	r2, r3
 800b180:	2334      	movs	r3, #52	; 0x34
 800b182:	fb03 f302 	mul.w	r3, r3, r2
 800b186:	3398      	adds	r3, #152	; 0x98
 800b188:	693a      	ldr	r2, [r7, #16]
 800b18a:	4413      	add	r3, r2
 800b18c:	3304      	adds	r3, #4
 800b18e:	461a      	mov	r2, r3
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f000 ff1e 	bl	800bfd2 <USBH_MSC_SCSI_RequestSense>
 800b196:	4603      	mov	r3, r0
 800b198:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b19a:	7bfb      	ldrb	r3, [r7, #15]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d17b      	bne.n	800b298 <USBH_MSC_Process+0x630>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b1a0:	693b      	ldr	r3, [r7, #16]
 800b1a2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b1a6:	4619      	mov	r1, r3
 800b1a8:	693a      	ldr	r2, [r7, #16]
 800b1aa:	2334      	movs	r3, #52	; 0x34
 800b1ac:	fb03 f301 	mul.w	r3, r3, r1
 800b1b0:	4413      	add	r3, r2
 800b1b2:	339c      	adds	r3, #156	; 0x9c
 800b1b4:	781b      	ldrb	r3, [r3, #0]
 800b1b6:	2b06      	cmp	r3, #6
 800b1b8:	d00c      	beq.n	800b1d4 <USBH_MSC_Process+0x56c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800b1ba:	693b      	ldr	r3, [r7, #16]
 800b1bc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	693a      	ldr	r2, [r7, #16]
 800b1c4:	2334      	movs	r3, #52	; 0x34
 800b1c6:	fb03 f301 	mul.w	r3, r3, r1
 800b1ca:	4413      	add	r3, r2
 800b1cc:	339c      	adds	r3, #156	; 0x9c
 800b1ce:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b1d0:	2b02      	cmp	r3, #2
 800b1d2:	d117      	bne.n	800b204 <USBH_MSC_Process+0x59c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b1da:	693b      	ldr	r3, [r7, #16]
 800b1dc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800b1e0:	1ad3      	subs	r3, r2, r3
 800b1e2:	f242 720f 	movw	r2, #9999	; 0x270f
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d80c      	bhi.n	800b204 <USBH_MSC_Process+0x59c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b1ea:	693b      	ldr	r3, [r7, #16]
 800b1ec:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	693a      	ldr	r2, [r7, #16]
 800b1f4:	2334      	movs	r3, #52	; 0x34
 800b1f6:	fb03 f301 	mul.w	r3, r3, r1
 800b1fa:	4413      	add	r3, r2
 800b1fc:	3390      	adds	r3, #144	; 0x90
 800b1fe:	2202      	movs	r2, #2
 800b200:	701a      	strb	r2, [r3, #0]
                  break;
 800b202:	e09b      	b.n	800b33c <USBH_MSC_Process+0x6d4>
              USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b20a:	4619      	mov	r1, r3
 800b20c:	693a      	ldr	r2, [r7, #16]
 800b20e:	2334      	movs	r3, #52	; 0x34
 800b210:	fb03 f301 	mul.w	r3, r3, r1
 800b214:	4413      	add	r3, r2
 800b216:	339c      	adds	r3, #156	; 0x9c
 800b218:	781b      	ldrb	r3, [r3, #0]
 800b21a:	4619      	mov	r1, r3
 800b21c:	484f      	ldr	r0, [pc, #316]	; (800b35c <USBH_MSC_Process+0x6f4>)
 800b21e:	f00e f9c3 	bl	80195a8 <iprintf>
 800b222:	200a      	movs	r0, #10
 800b224:	f00e f9d8 	bl	80195d8 <putchar>
              USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b22e:	4619      	mov	r1, r3
 800b230:	693a      	ldr	r2, [r7, #16]
 800b232:	2334      	movs	r3, #52	; 0x34
 800b234:	fb03 f301 	mul.w	r3, r3, r1
 800b238:	4413      	add	r3, r2
 800b23a:	339d      	adds	r3, #157	; 0x9d
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	4619      	mov	r1, r3
 800b240:	4847      	ldr	r0, [pc, #284]	; (800b360 <USBH_MSC_Process+0x6f8>)
 800b242:	f00e f9b1 	bl	80195a8 <iprintf>
 800b246:	200a      	movs	r0, #10
 800b248:	f00e f9c6 	bl	80195d8 <putchar>
              USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b252:	4619      	mov	r1, r3
 800b254:	693a      	ldr	r2, [r7, #16]
 800b256:	2334      	movs	r3, #52	; 0x34
 800b258:	fb03 f301 	mul.w	r3, r3, r1
 800b25c:	4413      	add	r3, r2
 800b25e:	339e      	adds	r3, #158	; 0x9e
 800b260:	781b      	ldrb	r3, [r3, #0]
 800b262:	4619      	mov	r1, r3
 800b264:	483f      	ldr	r0, [pc, #252]	; (800b364 <USBH_MSC_Process+0x6fc>)
 800b266:	f00e f99f 	bl	80195a8 <iprintf>
 800b26a:	200a      	movs	r0, #10
 800b26c:	f00e f9b4 	bl	80195d8 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b270:	693b      	ldr	r3, [r7, #16]
 800b272:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b276:	4619      	mov	r1, r3
 800b278:	693a      	ldr	r2, [r7, #16]
 800b27a:	2334      	movs	r3, #52	; 0x34
 800b27c:	fb03 f301 	mul.w	r3, r3, r1
 800b280:	4413      	add	r3, r2
 800b282:	3390      	adds	r3, #144	; 0x90
 800b284:	2201      	movs	r2, #1
 800b286:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b28e:	3301      	adds	r3, #1
 800b290:	b29a      	uxth	r2, r3
 800b292:	693b      	ldr	r3, [r7, #16]
 800b294:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800b298:	7bfb      	ldrb	r3, [r7, #15]
 800b29a:	2b02      	cmp	r3, #2
 800b29c:	d112      	bne.n	800b2c4 <USBH_MSC_Process+0x65c>
              USBH_UsrLog("MSC Device NOT ready");
 800b29e:	4832      	ldr	r0, [pc, #200]	; (800b368 <USBH_MSC_Process+0x700>)
 800b2a0:	f00e f982 	bl	80195a8 <iprintf>
 800b2a4:	200a      	movs	r0, #10
 800b2a6:	f00e f997 	bl	80195d8 <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b2b0:	4619      	mov	r1, r3
 800b2b2:	693a      	ldr	r2, [r7, #16]
 800b2b4:	2334      	movs	r3, #52	; 0x34
 800b2b6:	fb03 f301 	mul.w	r3, r3, r1
 800b2ba:	4413      	add	r3, r2
 800b2bc:	3390      	adds	r3, #144	; 0x90
 800b2be:	2208      	movs	r2, #8
 800b2c0:	701a      	strb	r2, [r3, #0]
            break;
 800b2c2:	e03a      	b.n	800b33a <USBH_MSC_Process+0x6d2>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b2c4:	7bfb      	ldrb	r3, [r7, #15]
 800b2c6:	2b04      	cmp	r3, #4
 800b2c8:	d137      	bne.n	800b33a <USBH_MSC_Process+0x6d2>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	693a      	ldr	r2, [r7, #16]
 800b2d4:	2334      	movs	r3, #52	; 0x34
 800b2d6:	fb03 f301 	mul.w	r3, r3, r1
 800b2da:	4413      	add	r3, r2
 800b2dc:	3390      	adds	r3, #144	; 0x90
 800b2de:	2201      	movs	r2, #1
 800b2e0:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b2e8:	4619      	mov	r1, r3
 800b2ea:	693a      	ldr	r2, [r7, #16]
 800b2ec:	2334      	movs	r3, #52	; 0x34
 800b2ee:	fb03 f301 	mul.w	r3, r3, r1
 800b2f2:	4413      	add	r3, r2
 800b2f4:	3391      	adds	r3, #145	; 0x91
 800b2f6:	2202      	movs	r2, #2
 800b2f8:	701a      	strb	r2, [r3, #0]
            break;
 800b2fa:	e01e      	b.n	800b33a <USBH_MSC_Process+0x6d2>
            MSC_Handle->current_lun++;
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b302:	3301      	adds	r3, #1
 800b304:	b29a      	uxth	r2, r3
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800b30c:	e016      	b.n	800b33c <USBH_MSC_Process+0x6d4>
        MSC_Handle->current_lun = 0U;
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	2200      	movs	r2, #0
 800b312:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	2201      	movs	r2, #1
 800b31a:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b322:	2102      	movs	r1, #2
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	4798      	blx	r3
      break;
 800b328:	e00c      	b.n	800b344 <USBH_MSC_Process+0x6dc>
            break;
 800b32a:	bf00      	nop
 800b32c:	e00a      	b.n	800b344 <USBH_MSC_Process+0x6dc>
            break;
 800b32e:	bf00      	nop
 800b330:	e008      	b.n	800b344 <USBH_MSC_Process+0x6dc>
            break;
 800b332:	bf00      	nop
 800b334:	e006      	b.n	800b344 <USBH_MSC_Process+0x6dc>
            break;
 800b336:	bf00      	nop
 800b338:	e004      	b.n	800b344 <USBH_MSC_Process+0x6dc>
            break;
 800b33a:	bf00      	nop
      break;
 800b33c:	e002      	b.n	800b344 <USBH_MSC_Process+0x6dc>
      error = USBH_OK;
 800b33e:	2300      	movs	r3, #0
 800b340:	75fb      	strb	r3, [r7, #23]
      break;
 800b342:	bf00      	nop
  }
  return error;
 800b344:	7dfb      	ldrb	r3, [r7, #23]
}
 800b346:	4618      	mov	r0, r3
 800b348:	3718      	adds	r7, #24
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}
 800b34e:	bf00      	nop
 800b350:	0801b8c4 	.word	0x0801b8c4
 800b354:	0801b8e4 	.word	0x0801b8e4
 800b358:	0801b8f8 	.word	0x0801b8f8
 800b35c:	0801b90c 	.word	0x0801b90c
 800b360:	0801b91c 	.word	0x0801b91c
 800b364:	0801b938 	.word	0x0801b938
 800b368:	0801b8ac 	.word	0x0801b8ac

0800b36c <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b083      	sub	sp, #12
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b374:	2300      	movs	r3, #0
}
 800b376:	4618      	mov	r0, r3
 800b378:	370c      	adds	r7, #12
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr
	...

0800b384 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b088      	sub	sp, #32
 800b388:	af02      	add	r7, sp, #8
 800b38a:	6078      	str	r0, [r7, #4]
 800b38c:	460b      	mov	r3, r1
 800b38e:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b396:	69db      	ldr	r3, [r3, #28]
 800b398:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800b39a:	2301      	movs	r3, #1
 800b39c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800b39e:	2301      	movs	r3, #1
 800b3a0:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800b3a2:	78fb      	ldrb	r3, [r7, #3]
 800b3a4:	693a      	ldr	r2, [r7, #16]
 800b3a6:	2134      	movs	r1, #52	; 0x34
 800b3a8:	fb01 f303 	mul.w	r3, r1, r3
 800b3ac:	4413      	add	r3, r2
 800b3ae:	3390      	adds	r3, #144	; 0x90
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	2b07      	cmp	r3, #7
 800b3b4:	d03d      	beq.n	800b432 <USBH_MSC_RdWrProcess+0xae>
 800b3b6:	2b07      	cmp	r3, #7
 800b3b8:	f300 80dc 	bgt.w	800b574 <USBH_MSC_RdWrProcess+0x1f0>
 800b3bc:	2b05      	cmp	r3, #5
 800b3be:	d06d      	beq.n	800b49c <USBH_MSC_RdWrProcess+0x118>
 800b3c0:	2b06      	cmp	r3, #6
 800b3c2:	f040 80d7 	bne.w	800b574 <USBH_MSC_RdWrProcess+0x1f0>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800b3c6:	78f9      	ldrb	r1, [r7, #3]
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f000 fee2 	bl	800c19a <USBH_MSC_SCSI_Read>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b3da:	7bfb      	ldrb	r3, [r7, #15]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d10b      	bne.n	800b3f8 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b3e0:	78fb      	ldrb	r3, [r7, #3]
 800b3e2:	693a      	ldr	r2, [r7, #16]
 800b3e4:	2134      	movs	r1, #52	; 0x34
 800b3e6:	fb01 f303 	mul.w	r3, r1, r3
 800b3ea:	4413      	add	r3, r2
 800b3ec:	3390      	adds	r3, #144	; 0x90
 800b3ee:	2201      	movs	r2, #1
 800b3f0:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b3f6:	e0bf      	b.n	800b578 <USBH_MSC_RdWrProcess+0x1f4>
      else if (scsi_status == USBH_FAIL)
 800b3f8:	7bfb      	ldrb	r3, [r7, #15]
 800b3fa:	2b02      	cmp	r3, #2
 800b3fc:	d109      	bne.n	800b412 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b3fe:	78fb      	ldrb	r3, [r7, #3]
 800b400:	693a      	ldr	r2, [r7, #16]
 800b402:	2134      	movs	r1, #52	; 0x34
 800b404:	fb01 f303 	mul.w	r3, r1, r3
 800b408:	4413      	add	r3, r2
 800b40a:	3390      	adds	r3, #144	; 0x90
 800b40c:	2205      	movs	r2, #5
 800b40e:	701a      	strb	r2, [r3, #0]
      break;
 800b410:	e0b2      	b.n	800b578 <USBH_MSC_RdWrProcess+0x1f4>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b412:	7bfb      	ldrb	r3, [r7, #15]
 800b414:	2b04      	cmp	r3, #4
 800b416:	f040 80af 	bne.w	800b578 <USBH_MSC_RdWrProcess+0x1f4>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b41a:	78fb      	ldrb	r3, [r7, #3]
 800b41c:	693a      	ldr	r2, [r7, #16]
 800b41e:	2134      	movs	r1, #52	; 0x34
 800b420:	fb01 f303 	mul.w	r3, r1, r3
 800b424:	4413      	add	r3, r2
 800b426:	3390      	adds	r3, #144	; 0x90
 800b428:	2208      	movs	r2, #8
 800b42a:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b42c:	2302      	movs	r3, #2
 800b42e:	75fb      	strb	r3, [r7, #23]
      break;
 800b430:	e0a2      	b.n	800b578 <USBH_MSC_RdWrProcess+0x1f4>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800b432:	78f9      	ldrb	r1, [r7, #3]
 800b434:	2300      	movs	r3, #0
 800b436:	9300      	str	r3, [sp, #0]
 800b438:	2300      	movs	r3, #0
 800b43a:	2200      	movs	r2, #0
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f000 fe41 	bl	800c0c4 <USBH_MSC_SCSI_Write>
 800b442:	4603      	mov	r3, r0
 800b444:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b446:	7bfb      	ldrb	r3, [r7, #15]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d10b      	bne.n	800b464 <USBH_MSC_RdWrProcess+0xe0>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b44c:	78fb      	ldrb	r3, [r7, #3]
 800b44e:	693a      	ldr	r2, [r7, #16]
 800b450:	2134      	movs	r1, #52	; 0x34
 800b452:	fb01 f303 	mul.w	r3, r1, r3
 800b456:	4413      	add	r3, r2
 800b458:	3390      	adds	r3, #144	; 0x90
 800b45a:	2201      	movs	r2, #1
 800b45c:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b45e:	2300      	movs	r3, #0
 800b460:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b462:	e08b      	b.n	800b57c <USBH_MSC_RdWrProcess+0x1f8>
      else if (scsi_status == USBH_FAIL)
 800b464:	7bfb      	ldrb	r3, [r7, #15]
 800b466:	2b02      	cmp	r3, #2
 800b468:	d109      	bne.n	800b47e <USBH_MSC_RdWrProcess+0xfa>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b46a:	78fb      	ldrb	r3, [r7, #3]
 800b46c:	693a      	ldr	r2, [r7, #16]
 800b46e:	2134      	movs	r1, #52	; 0x34
 800b470:	fb01 f303 	mul.w	r3, r1, r3
 800b474:	4413      	add	r3, r2
 800b476:	3390      	adds	r3, #144	; 0x90
 800b478:	2205      	movs	r2, #5
 800b47a:	701a      	strb	r2, [r3, #0]
      break;
 800b47c:	e07e      	b.n	800b57c <USBH_MSC_RdWrProcess+0x1f8>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b47e:	7bfb      	ldrb	r3, [r7, #15]
 800b480:	2b04      	cmp	r3, #4
 800b482:	d17b      	bne.n	800b57c <USBH_MSC_RdWrProcess+0x1f8>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b484:	78fb      	ldrb	r3, [r7, #3]
 800b486:	693a      	ldr	r2, [r7, #16]
 800b488:	2134      	movs	r1, #52	; 0x34
 800b48a:	fb01 f303 	mul.w	r3, r1, r3
 800b48e:	4413      	add	r3, r2
 800b490:	3390      	adds	r3, #144	; 0x90
 800b492:	2208      	movs	r2, #8
 800b494:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b496:	2302      	movs	r3, #2
 800b498:	75fb      	strb	r3, [r7, #23]
      break;
 800b49a:	e06f      	b.n	800b57c <USBH_MSC_RdWrProcess+0x1f8>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800b49c:	78fb      	ldrb	r3, [r7, #3]
 800b49e:	2234      	movs	r2, #52	; 0x34
 800b4a0:	fb02 f303 	mul.w	r3, r2, r3
 800b4a4:	3398      	adds	r3, #152	; 0x98
 800b4a6:	693a      	ldr	r2, [r7, #16]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	1d1a      	adds	r2, r3, #4
 800b4ac:	78fb      	ldrb	r3, [r7, #3]
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f000 fd8e 	bl	800bfd2 <USBH_MSC_SCSI_RequestSense>
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b4ba:	7bfb      	ldrb	r3, [r7, #15]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d140      	bne.n	800b542 <USBH_MSC_RdWrProcess+0x1be>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 800b4c0:	78fb      	ldrb	r3, [r7, #3]
 800b4c2:	693a      	ldr	r2, [r7, #16]
 800b4c4:	2134      	movs	r1, #52	; 0x34
 800b4c6:	fb01 f303 	mul.w	r3, r1, r3
 800b4ca:	4413      	add	r3, r2
 800b4cc:	339c      	adds	r3, #156	; 0x9c
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	482e      	ldr	r0, [pc, #184]	; (800b58c <USBH_MSC_RdWrProcess+0x208>)
 800b4d4:	f00e f868 	bl	80195a8 <iprintf>
 800b4d8:	200a      	movs	r0, #10
 800b4da:	f00e f87d 	bl	80195d8 <putchar>
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 800b4de:	78fb      	ldrb	r3, [r7, #3]
 800b4e0:	693a      	ldr	r2, [r7, #16]
 800b4e2:	2134      	movs	r1, #52	; 0x34
 800b4e4:	fb01 f303 	mul.w	r3, r1, r3
 800b4e8:	4413      	add	r3, r2
 800b4ea:	339d      	adds	r3, #157	; 0x9d
 800b4ec:	781b      	ldrb	r3, [r3, #0]
 800b4ee:	4619      	mov	r1, r3
 800b4f0:	4827      	ldr	r0, [pc, #156]	; (800b590 <USBH_MSC_RdWrProcess+0x20c>)
 800b4f2:	f00e f859 	bl	80195a8 <iprintf>
 800b4f6:	200a      	movs	r0, #10
 800b4f8:	f00e f86e 	bl	80195d8 <putchar>
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 800b4fc:	78fb      	ldrb	r3, [r7, #3]
 800b4fe:	693a      	ldr	r2, [r7, #16]
 800b500:	2134      	movs	r1, #52	; 0x34
 800b502:	fb01 f303 	mul.w	r3, r1, r3
 800b506:	4413      	add	r3, r2
 800b508:	339e      	adds	r3, #158	; 0x9e
 800b50a:	781b      	ldrb	r3, [r3, #0]
 800b50c:	4619      	mov	r1, r3
 800b50e:	4821      	ldr	r0, [pc, #132]	; (800b594 <USBH_MSC_RdWrProcess+0x210>)
 800b510:	f00e f84a 	bl	80195a8 <iprintf>
 800b514:	200a      	movs	r0, #10
 800b516:	f00e f85f 	bl	80195d8 <putchar>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b51a:	78fb      	ldrb	r3, [r7, #3]
 800b51c:	693a      	ldr	r2, [r7, #16]
 800b51e:	2134      	movs	r1, #52	; 0x34
 800b520:	fb01 f303 	mul.w	r3, r1, r3
 800b524:	4413      	add	r3, r2
 800b526:	3390      	adds	r3, #144	; 0x90
 800b528:	2201      	movs	r2, #1
 800b52a:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800b52c:	78fb      	ldrb	r3, [r7, #3]
 800b52e:	693a      	ldr	r2, [r7, #16]
 800b530:	2134      	movs	r1, #52	; 0x34
 800b532:	fb01 f303 	mul.w	r3, r1, r3
 800b536:	4413      	add	r3, r2
 800b538:	3391      	adds	r3, #145	; 0x91
 800b53a:	2202      	movs	r2, #2
 800b53c:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800b53e:	2302      	movs	r3, #2
 800b540:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800b542:	7bfb      	ldrb	r3, [r7, #15]
 800b544:	2b02      	cmp	r3, #2
 800b546:	d106      	bne.n	800b556 <USBH_MSC_RdWrProcess+0x1d2>
      {
        USBH_UsrLog("MSC Device NOT ready");
 800b548:	4813      	ldr	r0, [pc, #76]	; (800b598 <USBH_MSC_RdWrProcess+0x214>)
 800b54a:	f00e f82d 	bl	80195a8 <iprintf>
 800b54e:	200a      	movs	r0, #10
 800b550:	f00e f842 	bl	80195d8 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b554:	e014      	b.n	800b580 <USBH_MSC_RdWrProcess+0x1fc>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b556:	7bfb      	ldrb	r3, [r7, #15]
 800b558:	2b04      	cmp	r3, #4
 800b55a:	d111      	bne.n	800b580 <USBH_MSC_RdWrProcess+0x1fc>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b55c:	78fb      	ldrb	r3, [r7, #3]
 800b55e:	693a      	ldr	r2, [r7, #16]
 800b560:	2134      	movs	r1, #52	; 0x34
 800b562:	fb01 f303 	mul.w	r3, r1, r3
 800b566:	4413      	add	r3, r2
 800b568:	3390      	adds	r3, #144	; 0x90
 800b56a:	2208      	movs	r2, #8
 800b56c:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b56e:	2302      	movs	r3, #2
 800b570:	75fb      	strb	r3, [r7, #23]
      break;
 800b572:	e005      	b.n	800b580 <USBH_MSC_RdWrProcess+0x1fc>

    default:
      break;
 800b574:	bf00      	nop
 800b576:	e004      	b.n	800b582 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800b578:	bf00      	nop
 800b57a:	e002      	b.n	800b582 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800b57c:	bf00      	nop
 800b57e:	e000      	b.n	800b582 <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800b580:	bf00      	nop

  }
  return error;
 800b582:	7dfb      	ldrb	r3, [r7, #23]
}
 800b584:	4618      	mov	r0, r3
 800b586:	3718      	adds	r7, #24
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}
 800b58c:	0801b90c 	.word	0x0801b90c
 800b590:	0801b91c 	.word	0x0801b91c
 800b594:	0801b938 	.word	0x0801b938
 800b598:	0801b8ac 	.word	0x0801b8ac

0800b59c <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b59c:	b480      	push	{r7}
 800b59e:	b085      	sub	sp, #20
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b5ae:	69db      	ldr	r3, [r3, #28]
 800b5b0:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	781b      	ldrb	r3, [r3, #0]
 800b5b6:	b2db      	uxtb	r3, r3
 800b5b8:	2b0b      	cmp	r3, #11
 800b5ba:	d10c      	bne.n	800b5d6 <USBH_MSC_UnitIsReady+0x3a>
 800b5bc:	78fb      	ldrb	r3, [r7, #3]
 800b5be:	68ba      	ldr	r2, [r7, #8]
 800b5c0:	2134      	movs	r1, #52	; 0x34
 800b5c2:	fb01 f303 	mul.w	r3, r1, r3
 800b5c6:	4413      	add	r3, r2
 800b5c8:	3391      	adds	r3, #145	; 0x91
 800b5ca:	781b      	ldrb	r3, [r3, #0]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d102      	bne.n	800b5d6 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	73fb      	strb	r3, [r7, #15]
 800b5d4:	e001      	b.n	800b5da <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800b5da:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3714      	adds	r7, #20
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e6:	4770      	bx	lr

0800b5e8 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b086      	sub	sp, #24
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	60f8      	str	r0, [r7, #12]
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	607a      	str	r2, [r7, #4]
 800b5f4:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b5fc:	69db      	ldr	r3, [r3, #28]
 800b5fe:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	781b      	ldrb	r3, [r3, #0]
 800b604:	b2db      	uxtb	r3, r3
 800b606:	2b0b      	cmp	r3, #11
 800b608:	d10d      	bne.n	800b626 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800b60a:	7afb      	ldrb	r3, [r7, #11]
 800b60c:	2234      	movs	r2, #52	; 0x34
 800b60e:	fb02 f303 	mul.w	r3, r2, r3
 800b612:	3390      	adds	r3, #144	; 0x90
 800b614:	697a      	ldr	r2, [r7, #20]
 800b616:	4413      	add	r3, r2
 800b618:	2234      	movs	r2, #52	; 0x34
 800b61a:	4619      	mov	r1, r3
 800b61c:	6878      	ldr	r0, [r7, #4]
 800b61e:	f00d fa99 	bl	8018b54 <memcpy>
    return USBH_OK;
 800b622:	2300      	movs	r3, #0
 800b624:	e000      	b.n	800b628 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800b626:	2302      	movs	r3, #2
  }
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3718      	adds	r7, #24
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bd80      	pop	{r7, pc}

0800b630 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b088      	sub	sp, #32
 800b634:	af02      	add	r7, sp, #8
 800b636:	60f8      	str	r0, [r7, #12]
 800b638:	607a      	str	r2, [r7, #4]
 800b63a:	603b      	str	r3, [r7, #0]
 800b63c:	460b      	mov	r3, r1
 800b63e:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b646:	69db      	ldr	r3, [r3, #28]
 800b648:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b650:	b2db      	uxtb	r3, r3
 800b652:	2b00      	cmp	r3, #0
 800b654:	d00e      	beq.n	800b674 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800b65c:	2b0b      	cmp	r3, #11
 800b65e:	d109      	bne.n	800b674 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800b660:	7afb      	ldrb	r3, [r7, #11]
 800b662:	697a      	ldr	r2, [r7, #20]
 800b664:	2134      	movs	r1, #52	; 0x34
 800b666:	fb01 f303 	mul.w	r3, r1, r3
 800b66a:	4413      	add	r3, r2
 800b66c:	3390      	adds	r3, #144	; 0x90
 800b66e:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800b670:	2b01      	cmp	r3, #1
 800b672:	d001      	beq.n	800b678 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800b674:	2302      	movs	r3, #2
 800b676:	e040      	b.n	800b6fa <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	2206      	movs	r2, #6
 800b67c:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800b67e:	7afb      	ldrb	r3, [r7, #11]
 800b680:	697a      	ldr	r2, [r7, #20]
 800b682:	2134      	movs	r1, #52	; 0x34
 800b684:	fb01 f303 	mul.w	r3, r1, r3
 800b688:	4413      	add	r3, r2
 800b68a:	3390      	adds	r3, #144	; 0x90
 800b68c:	2206      	movs	r2, #6
 800b68e:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800b690:	7afb      	ldrb	r3, [r7, #11]
 800b692:	b29a      	uxth	r2, r3
 800b694:	697b      	ldr	r3, [r7, #20]
 800b696:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800b69a:	7af9      	ldrb	r1, [r7, #11]
 800b69c:	6a3b      	ldr	r3, [r7, #32]
 800b69e:	9300      	str	r3, [sp, #0]
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	687a      	ldr	r2, [r7, #4]
 800b6a4:	68f8      	ldr	r0, [r7, #12]
 800b6a6:	f000 fd78 	bl	800c19a <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b6b0:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b6b2:	e016      	b.n	800b6e2 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b6ba:	693b      	ldr	r3, [r7, #16]
 800b6bc:	1ad2      	subs	r2, r2, r3
 800b6be:	6a3b      	ldr	r3, [r7, #32]
 800b6c0:	f242 7110 	movw	r1, #10000	; 0x2710
 800b6c4:	fb01 f303 	mul.w	r3, r1, r3
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d805      	bhi.n	800b6d8 <USBH_MSC_Read+0xa8>
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b6d2:	b2db      	uxtb	r3, r3
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d104      	bne.n	800b6e2 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800b6d8:	697b      	ldr	r3, [r7, #20]
 800b6da:	2201      	movs	r2, #1
 800b6dc:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800b6de:	2302      	movs	r3, #2
 800b6e0:	e00b      	b.n	800b6fa <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b6e2:	7afb      	ldrb	r3, [r7, #11]
 800b6e4:	4619      	mov	r1, r3
 800b6e6:	68f8      	ldr	r0, [r7, #12]
 800b6e8:	f7ff fe4c 	bl	800b384 <USBH_MSC_RdWrProcess>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d0e0      	beq.n	800b6b4 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	2201      	movs	r2, #1
 800b6f6:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800b6f8:	2300      	movs	r3, #0
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3718      	adds	r7, #24
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}

0800b702 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800b702:	b580      	push	{r7, lr}
 800b704:	b088      	sub	sp, #32
 800b706:	af02      	add	r7, sp, #8
 800b708:	60f8      	str	r0, [r7, #12]
 800b70a:	607a      	str	r2, [r7, #4]
 800b70c:	603b      	str	r3, [r7, #0]
 800b70e:	460b      	mov	r3, r1
 800b710:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b718:	69db      	ldr	r3, [r3, #28]
 800b71a:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b722:	b2db      	uxtb	r3, r3
 800b724:	2b00      	cmp	r3, #0
 800b726:	d00e      	beq.n	800b746 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800b72e:	2b0b      	cmp	r3, #11
 800b730:	d109      	bne.n	800b746 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800b732:	7afb      	ldrb	r3, [r7, #11]
 800b734:	697a      	ldr	r2, [r7, #20]
 800b736:	2134      	movs	r1, #52	; 0x34
 800b738:	fb01 f303 	mul.w	r3, r1, r3
 800b73c:	4413      	add	r3, r2
 800b73e:	3390      	adds	r3, #144	; 0x90
 800b740:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800b742:	2b01      	cmp	r3, #1
 800b744:	d001      	beq.n	800b74a <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800b746:	2302      	movs	r3, #2
 800b748:	e040      	b.n	800b7cc <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	2207      	movs	r2, #7
 800b74e:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800b750:	7afb      	ldrb	r3, [r7, #11]
 800b752:	697a      	ldr	r2, [r7, #20]
 800b754:	2134      	movs	r1, #52	; 0x34
 800b756:	fb01 f303 	mul.w	r3, r1, r3
 800b75a:	4413      	add	r3, r2
 800b75c:	3390      	adds	r3, #144	; 0x90
 800b75e:	2207      	movs	r2, #7
 800b760:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800b762:	7afb      	ldrb	r3, [r7, #11]
 800b764:	b29a      	uxth	r2, r3
 800b766:	697b      	ldr	r3, [r7, #20]
 800b768:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800b76c:	7af9      	ldrb	r1, [r7, #11]
 800b76e:	6a3b      	ldr	r3, [r7, #32]
 800b770:	9300      	str	r3, [sp, #0]
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	687a      	ldr	r2, [r7, #4]
 800b776:	68f8      	ldr	r0, [r7, #12]
 800b778:	f000 fca4 	bl	800c0c4 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b782:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b784:	e016      	b.n	800b7b4 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b78c:	693b      	ldr	r3, [r7, #16]
 800b78e:	1ad2      	subs	r2, r2, r3
 800b790:	6a3b      	ldr	r3, [r7, #32]
 800b792:	f242 7110 	movw	r1, #10000	; 0x2710
 800b796:	fb01 f303 	mul.w	r3, r1, r3
 800b79a:	429a      	cmp	r2, r3
 800b79c:	d805      	bhi.n	800b7aa <USBH_MSC_Write+0xa8>
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b7a4:	b2db      	uxtb	r3, r3
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d104      	bne.n	800b7b4 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	2201      	movs	r2, #1
 800b7ae:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800b7b0:	2302      	movs	r3, #2
 800b7b2:	e00b      	b.n	800b7cc <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b7b4:	7afb      	ldrb	r3, [r7, #11]
 800b7b6:	4619      	mov	r1, r3
 800b7b8:	68f8      	ldr	r0, [r7, #12]
 800b7ba:	f7ff fde3 	bl	800b384 <USBH_MSC_RdWrProcess>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d0e0      	beq.n	800b786 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	2201      	movs	r2, #1
 800b7c8:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800b7ca:	2300      	movs	r3, #0
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	3718      	adds	r7, #24
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}

0800b7d4 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b082      	sub	sp, #8
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2221      	movs	r2, #33	; 0x21
 800b7e0:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	22ff      	movs	r2, #255	; 0xff
 800b7e6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	2100      	movs	r1, #0
 800b7fe:	6878      	ldr	r0, [r7, #4]
 800b800:	f001 ff67 	bl	800d6d2 <USBH_CtlReq>
 800b804:	4603      	mov	r3, r0
}
 800b806:	4618      	mov	r0, r3
 800b808:	3708      	adds	r7, #8
 800b80a:	46bd      	mov	sp, r7
 800b80c:	bd80      	pop	{r7, pc}

0800b80e <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800b80e:	b580      	push	{r7, lr}
 800b810:	b082      	sub	sp, #8
 800b812:	af00      	add	r7, sp, #0
 800b814:	6078      	str	r0, [r7, #4]
 800b816:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	22a1      	movs	r2, #161	; 0xa1
 800b81c:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	22fe      	movs	r2, #254	; 0xfe
 800b822:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2200      	movs	r2, #0
 800b828:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	2200      	movs	r2, #0
 800b82e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2201      	movs	r2, #1
 800b834:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800b836:	2201      	movs	r2, #1
 800b838:	6839      	ldr	r1, [r7, #0]
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	f001 ff49 	bl	800d6d2 <USBH_CtlReq>
 800b840:	4603      	mov	r3, r0
}
 800b842:	4618      	mov	r0, r3
 800b844:	3708      	adds	r7, #8
 800b846:	46bd      	mov	sp, r7
 800b848:	bd80      	pop	{r7, pc}
	...

0800b84c <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b085      	sub	sp, #20
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b85a:	69db      	ldr	r3, [r3, #28]
 800b85c:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	4a09      	ldr	r2, [pc, #36]	; (800b888 <USBH_MSC_BOT_Init+0x3c>)
 800b862:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	4a09      	ldr	r2, [pc, #36]	; (800b88c <USBH_MSC_BOT_Init+0x40>)
 800b868:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	2201      	movs	r2, #1
 800b86e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	2201      	movs	r2, #1
 800b876:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800b87a:	2300      	movs	r3, #0
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3714      	adds	r7, #20
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr
 800b888:	43425355 	.word	0x43425355
 800b88c:	20304050 	.word	0x20304050

0800b890 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b088      	sub	sp, #32
 800b894:	af02      	add	r7, sp, #8
 800b896:	6078      	str	r0, [r7, #4]
 800b898:	460b      	mov	r3, r1
 800b89a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800b89c:	2301      	movs	r3, #1
 800b89e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800b8a4:	2301      	movs	r3, #1
 800b8a6:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b8b2:	69db      	ldr	r3, [r3, #28]
 800b8b4:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	2b0a      	cmp	r3, #10
 800b8c4:	f200 819e 	bhi.w	800bc04 <USBH_MSC_BOT_Process+0x374>
 800b8c8:	a201      	add	r2, pc, #4	; (adr r2, 800b8d0 <USBH_MSC_BOT_Process+0x40>)
 800b8ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8ce:	bf00      	nop
 800b8d0:	0800b8fd 	.word	0x0800b8fd
 800b8d4:	0800b925 	.word	0x0800b925
 800b8d8:	0800b98f 	.word	0x0800b98f
 800b8dc:	0800b9ad 	.word	0x0800b9ad
 800b8e0:	0800ba31 	.word	0x0800ba31
 800b8e4:	0800ba53 	.word	0x0800ba53
 800b8e8:	0800baeb 	.word	0x0800baeb
 800b8ec:	0800bb07 	.word	0x0800bb07
 800b8f0:	0800bb59 	.word	0x0800bb59
 800b8f4:	0800bb89 	.word	0x0800bb89
 800b8f8:	0800bbeb 	.word	0x0800bbeb
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800b8fc:	693b      	ldr	r3, [r7, #16]
 800b8fe:	78fa      	ldrb	r2, [r7, #3]
 800b900:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	2202      	movs	r2, #2
 800b908:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	795b      	ldrb	r3, [r3, #5]
 800b916:	2201      	movs	r2, #1
 800b918:	9200      	str	r2, [sp, #0]
 800b91a:	221f      	movs	r2, #31
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f002 f8f4 	bl	800db0a <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800b922:	e17e      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800b924:	693b      	ldr	r3, [r7, #16]
 800b926:	795b      	ldrb	r3, [r3, #5]
 800b928:	4619      	mov	r1, r3
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f00c fff2 	bl	8018914 <USBH_LL_GetURBState>
 800b930:	4603      	mov	r3, r0
 800b932:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800b934:	7d3b      	ldrb	r3, [r7, #20]
 800b936:	2b01      	cmp	r3, #1
 800b938:	d118      	bne.n	800b96c <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800b93a:	693b      	ldr	r3, [r7, #16]
 800b93c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d00f      	beq.n	800b962 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800b948:	b25b      	sxtb	r3, r3
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	da04      	bge.n	800b958 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	2203      	movs	r2, #3
 800b952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800b956:	e157      	b.n	800bc08 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800b958:	693b      	ldr	r3, [r7, #16]
 800b95a:	2205      	movs	r2, #5
 800b95c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b960:	e152      	b.n	800bc08 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	2207      	movs	r2, #7
 800b966:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b96a:	e14d      	b.n	800bc08 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b96c:	7d3b      	ldrb	r3, [r7, #20]
 800b96e:	2b02      	cmp	r3, #2
 800b970:	d104      	bne.n	800b97c <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b972:	693b      	ldr	r3, [r7, #16]
 800b974:	2201      	movs	r2, #1
 800b976:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b97a:	e145      	b.n	800bc08 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800b97c:	7d3b      	ldrb	r3, [r7, #20]
 800b97e:	2b05      	cmp	r3, #5
 800b980:	f040 8142 	bne.w	800bc08 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800b984:	693b      	ldr	r3, [r7, #16]
 800b986:	220a      	movs	r2, #10
 800b988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b98c:	e13c      	b.n	800bc08 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800b98e:	693b      	ldr	r3, [r7, #16]
 800b990:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	895a      	ldrh	r2, [r3, #10]
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	791b      	ldrb	r3, [r3, #4]
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f002 f8d9 	bl	800db54 <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800b9a2:	693b      	ldr	r3, [r7, #16]
 800b9a4:	2204      	movs	r2, #4
 800b9a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800b9aa:	e13a      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	791b      	ldrb	r3, [r3, #4]
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f00c ffae 	bl	8018914 <USBH_LL_GetURBState>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800b9bc:	7d3b      	ldrb	r3, [r7, #20]
 800b9be:	2b01      	cmp	r3, #1
 800b9c0:	d12d      	bne.n	800ba1e <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9c6:	693a      	ldr	r2, [r7, #16]
 800b9c8:	8952      	ldrh	r2, [r2, #10]
 800b9ca:	4293      	cmp	r3, r2
 800b9cc:	d910      	bls.n	800b9f0 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b9d4:	693a      	ldr	r2, [r7, #16]
 800b9d6:	8952      	ldrh	r2, [r2, #10]
 800b9d8:	441a      	add	r2, r3
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800b9e0:	693b      	ldr	r3, [r7, #16]
 800b9e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9e4:	693a      	ldr	r2, [r7, #16]
 800b9e6:	8952      	ldrh	r2, [r2, #10]
 800b9e8:	1a9a      	subs	r2, r3, r2
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	65da      	str	r2, [r3, #92]	; 0x5c
 800b9ee:	e002      	b.n	800b9f6 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d00a      	beq.n	800ba14 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800b9fe:	693b      	ldr	r3, [r7, #16]
 800ba00:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ba04:	693b      	ldr	r3, [r7, #16]
 800ba06:	895a      	ldrh	r2, [r3, #10]
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	791b      	ldrb	r3, [r3, #4]
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	f002 f8a1 	bl	800db54 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800ba12:	e0fb      	b.n	800bc0c <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	2207      	movs	r2, #7
 800ba18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ba1c:	e0f6      	b.n	800bc0c <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800ba1e:	7d3b      	ldrb	r3, [r7, #20]
 800ba20:	2b05      	cmp	r3, #5
 800ba22:	f040 80f3 	bne.w	800bc0c <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800ba26:	693b      	ldr	r3, [r7, #16]
 800ba28:	2209      	movs	r2, #9
 800ba2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ba2e:	e0ed      	b.n	800bc0c <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800ba30:	693b      	ldr	r3, [r7, #16]
 800ba32:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ba36:	693b      	ldr	r3, [r7, #16]
 800ba38:	891a      	ldrh	r2, [r3, #8]
 800ba3a:	693b      	ldr	r3, [r7, #16]
 800ba3c:	795b      	ldrb	r3, [r3, #5]
 800ba3e:	2001      	movs	r0, #1
 800ba40:	9000      	str	r0, [sp, #0]
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	f002 f861 	bl	800db0a <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	2206      	movs	r2, #6
 800ba4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ba50:	e0e7      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800ba52:	693b      	ldr	r3, [r7, #16]
 800ba54:	795b      	ldrb	r3, [r3, #5]
 800ba56:	4619      	mov	r1, r3
 800ba58:	6878      	ldr	r0, [r7, #4]
 800ba5a:	f00c ff5b 	bl	8018914 <USBH_LL_GetURBState>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800ba62:	7d3b      	ldrb	r3, [r7, #20]
 800ba64:	2b01      	cmp	r3, #1
 800ba66:	d12f      	bne.n	800bac8 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800ba68:	693b      	ldr	r3, [r7, #16]
 800ba6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba6c:	693a      	ldr	r2, [r7, #16]
 800ba6e:	8912      	ldrh	r2, [r2, #8]
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d910      	bls.n	800ba96 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800ba74:	693b      	ldr	r3, [r7, #16]
 800ba76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba7a:	693a      	ldr	r2, [r7, #16]
 800ba7c:	8912      	ldrh	r2, [r2, #8]
 800ba7e:	441a      	add	r2, r3
 800ba80:	693b      	ldr	r3, [r7, #16]
 800ba82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800ba86:	693b      	ldr	r3, [r7, #16]
 800ba88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba8a:	693a      	ldr	r2, [r7, #16]
 800ba8c:	8912      	ldrh	r2, [r2, #8]
 800ba8e:	1a9a      	subs	r2, r3, r2
 800ba90:	693b      	ldr	r3, [r7, #16]
 800ba92:	65da      	str	r2, [r3, #92]	; 0x5c
 800ba94:	e002      	b.n	800ba9c <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	2200      	movs	r2, #0
 800ba9a:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800ba9c:	693b      	ldr	r3, [r7, #16]
 800ba9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d00c      	beq.n	800babe <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800baa4:	693b      	ldr	r3, [r7, #16]
 800baa6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	891a      	ldrh	r2, [r3, #8]
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	795b      	ldrb	r3, [r3, #5]
 800bab2:	2001      	movs	r0, #1
 800bab4:	9000      	str	r0, [sp, #0]
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f002 f827 	bl	800db0a <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800babc:	e0a8      	b.n	800bc10 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	2207      	movs	r2, #7
 800bac2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bac6:	e0a3      	b.n	800bc10 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800bac8:	7d3b      	ldrb	r3, [r7, #20]
 800baca:	2b02      	cmp	r3, #2
 800bacc:	d104      	bne.n	800bad8 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	2205      	movs	r2, #5
 800bad2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bad6:	e09b      	b.n	800bc10 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800bad8:	7d3b      	ldrb	r3, [r7, #20]
 800bada:	2b05      	cmp	r3, #5
 800badc:	f040 8098 	bne.w	800bc10 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	220a      	movs	r2, #10
 800bae4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bae8:	e092      	b.n	800bc10 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800baea:	693b      	ldr	r3, [r7, #16]
 800baec:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800baf0:	693b      	ldr	r3, [r7, #16]
 800baf2:	791b      	ldrb	r3, [r3, #4]
 800baf4:	220d      	movs	r2, #13
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f002 f82c 	bl	800db54 <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800bafc:	693b      	ldr	r3, [r7, #16]
 800bafe:	2208      	movs	r2, #8
 800bb00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bb04:	e08d      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	791b      	ldrb	r3, [r3, #4]
 800bb0a:	4619      	mov	r1, r3
 800bb0c:	6878      	ldr	r0, [r7, #4]
 800bb0e:	f00c ff01 	bl	8018914 <USBH_LL_GetURBState>
 800bb12:	4603      	mov	r3, r0
 800bb14:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800bb16:	7d3b      	ldrb	r3, [r7, #20]
 800bb18:	2b01      	cmp	r3, #1
 800bb1a:	d115      	bne.n	800bb48 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bb1c:	693b      	ldr	r3, [r7, #16]
 800bb1e:	2201      	movs	r2, #1
 800bb20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	2201      	movs	r2, #1
 800bb28:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 f8a9 	bl	800bc84 <USBH_MSC_DecodeCSW>
 800bb32:	4603      	mov	r3, r0
 800bb34:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800bb36:	7d7b      	ldrb	r3, [r7, #21]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d102      	bne.n	800bb42 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800bb40:	e068      	b.n	800bc14 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800bb42:	2302      	movs	r3, #2
 800bb44:	75fb      	strb	r3, [r7, #23]
      break;
 800bb46:	e065      	b.n	800bc14 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800bb48:	7d3b      	ldrb	r3, [r7, #20]
 800bb4a:	2b05      	cmp	r3, #5
 800bb4c:	d162      	bne.n	800bc14 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	2209      	movs	r2, #9
 800bb52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bb56:	e05d      	b.n	800bc14 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800bb58:	78fb      	ldrb	r3, [r7, #3]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	4619      	mov	r1, r3
 800bb5e:	6878      	ldr	r0, [r7, #4]
 800bb60:	f000 f864 	bl	800bc2c <USBH_MSC_BOT_Abort>
 800bb64:	4603      	mov	r3, r0
 800bb66:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800bb68:	7dbb      	ldrb	r3, [r7, #22]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d104      	bne.n	800bb78 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800bb6e:	693b      	ldr	r3, [r7, #16]
 800bb70:	2207      	movs	r2, #7
 800bb72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800bb76:	e04f      	b.n	800bc18 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800bb78:	7dbb      	ldrb	r3, [r7, #22]
 800bb7a:	2b04      	cmp	r3, #4
 800bb7c:	d14c      	bne.n	800bc18 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800bb7e:	693b      	ldr	r3, [r7, #16]
 800bb80:	220b      	movs	r2, #11
 800bb82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bb86:	e047      	b.n	800bc18 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800bb88:	78fb      	ldrb	r3, [r7, #3]
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f000 f84c 	bl	800bc2c <USBH_MSC_BOT_Abort>
 800bb94:	4603      	mov	r3, r0
 800bb96:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800bb98:	7dbb      	ldrb	r3, [r7, #22]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d11d      	bne.n	800bbda <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800bb9e:	693b      	ldr	r3, [r7, #16]
 800bba0:	795b      	ldrb	r3, [r3, #5]
 800bba2:	4619      	mov	r1, r3
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f00c ff0f 	bl	80189c8 <USBH_LL_GetToggle>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800bbae:	693b      	ldr	r3, [r7, #16]
 800bbb0:	7959      	ldrb	r1, [r3, #5]
 800bbb2:	7bfb      	ldrb	r3, [r7, #15]
 800bbb4:	f1c3 0301 	rsb	r3, r3, #1
 800bbb8:	b2db      	uxtb	r3, r3
 800bbba:	461a      	mov	r2, r3
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f00c fed3 	bl	8018968 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800bbc2:	693b      	ldr	r3, [r7, #16]
 800bbc4:	791b      	ldrb	r3, [r3, #4]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	4619      	mov	r1, r3
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f00c fecc 	bl	8018968 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800bbd0:	693b      	ldr	r3, [r7, #16]
 800bbd2:	2209      	movs	r2, #9
 800bbd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800bbd8:	e020      	b.n	800bc1c <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800bbda:	7dbb      	ldrb	r3, [r7, #22]
 800bbdc:	2b04      	cmp	r3, #4
 800bbde:	d11d      	bne.n	800bc1c <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800bbe0:	693b      	ldr	r3, [r7, #16]
 800bbe2:	220b      	movs	r2, #11
 800bbe4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800bbe8:	e018      	b.n	800bc1c <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f7ff fdf2 	bl	800b7d4 <USBH_MSC_BOT_REQ_Reset>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800bbf4:	7dfb      	ldrb	r3, [r7, #23]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d112      	bne.n	800bc20 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bbfa:	693b      	ldr	r3, [r7, #16]
 800bbfc:	2201      	movs	r2, #1
 800bbfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800bc02:	e00d      	b.n	800bc20 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800bc04:	bf00      	nop
 800bc06:	e00c      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>
      break;
 800bc08:	bf00      	nop
 800bc0a:	e00a      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>
      break;
 800bc0c:	bf00      	nop
 800bc0e:	e008      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>
      break;
 800bc10:	bf00      	nop
 800bc12:	e006      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>
      break;
 800bc14:	bf00      	nop
 800bc16:	e004      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>
      break;
 800bc18:	bf00      	nop
 800bc1a:	e002      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>
      break;
 800bc1c:	bf00      	nop
 800bc1e:	e000      	b.n	800bc22 <USBH_MSC_BOT_Process+0x392>
      break;
 800bc20:	bf00      	nop
  }
  return status;
 800bc22:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3718      	adds	r7, #24
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}

0800bc2c <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b084      	sub	sp, #16
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
 800bc34:	460b      	mov	r3, r1
 800bc36:	70fb      	strb	r3, [r7, #3]
 800bc38:	4613      	mov	r3, r2
 800bc3a:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800bc3c:	2302      	movs	r3, #2
 800bc3e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bc46:	69db      	ldr	r3, [r3, #28]
 800bc48:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800bc4a:	78bb      	ldrb	r3, [r7, #2]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d002      	beq.n	800bc56 <USBH_MSC_BOT_Abort+0x2a>
 800bc50:	2b01      	cmp	r3, #1
 800bc52:	d009      	beq.n	800bc68 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800bc54:	e011      	b.n	800bc7a <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	79db      	ldrb	r3, [r3, #7]
 800bc5a:	4619      	mov	r1, r3
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f001 fb58 	bl	800d312 <USBH_ClrFeature>
 800bc62:	4603      	mov	r3, r0
 800bc64:	73fb      	strb	r3, [r7, #15]
      break;
 800bc66:	e008      	b.n	800bc7a <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	799b      	ldrb	r3, [r3, #6]
 800bc6c:	4619      	mov	r1, r3
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f001 fb4f 	bl	800d312 <USBH_ClrFeature>
 800bc74:	4603      	mov	r3, r0
 800bc76:	73fb      	strb	r3, [r7, #15]
      break;
 800bc78:	bf00      	nop
  }
  return status;
 800bc7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	3710      	adds	r7, #16
 800bc80:	46bd      	mov	sp, r7
 800bc82:	bd80      	pop	{r7, pc}

0800bc84 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b084      	sub	sp, #16
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bc92:	69db      	ldr	r3, [r3, #28]
 800bc94:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800bc96:	2301      	movs	r3, #1
 800bc98:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	791b      	ldrb	r3, [r3, #4]
 800bc9e:	4619      	mov	r1, r3
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f00c fda5 	bl	80187f0 <USBH_LL_GetLastXferSize>
 800bca6:	4603      	mov	r3, r0
 800bca8:	2b0d      	cmp	r3, #13
 800bcaa:	d002      	beq.n	800bcb2 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800bcac:	2302      	movs	r3, #2
 800bcae:	73fb      	strb	r3, [r7, #15]
 800bcb0:	e024      	b.n	800bcfc <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800bcb2:	68bb      	ldr	r3, [r7, #8]
 800bcb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bcb6:	4a14      	ldr	r2, [pc, #80]	; (800bd08 <USBH_MSC_DecodeCSW+0x84>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d11d      	bne.n	800bcf8 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800bcc0:	68bb      	ldr	r3, [r7, #8]
 800bcc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bcc4:	429a      	cmp	r2, r3
 800bcc6:	d119      	bne.n	800bcfc <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d102      	bne.n	800bcd8 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	73fb      	strb	r3, [r7, #15]
 800bcd6:	e011      	b.n	800bcfc <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d102      	bne.n	800bce8 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800bce2:	2301      	movs	r3, #1
 800bce4:	73fb      	strb	r3, [r7, #15]
 800bce6:	e009      	b.n	800bcfc <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bcee:	2b02      	cmp	r3, #2
 800bcf0:	d104      	bne.n	800bcfc <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800bcf2:	2302      	movs	r3, #2
 800bcf4:	73fb      	strb	r3, [r7, #15]
 800bcf6:	e001      	b.n	800bcfc <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800bcf8:	2302      	movs	r3, #2
 800bcfa:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800bcfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcfe:	4618      	mov	r0, r3
 800bd00:	3710      	adds	r7, #16
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}
 800bd06:	bf00      	nop
 800bd08:	53425355 	.word	0x53425355

0800bd0c <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b084      	sub	sp, #16
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
 800bd14:	460b      	mov	r3, r1
 800bd16:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800bd18:	2302      	movs	r3, #2
 800bd1a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bd22:	69db      	ldr	r3, [r3, #28]
 800bd24:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bd2c:	2b01      	cmp	r3, #1
 800bd2e:	d002      	beq.n	800bd36 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800bd30:	2b02      	cmp	r3, #2
 800bd32:	d021      	beq.n	800bd78 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800bd34:	e028      	b.n	800bd88 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bd44:	68bb      	ldr	r3, [r7, #8]
 800bd46:	220a      	movs	r2, #10
 800bd48:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	3363      	adds	r3, #99	; 0x63
 800bd50:	2210      	movs	r2, #16
 800bd52:	2100      	movs	r1, #0
 800bd54:	4618      	mov	r0, r3
 800bd56:	f00c ff0b 	bl	8018b70 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bd62:	68bb      	ldr	r3, [r7, #8]
 800bd64:	2201      	movs	r2, #1
 800bd66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	2202      	movs	r2, #2
 800bd6e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800bd72:	2301      	movs	r3, #1
 800bd74:	73fb      	strb	r3, [r7, #15]
      break;
 800bd76:	e007      	b.n	800bd88 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bd78:	78fb      	ldrb	r3, [r7, #3]
 800bd7a:	4619      	mov	r1, r3
 800bd7c:	6878      	ldr	r0, [r7, #4]
 800bd7e:	f7ff fd87 	bl	800b890 <USBH_MSC_BOT_Process>
 800bd82:	4603      	mov	r3, r0
 800bd84:	73fb      	strb	r3, [r7, #15]
      break;
 800bd86:	bf00      	nop
  }

  return error;
 800bd88:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	3710      	adds	r7, #16
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}

0800bd92 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800bd92:	b580      	push	{r7, lr}
 800bd94:	b086      	sub	sp, #24
 800bd96:	af00      	add	r7, sp, #0
 800bd98:	60f8      	str	r0, [r7, #12]
 800bd9a:	460b      	mov	r3, r1
 800bd9c:	607a      	str	r2, [r7, #4]
 800bd9e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800bda0:	2301      	movs	r3, #1
 800bda2:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bdaa:	69db      	ldr	r3, [r3, #28]
 800bdac:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bdb4:	2b01      	cmp	r3, #1
 800bdb6:	d002      	beq.n	800bdbe <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800bdb8:	2b02      	cmp	r3, #2
 800bdba:	d027      	beq.n	800be0c <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800bdbc:	e05f      	b.n	800be7e <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	2208      	movs	r2, #8
 800bdc2:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800bdc4:	693b      	ldr	r3, [r7, #16]
 800bdc6:	2280      	movs	r2, #128	; 0x80
 800bdc8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bdcc:	693b      	ldr	r3, [r7, #16]
 800bdce:	220a      	movs	r2, #10
 800bdd0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800bdd4:	693b      	ldr	r3, [r7, #16]
 800bdd6:	3363      	adds	r3, #99	; 0x63
 800bdd8:	2210      	movs	r2, #16
 800bdda:	2100      	movs	r1, #0
 800bddc:	4618      	mov	r0, r3
 800bdde:	f00c fec7 	bl	8018b70 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800bde2:	693b      	ldr	r3, [r7, #16]
 800bde4:	2225      	movs	r2, #37	; 0x25
 800bde6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bdea:	693b      	ldr	r3, [r7, #16]
 800bdec:	2201      	movs	r2, #1
 800bdee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bdf2:	693b      	ldr	r3, [r7, #16]
 800bdf4:	2202      	movs	r2, #2
 800bdf6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	f103 0210 	add.w	r2, r3, #16
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800be06:	2301      	movs	r3, #1
 800be08:	75fb      	strb	r3, [r7, #23]
      break;
 800be0a:	e038      	b.n	800be7e <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800be0c:	7afb      	ldrb	r3, [r7, #11]
 800be0e:	4619      	mov	r1, r3
 800be10:	68f8      	ldr	r0, [r7, #12]
 800be12:	f7ff fd3d 	bl	800b890 <USBH_MSC_BOT_Process>
 800be16:	4603      	mov	r3, r0
 800be18:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800be1a:	7dfb      	ldrb	r3, [r7, #23]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d12d      	bne.n	800be7c <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800be20:	693b      	ldr	r3, [r7, #16]
 800be22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be26:	3303      	adds	r3, #3
 800be28:	781b      	ldrb	r3, [r3, #0]
 800be2a:	461a      	mov	r2, r3
 800be2c:	693b      	ldr	r3, [r7, #16]
 800be2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be32:	3302      	adds	r3, #2
 800be34:	781b      	ldrb	r3, [r3, #0]
 800be36:	021b      	lsls	r3, r3, #8
 800be38:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800be3a:	693b      	ldr	r3, [r7, #16]
 800be3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be40:	3301      	adds	r3, #1
 800be42:	781b      	ldrb	r3, [r3, #0]
 800be44:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800be46:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800be48:	693b      	ldr	r3, [r7, #16]
 800be4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be4e:	781b      	ldrb	r3, [r3, #0]
 800be50:	061b      	lsls	r3, r3, #24
 800be52:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800be58:	693b      	ldr	r3, [r7, #16]
 800be5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be5e:	3307      	adds	r3, #7
 800be60:	781b      	ldrb	r3, [r3, #0]
 800be62:	b29a      	uxth	r2, r3
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be6a:	3306      	adds	r3, #6
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	b29b      	uxth	r3, r3
 800be70:	021b      	lsls	r3, r3, #8
 800be72:	b29b      	uxth	r3, r3
 800be74:	4313      	orrs	r3, r2
 800be76:	b29a      	uxth	r2, r3
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	809a      	strh	r2, [r3, #4]
      break;
 800be7c:	bf00      	nop
  }

  return error;
 800be7e:	7dfb      	ldrb	r3, [r7, #23]
}
 800be80:	4618      	mov	r0, r3
 800be82:	3718      	adds	r7, #24
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}

0800be88 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b086      	sub	sp, #24
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	60f8      	str	r0, [r7, #12]
 800be90:	460b      	mov	r3, r1
 800be92:	607a      	str	r2, [r7, #4]
 800be94:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800be96:	2302      	movs	r3, #2
 800be98:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bea0:	69db      	ldr	r3, [r3, #28]
 800bea2:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bea4:	693b      	ldr	r3, [r7, #16]
 800bea6:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800beaa:	2b01      	cmp	r3, #1
 800beac:	d002      	beq.n	800beb4 <USBH_MSC_SCSI_Inquiry+0x2c>
 800beae:	2b02      	cmp	r3, #2
 800beb0:	d03d      	beq.n	800bf2e <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800beb2:	e089      	b.n	800bfc8 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800beb4:	693b      	ldr	r3, [r7, #16]
 800beb6:	2224      	movs	r2, #36	; 0x24
 800beb8:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	2280      	movs	r2, #128	; 0x80
 800bebe:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	220a      	movs	r2, #10
 800bec6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800beca:	693b      	ldr	r3, [r7, #16]
 800becc:	3363      	adds	r3, #99	; 0x63
 800bece:	220a      	movs	r2, #10
 800bed0:	2100      	movs	r1, #0
 800bed2:	4618      	mov	r0, r3
 800bed4:	f00c fe4c 	bl	8018b70 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	2212      	movs	r2, #18
 800bedc:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800bee0:	7afb      	ldrb	r3, [r7, #11]
 800bee2:	015b      	lsls	r3, r3, #5
 800bee4:	b2da      	uxtb	r2, r3
 800bee6:	693b      	ldr	r3, [r7, #16]
 800bee8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	2200      	movs	r2, #0
 800bef0:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	2200      	movs	r2, #0
 800bef8:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	2224      	movs	r2, #36	; 0x24
 800bf00:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800bf04:	693b      	ldr	r3, [r7, #16]
 800bf06:	2200      	movs	r2, #0
 800bf08:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bf0c:	693b      	ldr	r3, [r7, #16]
 800bf0e:	2201      	movs	r2, #1
 800bf10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	2202      	movs	r2, #2
 800bf18:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800bf1c:	693b      	ldr	r3, [r7, #16]
 800bf1e:	f103 0210 	add.w	r2, r3, #16
 800bf22:	693b      	ldr	r3, [r7, #16]
 800bf24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800bf28:	2301      	movs	r3, #1
 800bf2a:	75fb      	strb	r3, [r7, #23]
      break;
 800bf2c:	e04c      	b.n	800bfc8 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bf2e:	7afb      	ldrb	r3, [r7, #11]
 800bf30:	4619      	mov	r1, r3
 800bf32:	68f8      	ldr	r0, [r7, #12]
 800bf34:	f7ff fcac 	bl	800b890 <USBH_MSC_BOT_Process>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800bf3c:	7dfb      	ldrb	r3, [r7, #23]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d141      	bne.n	800bfc6 <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800bf42:	2222      	movs	r2, #34	; 0x22
 800bf44:	2100      	movs	r1, #0
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f00c fe12 	bl	8018b70 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bf52:	781b      	ldrb	r3, [r3, #0]
 800bf54:	f003 031f 	and.w	r3, r3, #31
 800bf58:	b2da      	uxtb	r2, r3
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800bf5e:	693b      	ldr	r3, [r7, #16]
 800bf60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bf64:	781b      	ldrb	r3, [r3, #0]
 800bf66:	095b      	lsrs	r3, r3, #5
 800bf68:	b2da      	uxtb	r2, r3
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800bf6e:	693b      	ldr	r3, [r7, #16]
 800bf70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bf74:	3301      	adds	r3, #1
 800bf76:	781b      	ldrb	r3, [r3, #0]
 800bf78:	b25b      	sxtb	r3, r3
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	da03      	bge.n	800bf86 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2201      	movs	r2, #1
 800bf82:	709a      	strb	r2, [r3, #2]
 800bf84:	e002      	b.n	800bf8c <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	1cd8      	adds	r0, r3, #3
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bf96:	3308      	adds	r3, #8
 800bf98:	2208      	movs	r2, #8
 800bf9a:	4619      	mov	r1, r3
 800bf9c:	f00c fdda 	bl	8018b54 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f103 000c 	add.w	r0, r3, #12
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bfac:	3310      	adds	r3, #16
 800bfae:	2210      	movs	r2, #16
 800bfb0:	4619      	mov	r1, r3
 800bfb2:	f00c fdcf 	bl	8018b54 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	331d      	adds	r3, #29
 800bfba:	693a      	ldr	r2, [r7, #16]
 800bfbc:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800bfc0:	3220      	adds	r2, #32
 800bfc2:	6812      	ldr	r2, [r2, #0]
 800bfc4:	601a      	str	r2, [r3, #0]
      break;
 800bfc6:	bf00      	nop
  }

  return error;
 800bfc8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfca:	4618      	mov	r0, r3
 800bfcc:	3718      	adds	r7, #24
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bd80      	pop	{r7, pc}

0800bfd2 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800bfd2:	b580      	push	{r7, lr}
 800bfd4:	b086      	sub	sp, #24
 800bfd6:	af00      	add	r7, sp, #0
 800bfd8:	60f8      	str	r0, [r7, #12]
 800bfda:	460b      	mov	r3, r1
 800bfdc:	607a      	str	r2, [r7, #4]
 800bfde:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800bfe0:	2302      	movs	r3, #2
 800bfe2:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bfea:	69db      	ldr	r3, [r3, #28]
 800bfec:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bff4:	2b01      	cmp	r3, #1
 800bff6:	d002      	beq.n	800bffe <USBH_MSC_SCSI_RequestSense+0x2c>
 800bff8:	2b02      	cmp	r3, #2
 800bffa:	d03d      	beq.n	800c078 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800bffc:	e05d      	b.n	800c0ba <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	220e      	movs	r2, #14
 800c002:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c004:	693b      	ldr	r3, [r7, #16]
 800c006:	2280      	movs	r2, #128	; 0x80
 800c008:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	220a      	movs	r2, #10
 800c010:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c014:	693b      	ldr	r3, [r7, #16]
 800c016:	3363      	adds	r3, #99	; 0x63
 800c018:	2210      	movs	r2, #16
 800c01a:	2100      	movs	r1, #0
 800c01c:	4618      	mov	r0, r3
 800c01e:	f00c fda7 	bl	8018b70 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800c022:	693b      	ldr	r3, [r7, #16]
 800c024:	2203      	movs	r2, #3
 800c026:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800c02a:	7afb      	ldrb	r3, [r7, #11]
 800c02c:	015b      	lsls	r3, r3, #5
 800c02e:	b2da      	uxtb	r2, r3
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800c036:	693b      	ldr	r3, [r7, #16]
 800c038:	2200      	movs	r2, #0
 800c03a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800c03e:	693b      	ldr	r3, [r7, #16]
 800c040:	2200      	movs	r2, #0
 800c042:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800c046:	693b      	ldr	r3, [r7, #16]
 800c048:	220e      	movs	r2, #14
 800c04a:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800c04e:	693b      	ldr	r3, [r7, #16]
 800c050:	2200      	movs	r2, #0
 800c052:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	2201      	movs	r2, #1
 800c05a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	2202      	movs	r2, #2
 800c062:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	f103 0210 	add.w	r2, r3, #16
 800c06c:	693b      	ldr	r3, [r7, #16]
 800c06e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c072:	2301      	movs	r3, #1
 800c074:	75fb      	strb	r3, [r7, #23]
      break;
 800c076:	e020      	b.n	800c0ba <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c078:	7afb      	ldrb	r3, [r7, #11]
 800c07a:	4619      	mov	r1, r3
 800c07c:	68f8      	ldr	r0, [r7, #12]
 800c07e:	f7ff fc07 	bl	800b890 <USBH_MSC_BOT_Process>
 800c082:	4603      	mov	r3, r0
 800c084:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c086:	7dfb      	ldrb	r3, [r7, #23]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d115      	bne.n	800c0b8 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800c08c:	693b      	ldr	r3, [r7, #16]
 800c08e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c092:	3302      	adds	r3, #2
 800c094:	781b      	ldrb	r3, [r3, #0]
 800c096:	f003 030f 	and.w	r3, r3, #15
 800c09a:	b2da      	uxtb	r2, r3
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c0a6:	7b1a      	ldrb	r2, [r3, #12]
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800c0ac:	693b      	ldr	r3, [r7, #16]
 800c0ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c0b2:	7b5a      	ldrb	r2, [r3, #13]
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	709a      	strb	r2, [r3, #2]
      break;
 800c0b8:	bf00      	nop
  }

  return error;
 800c0ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3718      	adds	r7, #24
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b086      	sub	sp, #24
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	60f8      	str	r0, [r7, #12]
 800c0cc:	607a      	str	r2, [r7, #4]
 800c0ce:	603b      	str	r3, [r7, #0]
 800c0d0:	460b      	mov	r3, r1
 800c0d2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c0d4:	2302      	movs	r3, #2
 800c0d6:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c0de:	69db      	ldr	r3, [r3, #28]
 800c0e0:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c0e2:	693b      	ldr	r3, [r7, #16]
 800c0e4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	d002      	beq.n	800c0f2 <USBH_MSC_SCSI_Write+0x2e>
 800c0ec:	2b02      	cmp	r3, #2
 800c0ee:	d047      	beq.n	800c180 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800c0f0:	e04e      	b.n	800c190 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800c0f2:	693b      	ldr	r3, [r7, #16]
 800c0f4:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800c0f8:	461a      	mov	r2, r3
 800c0fa:	6a3b      	ldr	r3, [r7, #32]
 800c0fc:	fb03 f202 	mul.w	r2, r3, r2
 800c100:	693b      	ldr	r3, [r7, #16]
 800c102:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800c104:	693b      	ldr	r3, [r7, #16]
 800c106:	2200      	movs	r2, #0
 800c108:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	220a      	movs	r2, #10
 800c110:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	3363      	adds	r3, #99	; 0x63
 800c118:	2210      	movs	r2, #16
 800c11a:	2100      	movs	r1, #0
 800c11c:	4618      	mov	r0, r3
 800c11e:	f00c fd27 	bl	8018b70 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	222a      	movs	r2, #42	; 0x2a
 800c126:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800c12a:	79fa      	ldrb	r2, [r7, #7]
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800c132:	79ba      	ldrb	r2, [r7, #6]
 800c134:	693b      	ldr	r3, [r7, #16]
 800c136:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800c13a:	797a      	ldrb	r2, [r7, #5]
 800c13c:	693b      	ldr	r3, [r7, #16]
 800c13e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800c142:	1d3b      	adds	r3, r7, #4
 800c144:	781a      	ldrb	r2, [r3, #0]
 800c146:	693b      	ldr	r3, [r7, #16]
 800c148:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800c14c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800c156:	f107 0320 	add.w	r3, r7, #32
 800c15a:	781a      	ldrb	r2, [r3, #0]
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	2201      	movs	r2, #1
 800c166:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c16a:	693b      	ldr	r3, [r7, #16]
 800c16c:	2202      	movs	r2, #2
 800c16e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800c172:	693b      	ldr	r3, [r7, #16]
 800c174:	683a      	ldr	r2, [r7, #0]
 800c176:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c17a:	2301      	movs	r3, #1
 800c17c:	75fb      	strb	r3, [r7, #23]
      break;
 800c17e:	e007      	b.n	800c190 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c180:	7afb      	ldrb	r3, [r7, #11]
 800c182:	4619      	mov	r1, r3
 800c184:	68f8      	ldr	r0, [r7, #12]
 800c186:	f7ff fb83 	bl	800b890 <USBH_MSC_BOT_Process>
 800c18a:	4603      	mov	r3, r0
 800c18c:	75fb      	strb	r3, [r7, #23]
      break;
 800c18e:	bf00      	nop
  }

  return error;
 800c190:	7dfb      	ldrb	r3, [r7, #23]
}
 800c192:	4618      	mov	r0, r3
 800c194:	3718      	adds	r7, #24
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}

0800c19a <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800c19a:	b580      	push	{r7, lr}
 800c19c:	b086      	sub	sp, #24
 800c19e:	af00      	add	r7, sp, #0
 800c1a0:	60f8      	str	r0, [r7, #12]
 800c1a2:	607a      	str	r2, [r7, #4]
 800c1a4:	603b      	str	r3, [r7, #0]
 800c1a6:	460b      	mov	r3, r1
 800c1a8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c1aa:	2302      	movs	r3, #2
 800c1ac:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c1b4:	69db      	ldr	r3, [r3, #28]
 800c1b6:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c1b8:	693b      	ldr	r3, [r7, #16]
 800c1ba:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c1be:	2b01      	cmp	r3, #1
 800c1c0:	d002      	beq.n	800c1c8 <USBH_MSC_SCSI_Read+0x2e>
 800c1c2:	2b02      	cmp	r3, #2
 800c1c4:	d047      	beq.n	800c256 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800c1c6:	e04e      	b.n	800c266 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	6a3b      	ldr	r3, [r7, #32]
 800c1d2:	fb03 f202 	mul.w	r2, r3, r2
 800c1d6:	693b      	ldr	r3, [r7, #16]
 800c1d8:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c1da:	693b      	ldr	r3, [r7, #16]
 800c1dc:	2280      	movs	r2, #128	; 0x80
 800c1de:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	220a      	movs	r2, #10
 800c1e6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c1ea:	693b      	ldr	r3, [r7, #16]
 800c1ec:	3363      	adds	r3, #99	; 0x63
 800c1ee:	2210      	movs	r2, #16
 800c1f0:	2100      	movs	r1, #0
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f00c fcbc 	bl	8018b70 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	2228      	movs	r2, #40	; 0x28
 800c1fc:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800c200:	79fa      	ldrb	r2, [r7, #7]
 800c202:	693b      	ldr	r3, [r7, #16]
 800c204:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800c208:	79ba      	ldrb	r2, [r7, #6]
 800c20a:	693b      	ldr	r3, [r7, #16]
 800c20c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800c210:	797a      	ldrb	r2, [r7, #5]
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800c218:	1d3b      	adds	r3, r7, #4
 800c21a:	781a      	ldrb	r2, [r3, #0]
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800c222:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800c22c:	f107 0320 	add.w	r3, r7, #32
 800c230:	781a      	ldrb	r2, [r3, #0]
 800c232:	693b      	ldr	r3, [r7, #16]
 800c234:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	2201      	movs	r2, #1
 800c23c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c240:	693b      	ldr	r3, [r7, #16]
 800c242:	2202      	movs	r2, #2
 800c244:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800c248:	693b      	ldr	r3, [r7, #16]
 800c24a:	683a      	ldr	r2, [r7, #0]
 800c24c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c250:	2301      	movs	r3, #1
 800c252:	75fb      	strb	r3, [r7, #23]
      break;
 800c254:	e007      	b.n	800c266 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c256:	7afb      	ldrb	r3, [r7, #11]
 800c258:	4619      	mov	r1, r3
 800c25a:	68f8      	ldr	r0, [r7, #12]
 800c25c:	f7ff fb18 	bl	800b890 <USBH_MSC_BOT_Process>
 800c260:	4603      	mov	r3, r0
 800c262:	75fb      	strb	r3, [r7, #23]
      break;
 800c264:	bf00      	nop
  }

  return error;
 800c266:	7dfb      	ldrb	r3, [r7, #23]
}
 800c268:	4618      	mov	r0, r3
 800c26a:	3718      	adds	r7, #24
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bd80      	pop	{r7, pc}

0800c270 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b084      	sub	sp, #16
 800c274:	af00      	add	r7, sp, #0
 800c276:	60f8      	str	r0, [r7, #12]
 800c278:	60b9      	str	r1, [r7, #8]
 800c27a:	4613      	mov	r3, r2
 800c27c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d10a      	bne.n	800c29a <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 800c284:	481c      	ldr	r0, [pc, #112]	; (800c2f8 <USBH_Init+0x88>)
 800c286:	f00d f98f 	bl	80195a8 <iprintf>
 800c28a:	481c      	ldr	r0, [pc, #112]	; (800c2fc <USBH_Init+0x8c>)
 800c28c:	f00d f98c 	bl	80195a8 <iprintf>
 800c290:	200a      	movs	r0, #10
 800c292:	f00d f9a1 	bl	80195d8 <putchar>
    return USBH_FAIL;
 800c296:	2302      	movs	r3, #2
 800c298:	e029      	b.n	800c2ee <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	79fa      	ldrb	r2, [r7, #7]
 800c29e:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800c2b2:	68f8      	ldr	r0, [r7, #12]
 800c2b4:	f000 f824 	bl	800c300 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d003      	beq.n	800c2e6 <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	68ba      	ldr	r2, [r7, #8]
 800c2e2:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800c2e6:	68f8      	ldr	r0, [r7, #12]
 800c2e8:	f00c f9ce 	bl	8018688 <USBH_LL_Init>

  return USBH_OK;
 800c2ec:	2300      	movs	r3, #0
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3710      	adds	r7, #16
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
 800c2f6:	bf00      	nop
 800c2f8:	0801b95c 	.word	0x0801b95c
 800c2fc:	0801b964 	.word	0x0801b964

0800c300 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800c300:	b480      	push	{r7}
 800c302:	b085      	sub	sp, #20
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800c308:	2300      	movs	r3, #0
 800c30a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c30c:	2300      	movs	r3, #0
 800c30e:	60fb      	str	r3, [r7, #12]
 800c310:	e009      	b.n	800c326 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800c312:	687a      	ldr	r2, [r7, #4]
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	33e0      	adds	r3, #224	; 0xe0
 800c318:	009b      	lsls	r3, r3, #2
 800c31a:	4413      	add	r3, r2
 800c31c:	2200      	movs	r2, #0
 800c31e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	3301      	adds	r3, #1
 800c324:	60fb      	str	r3, [r7, #12]
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	2b0e      	cmp	r3, #14
 800c32a:	d9f2      	bls.n	800c312 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c32c:	2300      	movs	r3, #0
 800c32e:	60fb      	str	r3, [r7, #12]
 800c330:	e009      	b.n	800c346 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800c332:	687a      	ldr	r2, [r7, #4]
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	4413      	add	r3, r2
 800c338:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c33c:	2200      	movs	r2, #0
 800c33e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	3301      	adds	r3, #1
 800c344:	60fb      	str	r3, [r7, #12]
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c34c:	d3f1      	bcc.n	800c332 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2200      	movs	r2, #0
 800c352:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2201      	movs	r2, #1
 800c35e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2200      	movs	r2, #0
 800c364:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2201      	movs	r2, #1
 800c36c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2240      	movs	r2, #64	; 0x40
 800c372:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2200      	movs	r2, #0
 800c378:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2200      	movs	r2, #0
 800c37e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2201      	movs	r2, #1
 800c386:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2200      	movs	r2, #0
 800c38e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2200      	movs	r2, #0
 800c396:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800c39a:	2300      	movs	r3, #0
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3714      	adds	r7, #20
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr

0800c3a8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b084      	sub	sp, #16
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
 800c3b0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d01f      	beq.n	800c3fc <USBH_RegisterClass+0x54>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d10e      	bne.n	800c3e4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c3cc:	1c59      	adds	r1, r3, #1
 800c3ce:	687a      	ldr	r2, [r7, #4]
 800c3d0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800c3d4:	687a      	ldr	r2, [r7, #4]
 800c3d6:	33de      	adds	r3, #222	; 0xde
 800c3d8:	6839      	ldr	r1, [r7, #0]
 800c3da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800c3de:	2300      	movs	r3, #0
 800c3e0:	73fb      	strb	r3, [r7, #15]
 800c3e2:	e016      	b.n	800c412 <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 800c3e4:	480d      	ldr	r0, [pc, #52]	; (800c41c <USBH_RegisterClass+0x74>)
 800c3e6:	f00d f8df 	bl	80195a8 <iprintf>
 800c3ea:	480d      	ldr	r0, [pc, #52]	; (800c420 <USBH_RegisterClass+0x78>)
 800c3ec:	f00d f8dc 	bl	80195a8 <iprintf>
 800c3f0:	200a      	movs	r0, #10
 800c3f2:	f00d f8f1 	bl	80195d8 <putchar>
      status = USBH_FAIL;
 800c3f6:	2302      	movs	r3, #2
 800c3f8:	73fb      	strb	r3, [r7, #15]
 800c3fa:	e00a      	b.n	800c412 <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 800c3fc:	4807      	ldr	r0, [pc, #28]	; (800c41c <USBH_RegisterClass+0x74>)
 800c3fe:	f00d f8d3 	bl	80195a8 <iprintf>
 800c402:	4808      	ldr	r0, [pc, #32]	; (800c424 <USBH_RegisterClass+0x7c>)
 800c404:	f00d f8d0 	bl	80195a8 <iprintf>
 800c408:	200a      	movs	r0, #10
 800c40a:	f00d f8e5 	bl	80195d8 <putchar>
    status = USBH_FAIL;
 800c40e:	2302      	movs	r3, #2
 800c410:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c412:	7bfb      	ldrb	r3, [r7, #15]
}
 800c414:	4618      	mov	r0, r3
 800c416:	3710      	adds	r7, #16
 800c418:	46bd      	mov	sp, r7
 800c41a:	bd80      	pop	{r7, pc}
 800c41c:	0801b95c 	.word	0x0801b95c
 800c420:	0801b978 	.word	0x0801b978
 800c424:	0801b994 	.word	0x0801b994

0800c428 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b084      	sub	sp, #16
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	6078      	str	r0, [r7, #4]
 800c430:	460b      	mov	r3, r1
 800c432:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800c434:	2300      	movs	r3, #0
 800c436:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800c43e:	78fa      	ldrb	r2, [r7, #3]
 800c440:	429a      	cmp	r2, r3
 800c442:	d23c      	bcs.n	800c4be <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	78fa      	ldrb	r2, [r7, #3]
 800c448:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 800c44c:	78fb      	ldrb	r3, [r7, #3]
 800c44e:	4619      	mov	r1, r3
 800c450:	4823      	ldr	r0, [pc, #140]	; (800c4e0 <USBH_SelectInterface+0xb8>)
 800c452:	f00d f8a9 	bl	80195a8 <iprintf>
 800c456:	200a      	movs	r0, #10
 800c458:	f00d f8be 	bl	80195d8 <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 800c45c:	78fb      	ldrb	r3, [r7, #3]
 800c45e:	687a      	ldr	r2, [r7, #4]
 800c460:	211a      	movs	r1, #26
 800c462:	fb01 f303 	mul.w	r3, r1, r3
 800c466:	4413      	add	r3, r2
 800c468:	f203 3347 	addw	r3, r3, #839	; 0x347
 800c46c:	781b      	ldrb	r3, [r3, #0]
 800c46e:	4619      	mov	r1, r3
 800c470:	481c      	ldr	r0, [pc, #112]	; (800c4e4 <USBH_SelectInterface+0xbc>)
 800c472:	f00d f899 	bl	80195a8 <iprintf>
 800c476:	200a      	movs	r0, #10
 800c478:	f00d f8ae 	bl	80195d8 <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 800c47c:	78fb      	ldrb	r3, [r7, #3]
 800c47e:	687a      	ldr	r2, [r7, #4]
 800c480:	211a      	movs	r1, #26
 800c482:	fb01 f303 	mul.w	r3, r1, r3
 800c486:	4413      	add	r3, r2
 800c488:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800c48c:	781b      	ldrb	r3, [r3, #0]
 800c48e:	4619      	mov	r1, r3
 800c490:	4815      	ldr	r0, [pc, #84]	; (800c4e8 <USBH_SelectInterface+0xc0>)
 800c492:	f00d f889 	bl	80195a8 <iprintf>
 800c496:	200a      	movs	r0, #10
 800c498:	f00d f89e 	bl	80195d8 <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 800c49c:	78fb      	ldrb	r3, [r7, #3]
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	211a      	movs	r1, #26
 800c4a2:	fb01 f303 	mul.w	r3, r1, r3
 800c4a6:	4413      	add	r3, r2
 800c4a8:	f203 3349 	addw	r3, r3, #841	; 0x349
 800c4ac:	781b      	ldrb	r3, [r3, #0]
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	480e      	ldr	r0, [pc, #56]	; (800c4ec <USBH_SelectInterface+0xc4>)
 800c4b2:	f00d f879 	bl	80195a8 <iprintf>
 800c4b6:	200a      	movs	r0, #10
 800c4b8:	f00d f88e 	bl	80195d8 <putchar>
 800c4bc:	e00a      	b.n	800c4d4 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 800c4be:	480c      	ldr	r0, [pc, #48]	; (800c4f0 <USBH_SelectInterface+0xc8>)
 800c4c0:	f00d f872 	bl	80195a8 <iprintf>
 800c4c4:	480b      	ldr	r0, [pc, #44]	; (800c4f4 <USBH_SelectInterface+0xcc>)
 800c4c6:	f00d f86f 	bl	80195a8 <iprintf>
 800c4ca:	200a      	movs	r0, #10
 800c4cc:	f00d f884 	bl	80195d8 <putchar>
    status = USBH_FAIL;
 800c4d0:	2302      	movs	r3, #2
 800c4d2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c4d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	3710      	adds	r7, #16
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
 800c4de:	bf00      	nop
 800c4e0:	0801b9ac 	.word	0x0801b9ac
 800c4e4:	0801b9cc 	.word	0x0801b9cc
 800c4e8:	0801b9dc 	.word	0x0801b9dc
 800c4ec:	0801b9ec 	.word	0x0801b9ec
 800c4f0:	0801b95c 	.word	0x0801b95c
 800c4f4:	0801b9fc 	.word	0x0801b9fc

0800c4f8 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b087      	sub	sp, #28
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
 800c500:	4608      	mov	r0, r1
 800c502:	4611      	mov	r1, r2
 800c504:	461a      	mov	r2, r3
 800c506:	4603      	mov	r3, r0
 800c508:	70fb      	strb	r3, [r7, #3]
 800c50a:	460b      	mov	r3, r1
 800c50c:	70bb      	strb	r3, [r7, #2]
 800c50e:	4613      	mov	r3, r2
 800c510:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800c512:	2300      	movs	r3, #0
 800c514:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800c516:	2300      	movs	r3, #0
 800c518:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c520:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c522:	e025      	b.n	800c570 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800c524:	7dfb      	ldrb	r3, [r7, #23]
 800c526:	221a      	movs	r2, #26
 800c528:	fb02 f303 	mul.w	r3, r2, r3
 800c52c:	3308      	adds	r3, #8
 800c52e:	68fa      	ldr	r2, [r7, #12]
 800c530:	4413      	add	r3, r2
 800c532:	3302      	adds	r3, #2
 800c534:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	795b      	ldrb	r3, [r3, #5]
 800c53a:	78fa      	ldrb	r2, [r7, #3]
 800c53c:	429a      	cmp	r2, r3
 800c53e:	d002      	beq.n	800c546 <USBH_FindInterface+0x4e>
 800c540:	78fb      	ldrb	r3, [r7, #3]
 800c542:	2bff      	cmp	r3, #255	; 0xff
 800c544:	d111      	bne.n	800c56a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c546:	693b      	ldr	r3, [r7, #16]
 800c548:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c54a:	78ba      	ldrb	r2, [r7, #2]
 800c54c:	429a      	cmp	r2, r3
 800c54e:	d002      	beq.n	800c556 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c550:	78bb      	ldrb	r3, [r7, #2]
 800c552:	2bff      	cmp	r3, #255	; 0xff
 800c554:	d109      	bne.n	800c56a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c556:	693b      	ldr	r3, [r7, #16]
 800c558:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c55a:	787a      	ldrb	r2, [r7, #1]
 800c55c:	429a      	cmp	r2, r3
 800c55e:	d002      	beq.n	800c566 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c560:	787b      	ldrb	r3, [r7, #1]
 800c562:	2bff      	cmp	r3, #255	; 0xff
 800c564:	d101      	bne.n	800c56a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800c566:	7dfb      	ldrb	r3, [r7, #23]
 800c568:	e006      	b.n	800c578 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800c56a:	7dfb      	ldrb	r3, [r7, #23]
 800c56c:	3301      	adds	r3, #1
 800c56e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c570:	7dfb      	ldrb	r3, [r7, #23]
 800c572:	2b01      	cmp	r3, #1
 800c574:	d9d6      	bls.n	800c524 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800c576:	23ff      	movs	r3, #255	; 0xff
}
 800c578:	4618      	mov	r0, r3
 800c57a:	371c      	adds	r7, #28
 800c57c:	46bd      	mov	sp, r7
 800c57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c582:	4770      	bx	lr

0800c584 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b082      	sub	sp, #8
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	f00c f8b7 	bl	8018700 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800c592:	2101      	movs	r1, #1
 800c594:	6878      	ldr	r0, [r7, #4]
 800c596:	f00c f9d0 	bl	801893a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800c59a:	2300      	movs	r3, #0
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3708      	adds	r7, #8
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}

0800c5a4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	b088      	sub	sp, #32
 800c5a8:	af04      	add	r7, sp, #16
 800c5aa:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800c5ac:	2302      	movs	r3, #2
 800c5ae:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800c5ba:	b2db      	uxtb	r3, r3
 800c5bc:	2b01      	cmp	r3, #1
 800c5be:	d102      	bne.n	800c5c6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2203      	movs	r2, #3
 800c5c4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	781b      	ldrb	r3, [r3, #0]
 800c5ca:	b2db      	uxtb	r3, r3
 800c5cc:	2b0b      	cmp	r3, #11
 800c5ce:	f200 822b 	bhi.w	800ca28 <USBH_Process+0x484>
 800c5d2:	a201      	add	r2, pc, #4	; (adr r2, 800c5d8 <USBH_Process+0x34>)
 800c5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5d8:	0800c609 	.word	0x0800c609
 800c5dc:	0800c647 	.word	0x0800c647
 800c5e0:	0800c6c7 	.word	0x0800c6c7
 800c5e4:	0800c9b7 	.word	0x0800c9b7
 800c5e8:	0800ca29 	.word	0x0800ca29
 800c5ec:	0800c76b 	.word	0x0800c76b
 800c5f0:	0800c939 	.word	0x0800c939
 800c5f4:	0800c7b9 	.word	0x0800c7b9
 800c5f8:	0800c7d9 	.word	0x0800c7d9
 800c5fc:	0800c805 	.word	0x0800c805
 800c600:	0800c83f 	.word	0x0800c83f
 800c604:	0800c99f 	.word	0x0800c99f
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c60e:	b2db      	uxtb	r3, r3
 800c610:	2b00      	cmp	r3, #0
 800c612:	f000 820b 	beq.w	800ca2c <USBH_Process+0x488>
      {
        USBH_UsrLog("USB Device Connected");
 800c616:	48b9      	ldr	r0, [pc, #740]	; (800c8fc <USBH_Process+0x358>)
 800c618:	f00c ffc6 	bl	80195a8 <iprintf>
 800c61c:	200a      	movs	r0, #10
 800c61e:	f00c ffdb 	bl	80195d8 <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2201      	movs	r2, #1
 800c626:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800c628:	20c8      	movs	r0, #200	; 0xc8
 800c62a:	f00c f9fd 	bl	8018a28 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f00c f8c3 	bl	80187ba <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2200      	movs	r2, #0
 800c638:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2200      	movs	r2, #0
 800c640:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800c644:	e1f2      	b.n	800ca2c <USBH_Process+0x488>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d10d      	bne.n	800c66c <USBH_Process+0xc8>
      {
        USBH_UsrLog("USB Device Reset Completed");
 800c650:	48ab      	ldr	r0, [pc, #684]	; (800c900 <USBH_Process+0x35c>)
 800c652:	f00c ffa9 	bl	80195a8 <iprintf>
 800c656:	200a      	movs	r0, #10
 800c658:	f00c ffbe 	bl	80195d8 <putchar>
        phost->device.RstCnt = 0U;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2200      	movs	r2, #0
 800c660:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2202      	movs	r2, #2
 800c668:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c66a:	e1ec      	b.n	800ca46 <USBH_Process+0x4a2>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c672:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c676:	d91a      	bls.n	800c6ae <USBH_Process+0x10a>
          phost->device.RstCnt++;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c67e:	3301      	adds	r3, #1
 800c680:	b2da      	uxtb	r2, r3
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c68e:	2b03      	cmp	r3, #3
 800c690:	d909      	bls.n	800c6a6 <USBH_Process+0x102>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 800c692:	489c      	ldr	r0, [pc, #624]	; (800c904 <USBH_Process+0x360>)
 800c694:	f00c ff88 	bl	80195a8 <iprintf>
 800c698:	200a      	movs	r0, #10
 800c69a:	f00c ff9d 	bl	80195d8 <putchar>
            phost->gState = HOST_ABORT_STATE;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	220d      	movs	r2, #13
 800c6a2:	701a      	strb	r2, [r3, #0]
      break;
 800c6a4:	e1cf      	b.n	800ca46 <USBH_Process+0x4a2>
            phost->gState = HOST_IDLE;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	701a      	strb	r2, [r3, #0]
      break;
 800c6ac:	e1cb      	b.n	800ca46 <USBH_Process+0x4a2>
          phost->Timeout += 10U;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c6b4:	f103 020a 	add.w	r2, r3, #10
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800c6be:	200a      	movs	r0, #10
 800c6c0:	f00c f9b2 	bl	8018a28 <USBH_Delay>
      break;
 800c6c4:	e1bf      	b.n	800ca46 <USBH_Process+0x4a2>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d005      	beq.n	800c6dc <USBH_Process+0x138>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c6d6:	2104      	movs	r1, #4
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800c6dc:	2064      	movs	r0, #100	; 0x64
 800c6de:	f00c f9a3 	bl	8018a28 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f00c f842 	bl	801876c <USBH_LL_GetSpeed>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	461a      	mov	r2, r3
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2205      	movs	r2, #5
 800c6f6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800c6f8:	2100      	movs	r1, #0
 800c6fa:	6878      	ldr	r0, [r7, #4]
 800c6fc:	f001 fa77 	bl	800dbee <USBH_AllocPipe>
 800c700:	4603      	mov	r3, r0
 800c702:	461a      	mov	r2, r3
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800c708:	2180      	movs	r1, #128	; 0x80
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f001 fa6f 	bl	800dbee <USBH_AllocPipe>
 800c710:	4603      	mov	r3, r0
 800c712:	461a      	mov	r2, r3
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	7919      	ldrb	r1, [r3, #4]
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c728:	687a      	ldr	r2, [r7, #4]
 800c72a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c72c:	b292      	uxth	r2, r2
 800c72e:	9202      	str	r2, [sp, #8]
 800c730:	2200      	movs	r2, #0
 800c732:	9201      	str	r2, [sp, #4]
 800c734:	9300      	str	r3, [sp, #0]
 800c736:	4603      	mov	r3, r0
 800c738:	2280      	movs	r2, #128	; 0x80
 800c73a:	6878      	ldr	r0, [r7, #4]
 800c73c:	f001 fa28 	bl	800db90 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	7959      	ldrb	r1, [r3, #5]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c750:	687a      	ldr	r2, [r7, #4]
 800c752:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c754:	b292      	uxth	r2, r2
 800c756:	9202      	str	r2, [sp, #8]
 800c758:	2200      	movs	r2, #0
 800c75a:	9201      	str	r2, [sp, #4]
 800c75c:	9300      	str	r3, [sp, #0]
 800c75e:	4603      	mov	r3, r0
 800c760:	2200      	movs	r2, #0
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f001 fa14 	bl	800db90 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c768:	e16d      	b.n	800ca46 <USBH_Process+0x4a2>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800c76a:	6878      	ldr	r0, [r7, #4]
 800c76c:	f000 f97a 	bl	800ca64 <USBH_HandleEnum>
 800c770:	4603      	mov	r3, r0
 800c772:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800c774:	7bbb      	ldrb	r3, [r7, #14]
 800c776:	b2db      	uxtb	r3, r3
 800c778:	2b00      	cmp	r3, #0
 800c77a:	f040 8159 	bne.w	800ca30 <USBH_Process+0x48c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 800c77e:	4862      	ldr	r0, [pc, #392]	; (800c908 <USBH_Process+0x364>)
 800c780:	f00c ff12 	bl	80195a8 <iprintf>
 800c784:	200a      	movs	r0, #10
 800c786:	f00c ff27 	bl	80195d8 <putchar>

        phost->device.current_interface = 0U;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2200      	movs	r2, #0
 800c78e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d109      	bne.n	800c7b0 <USBH_Process+0x20c>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 800c79c:	485b      	ldr	r0, [pc, #364]	; (800c90c <USBH_Process+0x368>)
 800c79e:	f00c ff03 	bl	80195a8 <iprintf>
 800c7a2:	200a      	movs	r0, #10
 800c7a4:	f00c ff18 	bl	80195d8 <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2208      	movs	r2, #8
 800c7ac:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800c7ae:	e13f      	b.n	800ca30 <USBH_Process+0x48c>
          phost->gState = HOST_INPUT;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2207      	movs	r2, #7
 800c7b4:	701a      	strb	r2, [r3, #0]
      break;
 800c7b6:	e13b      	b.n	800ca30 <USBH_Process+0x48c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	f000 8138 	beq.w	800ca34 <USBH_Process+0x490>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c7ca:	2101      	movs	r1, #1
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	2208      	movs	r2, #8
 800c7d4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800c7d6:	e12d      	b.n	800ca34 <USBH_Process+0x490>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800c7de:	b29b      	uxth	r3, r3
 800c7e0:	4619      	mov	r1, r3
 800c7e2:	6878      	ldr	r0, [r7, #4]
 800c7e4:	f000 fd4e 	bl	800d284 <USBH_SetCfg>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	f040 8124 	bne.w	800ca38 <USBH_Process+0x494>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	2209      	movs	r2, #9
 800c7f4:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 800c7f6:	4846      	ldr	r0, [pc, #280]	; (800c910 <USBH_Process+0x36c>)
 800c7f8:	f00c fed6 	bl	80195a8 <iprintf>
 800c7fc:	200a      	movs	r0, #10
 800c7fe:	f00c feeb 	bl	80195d8 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c802:	e119      	b.n	800ca38 <USBH_Process+0x494>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800c80a:	f003 0320 	and.w	r3, r3, #32
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d011      	beq.n	800c836 <USBH_Process+0x292>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800c812:	2101      	movs	r1, #1
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f000 fd58 	bl	800d2ca <USBH_SetFeature>
 800c81a:	4603      	mov	r3, r0
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	f040 810d 	bne.w	800ca3c <USBH_Process+0x498>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 800c822:	483c      	ldr	r0, [pc, #240]	; (800c914 <USBH_Process+0x370>)
 800c824:	f00c fec0 	bl	80195a8 <iprintf>
 800c828:	200a      	movs	r0, #10
 800c82a:	f00c fed5 	bl	80195d8 <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	220a      	movs	r2, #10
 800c832:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c834:	e102      	b.n	800ca3c <USBH_Process+0x498>
        phost->gState = HOST_CHECK_CLASS;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	220a      	movs	r2, #10
 800c83a:	701a      	strb	r2, [r3, #0]
      break;
 800c83c:	e0fe      	b.n	800ca3c <USBH_Process+0x498>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c844:	2b00      	cmp	r3, #0
 800c846:	d106      	bne.n	800c856 <USBH_Process+0x2b2>
      {
        USBH_UsrLog("No Class has been registered.");
 800c848:	4833      	ldr	r0, [pc, #204]	; (800c918 <USBH_Process+0x374>)
 800c84a:	f00c fead 	bl	80195a8 <iprintf>
 800c84e:	200a      	movs	r0, #10
 800c850:	f00c fec2 	bl	80195d8 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c854:	e0f7      	b.n	800ca46 <USBH_Process+0x4a2>
        phost->pActiveClass = NULL;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2200      	movs	r2, #0
 800c85a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c85e:	2300      	movs	r3, #0
 800c860:	73fb      	strb	r3, [r7, #15]
 800c862:	e016      	b.n	800c892 <USBH_Process+0x2ee>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800c864:	7bfa      	ldrb	r2, [r7, #15]
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	32de      	adds	r2, #222	; 0xde
 800c86a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c86e:	791a      	ldrb	r2, [r3, #4]
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800c876:	429a      	cmp	r2, r3
 800c878:	d108      	bne.n	800c88c <USBH_Process+0x2e8>
            phost->pActiveClass = phost->pClass[idx];
 800c87a:	7bfa      	ldrb	r2, [r7, #15]
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	32de      	adds	r2, #222	; 0xde
 800c880:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800c88a:	e005      	b.n	800c898 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c88c:	7bfb      	ldrb	r3, [r7, #15]
 800c88e:	3301      	adds	r3, #1
 800c890:	73fb      	strb	r3, [r7, #15]
 800c892:	7bfb      	ldrb	r3, [r7, #15]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d0e5      	beq.n	800c864 <USBH_Process+0x2c0>
        if (phost->pActiveClass != NULL)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d040      	beq.n	800c924 <USBH_Process+0x380>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c8a8:	689b      	ldr	r3, [r3, #8]
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	4798      	blx	r3
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d114      	bne.n	800c8de <USBH_Process+0x33a>
            phost->gState = HOST_CLASS_REQUEST;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2206      	movs	r2, #6
 800c8b8:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	4815      	ldr	r0, [pc, #84]	; (800c91c <USBH_Process+0x378>)
 800c8c6:	f00c fe6f 	bl	80195a8 <iprintf>
 800c8ca:	200a      	movs	r0, #10
 800c8cc:	f00c fe84 	bl	80195d8 <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c8d6:	2103      	movs	r1, #3
 800c8d8:	6878      	ldr	r0, [r7, #4]
 800c8da:	4798      	blx	r3
      break;
 800c8dc:	e0b3      	b.n	800ca46 <USBH_Process+0x4a2>
            phost->gState = HOST_ABORT_STATE;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	220d      	movs	r2, #13
 800c8e2:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	480c      	ldr	r0, [pc, #48]	; (800c920 <USBH_Process+0x37c>)
 800c8f0:	f00c fe5a 	bl	80195a8 <iprintf>
 800c8f4:	200a      	movs	r0, #10
 800c8f6:	f00c fe6f 	bl	80195d8 <putchar>
      break;
 800c8fa:	e0a4      	b.n	800ca46 <USBH_Process+0x4a2>
 800c8fc:	0801ba1c 	.word	0x0801ba1c
 800c900:	0801ba34 	.word	0x0801ba34
 800c904:	0801ba50 	.word	0x0801ba50
 800c908:	0801ba7c 	.word	0x0801ba7c
 800c90c:	0801ba90 	.word	0x0801ba90
 800c910:	0801bab8 	.word	0x0801bab8
 800c914:	0801bad4 	.word	0x0801bad4
 800c918:	0801baf4 	.word	0x0801baf4
 800c91c:	0801bb14 	.word	0x0801bb14
 800c920:	0801bb28 	.word	0x0801bb28
          phost->gState = HOST_ABORT_STATE;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	220d      	movs	r2, #13
 800c928:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 800c92a:	4849      	ldr	r0, [pc, #292]	; (800ca50 <USBH_Process+0x4ac>)
 800c92c:	f00c fe3c 	bl	80195a8 <iprintf>
 800c930:	200a      	movs	r0, #10
 800c932:	f00c fe51 	bl	80195d8 <putchar>
      break;
 800c936:	e086      	b.n	800ca46 <USBH_Process+0x4a2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d020      	beq.n	800c984 <USBH_Process+0x3e0>
      {
        status = phost->pActiveClass->Requests(phost);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c948:	691b      	ldr	r3, [r3, #16]
 800c94a:	6878      	ldr	r0, [r7, #4]
 800c94c:	4798      	blx	r3
 800c94e:	4603      	mov	r3, r0
 800c950:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c952:	7bbb      	ldrb	r3, [r7, #14]
 800c954:	b2db      	uxtb	r3, r3
 800c956:	2b00      	cmp	r3, #0
 800c958:	d103      	bne.n	800c962 <USBH_Process+0x3be>
        {
          phost->gState = HOST_CLASS;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	220b      	movs	r2, #11
 800c95e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800c960:	e06e      	b.n	800ca40 <USBH_Process+0x49c>
        else if (status == USBH_FAIL)
 800c962:	7bbb      	ldrb	r3, [r7, #14]
 800c964:	b2db      	uxtb	r3, r3
 800c966:	2b02      	cmp	r3, #2
 800c968:	d16a      	bne.n	800ca40 <USBH_Process+0x49c>
          phost->gState = HOST_ABORT_STATE;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	220d      	movs	r2, #13
 800c96e:	701a      	strb	r2, [r3, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 800c970:	4838      	ldr	r0, [pc, #224]	; (800ca54 <USBH_Process+0x4b0>)
 800c972:	f00c fe19 	bl	80195a8 <iprintf>
 800c976:	4838      	ldr	r0, [pc, #224]	; (800ca58 <USBH_Process+0x4b4>)
 800c978:	f00c fe16 	bl	80195a8 <iprintf>
 800c97c:	200a      	movs	r0, #10
 800c97e:	f00c fe2b 	bl	80195d8 <putchar>
      break;
 800c982:	e05d      	b.n	800ca40 <USBH_Process+0x49c>
        phost->gState = HOST_ABORT_STATE;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	220d      	movs	r2, #13
 800c988:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 800c98a:	4832      	ldr	r0, [pc, #200]	; (800ca54 <USBH_Process+0x4b0>)
 800c98c:	f00c fe0c 	bl	80195a8 <iprintf>
 800c990:	4832      	ldr	r0, [pc, #200]	; (800ca5c <USBH_Process+0x4b8>)
 800c992:	f00c fe09 	bl	80195a8 <iprintf>
 800c996:	200a      	movs	r0, #10
 800c998:	f00c fe1e 	bl	80195d8 <putchar>
      break;
 800c99c:	e050      	b.n	800ca40 <USBH_Process+0x49c>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d04d      	beq.n	800ca44 <USBH_Process+0x4a0>
      {
        phost->pActiveClass->BgndProcess(phost);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c9ae:	695b      	ldr	r3, [r3, #20]
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	4798      	blx	r3
      }
      break;
 800c9b4:	e046      	b.n	800ca44 <USBH_Process+0x4a0>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f7ff fc9e 	bl	800c300 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d009      	beq.n	800c9e2 <USBH_Process+0x43e>
      {
        phost->pActiveClass->DeInit(phost);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c9d4:	68db      	ldr	r3, [r3, #12]
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2200      	movs	r2, #0
 800c9de:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d005      	beq.n	800c9f8 <USBH_Process+0x454>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c9f2:	2105      	movs	r1, #5
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 800c9f8:	4819      	ldr	r0, [pc, #100]	; (800ca60 <USBH_Process+0x4bc>)
 800c9fa:	f00c fdd5 	bl	80195a8 <iprintf>
 800c9fe:	200a      	movs	r0, #10
 800ca00:	f00c fdea 	bl	80195d8 <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800ca0a:	b2db      	uxtb	r3, r3
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d107      	bne.n	800ca20 <USBH_Process+0x47c>
      {
        phost->device.is_ReEnumerated = 0U;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	2200      	movs	r2, #0
 800ca14:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f7ff fdb3 	bl	800c584 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ca1e:	e012      	b.n	800ca46 <USBH_Process+0x4a2>
        USBH_LL_Start(phost);
 800ca20:	6878      	ldr	r0, [r7, #4]
 800ca22:	f00b fe6d 	bl	8018700 <USBH_LL_Start>
      break;
 800ca26:	e00e      	b.n	800ca46 <USBH_Process+0x4a2>

    case HOST_ABORT_STATE:
    default :
      break;
 800ca28:	bf00      	nop
 800ca2a:	e00c      	b.n	800ca46 <USBH_Process+0x4a2>
      break;
 800ca2c:	bf00      	nop
 800ca2e:	e00a      	b.n	800ca46 <USBH_Process+0x4a2>
      break;
 800ca30:	bf00      	nop
 800ca32:	e008      	b.n	800ca46 <USBH_Process+0x4a2>
    break;
 800ca34:	bf00      	nop
 800ca36:	e006      	b.n	800ca46 <USBH_Process+0x4a2>
      break;
 800ca38:	bf00      	nop
 800ca3a:	e004      	b.n	800ca46 <USBH_Process+0x4a2>
      break;
 800ca3c:	bf00      	nop
 800ca3e:	e002      	b.n	800ca46 <USBH_Process+0x4a2>
      break;
 800ca40:	bf00      	nop
 800ca42:	e000      	b.n	800ca46 <USBH_Process+0x4a2>
      break;
 800ca44:	bf00      	nop
  }
  return USBH_OK;
 800ca46:	2300      	movs	r3, #0
}
 800ca48:	4618      	mov	r0, r3
 800ca4a:	3710      	adds	r7, #16
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	bd80      	pop	{r7, pc}
 800ca50:	0801bb48 	.word	0x0801bb48
 800ca54:	0801b95c 	.word	0x0801b95c
 800ca58:	0801bb70 	.word	0x0801bb70
 800ca5c:	0801bb98 	.word	0x0801bb98
 800ca60:	0801bbb0 	.word	0x0801bbb0

0800ca64 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b088      	sub	sp, #32
 800ca68:	af04      	add	r7, sp, #16
 800ca6a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800ca6c:	2301      	movs	r3, #1
 800ca6e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800ca70:	2301      	movs	r3, #1
 800ca72:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	785b      	ldrb	r3, [r3, #1]
 800ca78:	2b07      	cmp	r3, #7
 800ca7a:	f200 8280 	bhi.w	800cf7e <USBH_HandleEnum+0x51a>
 800ca7e:	a201      	add	r2, pc, #4	; (adr r2, 800ca84 <USBH_HandleEnum+0x20>)
 800ca80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca84:	0800caa5 	.word	0x0800caa5
 800ca88:	0800cb81 	.word	0x0800cb81
 800ca8c:	0800cc31 	.word	0x0800cc31
 800ca90:	0800ccf1 	.word	0x0800ccf1
 800ca94:	0800cd79 	.word	0x0800cd79
 800ca98:	0800ce2d 	.word	0x0800ce2d
 800ca9c:	0800cea1 	.word	0x0800cea1
 800caa0:	0800cf13 	.word	0x0800cf13
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800caa4:	2108      	movs	r1, #8
 800caa6:	6878      	ldr	r0, [r7, #4]
 800caa8:	f000 fb1c 	bl	800d0e4 <USBH_Get_DevDesc>
 800caac:	4603      	mov	r3, r0
 800caae:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cab0:	7bbb      	ldrb	r3, [r7, #14]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d130      	bne.n	800cb18 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2201      	movs	r2, #1
 800cac4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	7919      	ldrb	r1, [r3, #4]
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800cad6:	687a      	ldr	r2, [r7, #4]
 800cad8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800cada:	b292      	uxth	r2, r2
 800cadc:	9202      	str	r2, [sp, #8]
 800cade:	2200      	movs	r2, #0
 800cae0:	9201      	str	r2, [sp, #4]
 800cae2:	9300      	str	r3, [sp, #0]
 800cae4:	4603      	mov	r3, r0
 800cae6:	2280      	movs	r2, #128	; 0x80
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f001 f851 	bl	800db90 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	7959      	ldrb	r1, [r3, #5]
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800cafe:	687a      	ldr	r2, [r7, #4]
 800cb00:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800cb02:	b292      	uxth	r2, r2
 800cb04:	9202      	str	r2, [sp, #8]
 800cb06:	2200      	movs	r2, #0
 800cb08:	9201      	str	r2, [sp, #4]
 800cb0a:	9300      	str	r3, [sp, #0]
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	2200      	movs	r2, #0
 800cb10:	6878      	ldr	r0, [r7, #4]
 800cb12:	f001 f83d 	bl	800db90 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800cb16:	e234      	b.n	800cf82 <USBH_HandleEnum+0x51e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cb18:	7bbb      	ldrb	r3, [r7, #14]
 800cb1a:	2b03      	cmp	r3, #3
 800cb1c:	f040 8231 	bne.w	800cf82 <USBH_HandleEnum+0x51e>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 800cb20:	48b9      	ldr	r0, [pc, #740]	; (800ce08 <USBH_HandleEnum+0x3a4>)
 800cb22:	f00c fd41 	bl	80195a8 <iprintf>
 800cb26:	48b9      	ldr	r0, [pc, #740]	; (800ce0c <USBH_HandleEnum+0x3a8>)
 800cb28:	f00c fd3e 	bl	80195a8 <iprintf>
 800cb2c:	200a      	movs	r0, #10
 800cb2e:	f00c fd53 	bl	80195d8 <putchar>
        phost->device.EnumCnt++;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cb38:	3301      	adds	r3, #1
 800cb3a:	b2da      	uxtb	r2, r3
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cb48:	2b03      	cmp	r3, #3
 800cb4a:	d909      	bls.n	800cb60 <USBH_HandleEnum+0xfc>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800cb4c:	48b0      	ldr	r0, [pc, #704]	; (800ce10 <USBH_HandleEnum+0x3ac>)
 800cb4e:	f00c fd2b 	bl	80195a8 <iprintf>
 800cb52:	200a      	movs	r0, #10
 800cb54:	f00c fd40 	bl	80195d8 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	220d      	movs	r2, #13
 800cb5c:	701a      	strb	r2, [r3, #0]
      break;
 800cb5e:	e210      	b.n	800cf82 <USBH_HandleEnum+0x51e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	795b      	ldrb	r3, [r3, #5]
 800cb64:	4619      	mov	r1, r3
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	f001 f862 	bl	800dc30 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	791b      	ldrb	r3, [r3, #4]
 800cb70:	4619      	mov	r1, r3
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	f001 f85c 	bl	800dc30 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	701a      	strb	r2, [r3, #0]
      break;
 800cb7e:	e200      	b.n	800cf82 <USBH_HandleEnum+0x51e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800cb80:	2112      	movs	r1, #18
 800cb82:	6878      	ldr	r0, [r7, #4]
 800cb84:	f000 faae 	bl	800d0e4 <USBH_Get_DevDesc>
 800cb88:	4603      	mov	r3, r0
 800cb8a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cb8c:	7bbb      	ldrb	r3, [r7, #14]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d117      	bne.n	800cbc2 <USBH_HandleEnum+0x15e>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	f8b3 3330 	ldrh.w	r3, [r3, #816]	; 0x330
 800cb98:	4619      	mov	r1, r3
 800cb9a:	489e      	ldr	r0, [pc, #632]	; (800ce14 <USBH_HandleEnum+0x3b0>)
 800cb9c:	f00c fd04 	bl	80195a8 <iprintf>
 800cba0:	200a      	movs	r0, #10
 800cba2:	f00c fd19 	bl	80195d8 <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f8b3 332e 	ldrh.w	r3, [r3, #814]	; 0x32e
 800cbac:	4619      	mov	r1, r3
 800cbae:	489a      	ldr	r0, [pc, #616]	; (800ce18 <USBH_HandleEnum+0x3b4>)
 800cbb0:	f00c fcfa 	bl	80195a8 <iprintf>
 800cbb4:	200a      	movs	r0, #10
 800cbb6:	f00c fd0f 	bl	80195d8 <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2202      	movs	r2, #2
 800cbbe:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800cbc0:	e1e1      	b.n	800cf86 <USBH_HandleEnum+0x522>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cbc2:	7bbb      	ldrb	r3, [r7, #14]
 800cbc4:	2b03      	cmp	r3, #3
 800cbc6:	f040 81de 	bne.w	800cf86 <USBH_HandleEnum+0x522>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 800cbca:	488f      	ldr	r0, [pc, #572]	; (800ce08 <USBH_HandleEnum+0x3a4>)
 800cbcc:	f00c fcec 	bl	80195a8 <iprintf>
 800cbd0:	4892      	ldr	r0, [pc, #584]	; (800ce1c <USBH_HandleEnum+0x3b8>)
 800cbd2:	f00c fce9 	bl	80195a8 <iprintf>
 800cbd6:	200a      	movs	r0, #10
 800cbd8:	f00c fcfe 	bl	80195d8 <putchar>
        phost->device.EnumCnt++;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cbe2:	3301      	adds	r3, #1
 800cbe4:	b2da      	uxtb	r2, r3
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cbf2:	2b03      	cmp	r3, #3
 800cbf4:	d909      	bls.n	800cc0a <USBH_HandleEnum+0x1a6>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800cbf6:	4886      	ldr	r0, [pc, #536]	; (800ce10 <USBH_HandleEnum+0x3ac>)
 800cbf8:	f00c fcd6 	bl	80195a8 <iprintf>
 800cbfc:	200a      	movs	r0, #10
 800cbfe:	f00c fceb 	bl	80195d8 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	220d      	movs	r2, #13
 800cc06:	701a      	strb	r2, [r3, #0]
      break;
 800cc08:	e1bd      	b.n	800cf86 <USBH_HandleEnum+0x522>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	795b      	ldrb	r3, [r3, #5]
 800cc0e:	4619      	mov	r1, r3
 800cc10:	6878      	ldr	r0, [r7, #4]
 800cc12:	f001 f80d 	bl	800dc30 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	791b      	ldrb	r3, [r3, #4]
 800cc1a:	4619      	mov	r1, r3
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	f001 f807 	bl	800dc30 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	2200      	movs	r2, #0
 800cc26:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	701a      	strb	r2, [r3, #0]
      break;
 800cc2e:	e1aa      	b.n	800cf86 <USBH_HandleEnum+0x522>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800cc30:	2101      	movs	r1, #1
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f000 fb02 	bl	800d23c <USBH_SetAddress>
 800cc38:	4603      	mov	r3, r0
 800cc3a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cc3c:	7bbb      	ldrb	r3, [r7, #14]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d13c      	bne.n	800ccbc <USBH_HandleEnum+0x258>
      {
        USBH_Delay(2U);
 800cc42:	2002      	movs	r0, #2
 800cc44:	f00b fef0 	bl	8018a28 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	2201      	movs	r2, #1
 800cc4c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 800cc56:	4619      	mov	r1, r3
 800cc58:	4871      	ldr	r0, [pc, #452]	; (800ce20 <USBH_HandleEnum+0x3bc>)
 800cc5a:	f00c fca5 	bl	80195a8 <iprintf>
 800cc5e:	200a      	movs	r0, #10
 800cc60:	f00c fcba 	bl	80195d8 <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2203      	movs	r2, #3
 800cc68:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	7919      	ldrb	r1, [r3, #4]
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800cc7a:	687a      	ldr	r2, [r7, #4]
 800cc7c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800cc7e:	b292      	uxth	r2, r2
 800cc80:	9202      	str	r2, [sp, #8]
 800cc82:	2200      	movs	r2, #0
 800cc84:	9201      	str	r2, [sp, #4]
 800cc86:	9300      	str	r3, [sp, #0]
 800cc88:	4603      	mov	r3, r0
 800cc8a:	2280      	movs	r2, #128	; 0x80
 800cc8c:	6878      	ldr	r0, [r7, #4]
 800cc8e:	f000 ff7f 	bl	800db90 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	7959      	ldrb	r1, [r3, #5]
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800cca2:	687a      	ldr	r2, [r7, #4]
 800cca4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800cca6:	b292      	uxth	r2, r2
 800cca8:	9202      	str	r2, [sp, #8]
 800ccaa:	2200      	movs	r2, #0
 800ccac:	9201      	str	r2, [sp, #4]
 800ccae:	9300      	str	r3, [sp, #0]
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f000 ff6b 	bl	800db90 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800ccba:	e166      	b.n	800cf8a <USBH_HandleEnum+0x526>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ccbc:	7bbb      	ldrb	r3, [r7, #14]
 800ccbe:	2b03      	cmp	r3, #3
 800ccc0:	f040 8163 	bne.w	800cf8a <USBH_HandleEnum+0x526>
        USBH_ErrLog("Control error: Device Set Address request failed");
 800ccc4:	4850      	ldr	r0, [pc, #320]	; (800ce08 <USBH_HandleEnum+0x3a4>)
 800ccc6:	f00c fc6f 	bl	80195a8 <iprintf>
 800ccca:	4856      	ldr	r0, [pc, #344]	; (800ce24 <USBH_HandleEnum+0x3c0>)
 800cccc:	f00c fc6c 	bl	80195a8 <iprintf>
 800ccd0:	200a      	movs	r0, #10
 800ccd2:	f00c fc81 	bl	80195d8 <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800ccd6:	484e      	ldr	r0, [pc, #312]	; (800ce10 <USBH_HandleEnum+0x3ac>)
 800ccd8:	f00c fc66 	bl	80195a8 <iprintf>
 800ccdc:	200a      	movs	r0, #10
 800ccde:	f00c fc7b 	bl	80195d8 <putchar>
        phost->gState = HOST_ABORT_STATE;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	220d      	movs	r2, #13
 800cce6:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2200      	movs	r2, #0
 800ccec:	705a      	strb	r2, [r3, #1]
      break;
 800ccee:	e14c      	b.n	800cf8a <USBH_HandleEnum+0x526>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800ccf0:	2109      	movs	r1, #9
 800ccf2:	6878      	ldr	r0, [r7, #4]
 800ccf4:	f000 fa1e 	bl	800d134 <USBH_Get_CfgDesc>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ccfc:	7bbb      	ldrb	r3, [r7, #14]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d103      	bne.n	800cd0a <USBH_HandleEnum+0x2a6>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2204      	movs	r2, #4
 800cd06:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800cd08:	e141      	b.n	800cf8e <USBH_HandleEnum+0x52a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cd0a:	7bbb      	ldrb	r3, [r7, #14]
 800cd0c:	2b03      	cmp	r3, #3
 800cd0e:	f040 813e 	bne.w	800cf8e <USBH_HandleEnum+0x52a>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800cd12:	483d      	ldr	r0, [pc, #244]	; (800ce08 <USBH_HandleEnum+0x3a4>)
 800cd14:	f00c fc48 	bl	80195a8 <iprintf>
 800cd18:	4843      	ldr	r0, [pc, #268]	; (800ce28 <USBH_HandleEnum+0x3c4>)
 800cd1a:	f00c fc45 	bl	80195a8 <iprintf>
 800cd1e:	200a      	movs	r0, #10
 800cd20:	f00c fc5a 	bl	80195d8 <putchar>
        phost->device.EnumCnt++;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cd2a:	3301      	adds	r3, #1
 800cd2c:	b2da      	uxtb	r2, r3
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cd3a:	2b03      	cmp	r3, #3
 800cd3c:	d909      	bls.n	800cd52 <USBH_HandleEnum+0x2ee>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800cd3e:	4834      	ldr	r0, [pc, #208]	; (800ce10 <USBH_HandleEnum+0x3ac>)
 800cd40:	f00c fc32 	bl	80195a8 <iprintf>
 800cd44:	200a      	movs	r0, #10
 800cd46:	f00c fc47 	bl	80195d8 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	220d      	movs	r2, #13
 800cd4e:	701a      	strb	r2, [r3, #0]
      break;
 800cd50:	e11d      	b.n	800cf8e <USBH_HandleEnum+0x52a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	795b      	ldrb	r3, [r3, #5]
 800cd56:	4619      	mov	r1, r3
 800cd58:	6878      	ldr	r0, [r7, #4]
 800cd5a:	f000 ff69 	bl	800dc30 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	791b      	ldrb	r3, [r3, #4]
 800cd62:	4619      	mov	r1, r3
 800cd64:	6878      	ldr	r0, [r7, #4]
 800cd66:	f000 ff63 	bl	800dc30 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2200      	movs	r2, #0
 800cd74:	701a      	strb	r2, [r3, #0]
      break;
 800cd76:	e10a      	b.n	800cf8e <USBH_HandleEnum+0x52a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800cd7e:	4619      	mov	r1, r3
 800cd80:	6878      	ldr	r0, [r7, #4]
 800cd82:	f000 f9d7 	bl	800d134 <USBH_Get_CfgDesc>
 800cd86:	4603      	mov	r3, r0
 800cd88:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800cd8a:	7bbb      	ldrb	r3, [r7, #14]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d103      	bne.n	800cd98 <USBH_HandleEnum+0x334>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2205      	movs	r2, #5
 800cd94:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800cd96:	e0fc      	b.n	800cf92 <USBH_HandleEnum+0x52e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cd98:	7bbb      	ldrb	r3, [r7, #14]
 800cd9a:	2b03      	cmp	r3, #3
 800cd9c:	f040 80f9 	bne.w	800cf92 <USBH_HandleEnum+0x52e>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800cda0:	4819      	ldr	r0, [pc, #100]	; (800ce08 <USBH_HandleEnum+0x3a4>)
 800cda2:	f00c fc01 	bl	80195a8 <iprintf>
 800cda6:	4820      	ldr	r0, [pc, #128]	; (800ce28 <USBH_HandleEnum+0x3c4>)
 800cda8:	f00c fbfe 	bl	80195a8 <iprintf>
 800cdac:	200a      	movs	r0, #10
 800cdae:	f00c fc13 	bl	80195d8 <putchar>
        phost->device.EnumCnt++;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cdb8:	3301      	adds	r3, #1
 800cdba:	b2da      	uxtb	r2, r3
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cdc8:	2b03      	cmp	r3, #3
 800cdca:	d909      	bls.n	800cde0 <USBH_HandleEnum+0x37c>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800cdcc:	4810      	ldr	r0, [pc, #64]	; (800ce10 <USBH_HandleEnum+0x3ac>)
 800cdce:	f00c fbeb 	bl	80195a8 <iprintf>
 800cdd2:	200a      	movs	r0, #10
 800cdd4:	f00c fc00 	bl	80195d8 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	220d      	movs	r2, #13
 800cddc:	701a      	strb	r2, [r3, #0]
      break;
 800cdde:	e0d8      	b.n	800cf92 <USBH_HandleEnum+0x52e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	795b      	ldrb	r3, [r3, #5]
 800cde4:	4619      	mov	r1, r3
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f000 ff22 	bl	800dc30 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	791b      	ldrb	r3, [r3, #4]
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f000 ff1c 	bl	800dc30 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	2200      	movs	r2, #0
 800ce02:	701a      	strb	r2, [r3, #0]
      break;
 800ce04:	e0c5      	b.n	800cf92 <USBH_HandleEnum+0x52e>
 800ce06:	bf00      	nop
 800ce08:	0801b95c 	.word	0x0801b95c
 800ce0c:	0801bbc8 	.word	0x0801bbc8
 800ce10:	0801bbfc 	.word	0x0801bbfc
 800ce14:	0801bc3c 	.word	0x0801bc3c
 800ce18:	0801bc48 	.word	0x0801bc48
 800ce1c:	0801bc54 	.word	0x0801bc54
 800ce20:	0801bc90 	.word	0x0801bc90
 800ce24:	0801bca8 	.word	0x0801bca8
 800ce28:	0801bcdc 	.word	0x0801bcdc

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d02a      	beq.n	800ce8c <USBH_HandleEnum+0x428>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ce42:	23ff      	movs	r3, #255	; 0xff
 800ce44:	6878      	ldr	r0, [r7, #4]
 800ce46:	f000 f999 	bl	800d17c <USBH_Get_StringDesc>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ce4e:	7bbb      	ldrb	r3, [r7, #14]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d10d      	bne.n	800ce70 <USBH_HandleEnum+0x40c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ce5a:	4619      	mov	r1, r3
 800ce5c:	4853      	ldr	r0, [pc, #332]	; (800cfac <USBH_HandleEnum+0x548>)
 800ce5e:	f00c fba3 	bl	80195a8 <iprintf>
 800ce62:	200a      	movs	r0, #10
 800ce64:	f00c fbb8 	bl	80195d8 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2206      	movs	r2, #6
 800ce6c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800ce6e:	e092      	b.n	800cf96 <USBH_HandleEnum+0x532>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ce70:	7bbb      	ldrb	r3, [r7, #14]
 800ce72:	2b03      	cmp	r3, #3
 800ce74:	f040 808f 	bne.w	800cf96 <USBH_HandleEnum+0x532>
          USBH_UsrLog("Manufacturer : N/A");
 800ce78:	484d      	ldr	r0, [pc, #308]	; (800cfb0 <USBH_HandleEnum+0x54c>)
 800ce7a:	f00c fb95 	bl	80195a8 <iprintf>
 800ce7e:	200a      	movs	r0, #10
 800ce80:	f00c fbaa 	bl	80195d8 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2206      	movs	r2, #6
 800ce88:	705a      	strb	r2, [r3, #1]
      break;
 800ce8a:	e084      	b.n	800cf96 <USBH_HandleEnum+0x532>
        USBH_UsrLog("Manufacturer : N/A");
 800ce8c:	4848      	ldr	r0, [pc, #288]	; (800cfb0 <USBH_HandleEnum+0x54c>)
 800ce8e:	f00c fb8b 	bl	80195a8 <iprintf>
 800ce92:	200a      	movs	r0, #10
 800ce94:	f00c fba0 	bl	80195d8 <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2206      	movs	r2, #6
 800ce9c:	705a      	strb	r2, [r3, #1]
      break;
 800ce9e:	e07a      	b.n	800cf96 <USBH_HandleEnum+0x532>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d029      	beq.n	800cefe <USBH_HandleEnum+0x49a>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ceb6:	23ff      	movs	r3, #255	; 0xff
 800ceb8:	6878      	ldr	r0, [r7, #4]
 800ceba:	f000 f95f 	bl	800d17c <USBH_Get_StringDesc>
 800cebe:	4603      	mov	r3, r0
 800cec0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800cec2:	7bbb      	ldrb	r3, [r7, #14]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d10d      	bne.n	800cee4 <USBH_HandleEnum+0x480>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cece:	4619      	mov	r1, r3
 800ced0:	4838      	ldr	r0, [pc, #224]	; (800cfb4 <USBH_HandleEnum+0x550>)
 800ced2:	f00c fb69 	bl	80195a8 <iprintf>
 800ced6:	200a      	movs	r0, #10
 800ced8:	f00c fb7e 	bl	80195d8 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	2207      	movs	r2, #7
 800cee0:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800cee2:	e05a      	b.n	800cf9a <USBH_HandleEnum+0x536>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cee4:	7bbb      	ldrb	r3, [r7, #14]
 800cee6:	2b03      	cmp	r3, #3
 800cee8:	d157      	bne.n	800cf9a <USBH_HandleEnum+0x536>
          USBH_UsrLog("Product : N/A");
 800ceea:	4833      	ldr	r0, [pc, #204]	; (800cfb8 <USBH_HandleEnum+0x554>)
 800ceec:	f00c fb5c 	bl	80195a8 <iprintf>
 800cef0:	200a      	movs	r0, #10
 800cef2:	f00c fb71 	bl	80195d8 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	2207      	movs	r2, #7
 800cefa:	705a      	strb	r2, [r3, #1]
      break;
 800cefc:	e04d      	b.n	800cf9a <USBH_HandleEnum+0x536>
        USBH_UsrLog("Product : N/A");
 800cefe:	482e      	ldr	r0, [pc, #184]	; (800cfb8 <USBH_HandleEnum+0x554>)
 800cf00:	f00c fb52 	bl	80195a8 <iprintf>
 800cf04:	200a      	movs	r0, #10
 800cf06:	f00c fb67 	bl	80195d8 <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	2207      	movs	r2, #7
 800cf0e:	705a      	strb	r2, [r3, #1]
      break;
 800cf10:	e043      	b.n	800cf9a <USBH_HandleEnum+0x536>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d027      	beq.n	800cf6c <USBH_HandleEnum+0x508>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800cf28:	23ff      	movs	r3, #255	; 0xff
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	f000 f926 	bl	800d17c <USBH_Get_StringDesc>
 800cf30:	4603      	mov	r3, r0
 800cf32:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800cf34:	7bbb      	ldrb	r3, [r7, #14]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d10c      	bne.n	800cf54 <USBH_HandleEnum+0x4f0>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cf40:	4619      	mov	r1, r3
 800cf42:	481e      	ldr	r0, [pc, #120]	; (800cfbc <USBH_HandleEnum+0x558>)
 800cf44:	f00c fb30 	bl	80195a8 <iprintf>
 800cf48:	200a      	movs	r0, #10
 800cf4a:	f00c fb45 	bl	80195d8 <putchar>
          Status = USBH_OK;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800cf52:	e024      	b.n	800cf9e <USBH_HandleEnum+0x53a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800cf54:	7bbb      	ldrb	r3, [r7, #14]
 800cf56:	2b03      	cmp	r3, #3
 800cf58:	d121      	bne.n	800cf9e <USBH_HandleEnum+0x53a>
          USBH_UsrLog("Serial Number : N/A");
 800cf5a:	4819      	ldr	r0, [pc, #100]	; (800cfc0 <USBH_HandleEnum+0x55c>)
 800cf5c:	f00c fb24 	bl	80195a8 <iprintf>
 800cf60:	200a      	movs	r0, #10
 800cf62:	f00c fb39 	bl	80195d8 <putchar>
          Status = USBH_OK;
 800cf66:	2300      	movs	r3, #0
 800cf68:	73fb      	strb	r3, [r7, #15]
      break;
 800cf6a:	e018      	b.n	800cf9e <USBH_HandleEnum+0x53a>
        USBH_UsrLog("Serial Number : N/A");
 800cf6c:	4814      	ldr	r0, [pc, #80]	; (800cfc0 <USBH_HandleEnum+0x55c>)
 800cf6e:	f00c fb1b 	bl	80195a8 <iprintf>
 800cf72:	200a      	movs	r0, #10
 800cf74:	f00c fb30 	bl	80195d8 <putchar>
        Status = USBH_OK;
 800cf78:	2300      	movs	r3, #0
 800cf7a:	73fb      	strb	r3, [r7, #15]
      break;
 800cf7c:	e00f      	b.n	800cf9e <USBH_HandleEnum+0x53a>

    default:
      break;
 800cf7e:	bf00      	nop
 800cf80:	e00e      	b.n	800cfa0 <USBH_HandleEnum+0x53c>
      break;
 800cf82:	bf00      	nop
 800cf84:	e00c      	b.n	800cfa0 <USBH_HandleEnum+0x53c>
      break;
 800cf86:	bf00      	nop
 800cf88:	e00a      	b.n	800cfa0 <USBH_HandleEnum+0x53c>
      break;
 800cf8a:	bf00      	nop
 800cf8c:	e008      	b.n	800cfa0 <USBH_HandleEnum+0x53c>
      break;
 800cf8e:	bf00      	nop
 800cf90:	e006      	b.n	800cfa0 <USBH_HandleEnum+0x53c>
      break;
 800cf92:	bf00      	nop
 800cf94:	e004      	b.n	800cfa0 <USBH_HandleEnum+0x53c>
      break;
 800cf96:	bf00      	nop
 800cf98:	e002      	b.n	800cfa0 <USBH_HandleEnum+0x53c>
      break;
 800cf9a:	bf00      	nop
 800cf9c:	e000      	b.n	800cfa0 <USBH_HandleEnum+0x53c>
      break;
 800cf9e:	bf00      	nop
  }
  return Status;
 800cfa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	3710      	adds	r7, #16
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	bd80      	pop	{r7, pc}
 800cfaa:	bf00      	nop
 800cfac:	0801bd20 	.word	0x0801bd20
 800cfb0:	0801bd34 	.word	0x0801bd34
 800cfb4:	0801bd48 	.word	0x0801bd48
 800cfb8:	0801bd58 	.word	0x0801bd58
 800cfbc:	0801bd68 	.word	0x0801bd68
 800cfc0:	0801bd7c 	.word	0x0801bd7c

0800cfc4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800cfc4:	b480      	push	{r7}
 800cfc6:	b083      	sub	sp, #12
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
 800cfcc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	683a      	ldr	r2, [r7, #0]
 800cfd2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800cfd6:	bf00      	nop
 800cfd8:	370c      	adds	r7, #12
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe0:	4770      	bx	lr

0800cfe2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800cfe2:	b580      	push	{r7, lr}
 800cfe4:	b082      	sub	sp, #8
 800cfe6:	af00      	add	r7, sp, #0
 800cfe8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cff0:	1c5a      	adds	r2, r3, #1
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	f000 f804 	bl	800d006 <USBH_HandleSof>
}
 800cffe:	bf00      	nop
 800d000:	3708      	adds	r7, #8
 800d002:	46bd      	mov	sp, r7
 800d004:	bd80      	pop	{r7, pc}

0800d006 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800d006:	b580      	push	{r7, lr}
 800d008:	b082      	sub	sp, #8
 800d00a:	af00      	add	r7, sp, #0
 800d00c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	781b      	ldrb	r3, [r3, #0]
 800d012:	b2db      	uxtb	r3, r3
 800d014:	2b0b      	cmp	r3, #11
 800d016:	d10a      	bne.n	800d02e <USBH_HandleSof+0x28>
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d005      	beq.n	800d02e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d028:	699b      	ldr	r3, [r3, #24]
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	4798      	blx	r3
  }
}
 800d02e:	bf00      	nop
 800d030:	3708      	adds	r7, #8
 800d032:	46bd      	mov	sp, r7
 800d034:	bd80      	pop	{r7, pc}

0800d036 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800d036:	b480      	push	{r7}
 800d038:	b083      	sub	sp, #12
 800d03a:	af00      	add	r7, sp, #0
 800d03c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2201      	movs	r2, #1
 800d042:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800d046:	bf00      	nop
}
 800d048:	370c      	adds	r7, #12
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr

0800d052 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800d052:	b480      	push	{r7}
 800d054:	b083      	sub	sp, #12
 800d056:	af00      	add	r7, sp, #0
 800d058:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2200      	movs	r2, #0
 800d05e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800d062:	bf00      	nop
}
 800d064:	370c      	adds	r7, #12
 800d066:	46bd      	mov	sp, r7
 800d068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06c:	4770      	bx	lr

0800d06e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800d06e:	b480      	push	{r7}
 800d070:	b083      	sub	sp, #12
 800d072:	af00      	add	r7, sp, #0
 800d074:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2201      	movs	r2, #1
 800d07a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	2200      	movs	r2, #0
 800d082:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	2200      	movs	r2, #0
 800d08a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800d08e:	2300      	movs	r3, #0
}
 800d090:	4618      	mov	r0, r3
 800d092:	370c      	adds	r7, #12
 800d094:	46bd      	mov	sp, r7
 800d096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09a:	4770      	bx	lr

0800d09c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b082      	sub	sp, #8
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2201      	movs	r2, #1
 800d0a8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f00b fb3a 	bl	8018736 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	791b      	ldrb	r3, [r3, #4]
 800d0c6:	4619      	mov	r1, r3
 800d0c8:	6878      	ldr	r0, [r7, #4]
 800d0ca:	f000 fdb1 	bl	800dc30 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	795b      	ldrb	r3, [r3, #5]
 800d0d2:	4619      	mov	r1, r3
 800d0d4:	6878      	ldr	r0, [r7, #4]
 800d0d6:	f000 fdab 	bl	800dc30 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800d0da:	2300      	movs	r3, #0
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	3708      	adds	r7, #8
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	bd80      	pop	{r7, pc}

0800d0e4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b086      	sub	sp, #24
 800d0e8:	af02      	add	r7, sp, #8
 800d0ea:	6078      	str	r0, [r7, #4]
 800d0ec:	460b      	mov	r3, r1
 800d0ee:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800d0f6:	78fb      	ldrb	r3, [r7, #3]
 800d0f8:	b29b      	uxth	r3, r3
 800d0fa:	9300      	str	r3, [sp, #0]
 800d0fc:	4613      	mov	r3, r2
 800d0fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d102:	2100      	movs	r1, #0
 800d104:	6878      	ldr	r0, [r7, #4]
 800d106:	f000 f864 	bl	800d1d2 <USBH_GetDescriptor>
 800d10a:	4603      	mov	r3, r0
 800d10c:	73fb      	strb	r3, [r7, #15]
 800d10e:	7bfb      	ldrb	r3, [r7, #15]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d10a      	bne.n	800d12a <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	f203 3026 	addw	r0, r3, #806	; 0x326
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d120:	78fa      	ldrb	r2, [r7, #3]
 800d122:	b292      	uxth	r2, r2
 800d124:	4619      	mov	r1, r3
 800d126:	f000 f918 	bl	800d35a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800d12a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d12c:	4618      	mov	r0, r3
 800d12e:	3710      	adds	r7, #16
 800d130:	46bd      	mov	sp, r7
 800d132:	bd80      	pop	{r7, pc}

0800d134 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800d134:	b580      	push	{r7, lr}
 800d136:	b086      	sub	sp, #24
 800d138:	af02      	add	r7, sp, #8
 800d13a:	6078      	str	r0, [r7, #4]
 800d13c:	460b      	mov	r3, r1
 800d13e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	331c      	adds	r3, #28
 800d144:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800d146:	887b      	ldrh	r3, [r7, #2]
 800d148:	9300      	str	r3, [sp, #0]
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d150:	2100      	movs	r1, #0
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f000 f83d 	bl	800d1d2 <USBH_GetDescriptor>
 800d158:	4603      	mov	r3, r0
 800d15a:	72fb      	strb	r3, [r7, #11]
 800d15c:	7afb      	ldrb	r3, [r7, #11]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d107      	bne.n	800d172 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800d168:	887a      	ldrh	r2, [r7, #2]
 800d16a:	68f9      	ldr	r1, [r7, #12]
 800d16c:	4618      	mov	r0, r3
 800d16e:	f000 f964 	bl	800d43a <USBH_ParseCfgDesc>
  }

  return status;
 800d172:	7afb      	ldrb	r3, [r7, #11]
}
 800d174:	4618      	mov	r0, r3
 800d176:	3710      	adds	r7, #16
 800d178:	46bd      	mov	sp, r7
 800d17a:	bd80      	pop	{r7, pc}

0800d17c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b088      	sub	sp, #32
 800d180:	af02      	add	r7, sp, #8
 800d182:	60f8      	str	r0, [r7, #12]
 800d184:	607a      	str	r2, [r7, #4]
 800d186:	461a      	mov	r2, r3
 800d188:	460b      	mov	r3, r1
 800d18a:	72fb      	strb	r3, [r7, #11]
 800d18c:	4613      	mov	r3, r2
 800d18e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800d190:	7afb      	ldrb	r3, [r7, #11]
 800d192:	b29b      	uxth	r3, r3
 800d194:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800d198:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800d1a0:	893b      	ldrh	r3, [r7, #8]
 800d1a2:	9300      	str	r3, [sp, #0]
 800d1a4:	460b      	mov	r3, r1
 800d1a6:	2100      	movs	r1, #0
 800d1a8:	68f8      	ldr	r0, [r7, #12]
 800d1aa:	f000 f812 	bl	800d1d2 <USBH_GetDescriptor>
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	75fb      	strb	r3, [r7, #23]
 800d1b2:	7dfb      	ldrb	r3, [r7, #23]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d107      	bne.n	800d1c8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d1be:	893a      	ldrh	r2, [r7, #8]
 800d1c0:	6879      	ldr	r1, [r7, #4]
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	f000 fa37 	bl	800d636 <USBH_ParseStringDesc>
  }

  return status;
 800d1c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	3718      	adds	r7, #24
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	bd80      	pop	{r7, pc}

0800d1d2 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800d1d2:	b580      	push	{r7, lr}
 800d1d4:	b084      	sub	sp, #16
 800d1d6:	af00      	add	r7, sp, #0
 800d1d8:	60f8      	str	r0, [r7, #12]
 800d1da:	607b      	str	r3, [r7, #4]
 800d1dc:	460b      	mov	r3, r1
 800d1de:	72fb      	strb	r3, [r7, #11]
 800d1e0:	4613      	mov	r3, r2
 800d1e2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	789b      	ldrb	r3, [r3, #2]
 800d1e8:	2b01      	cmp	r3, #1
 800d1ea:	d11c      	bne.n	800d226 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800d1ec:	7afb      	ldrb	r3, [r7, #11]
 800d1ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d1f2:	b2da      	uxtb	r2, r3
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	2206      	movs	r2, #6
 800d1fc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	893a      	ldrh	r2, [r7, #8]
 800d202:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800d204:	893b      	ldrh	r3, [r7, #8]
 800d206:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d20a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d20e:	d104      	bne.n	800d21a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	f240 4209 	movw	r2, #1033	; 0x409
 800d216:	829a      	strh	r2, [r3, #20]
 800d218:	e002      	b.n	800d220 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	2200      	movs	r2, #0
 800d21e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	8b3a      	ldrh	r2, [r7, #24]
 800d224:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800d226:	8b3b      	ldrh	r3, [r7, #24]
 800d228:	461a      	mov	r2, r3
 800d22a:	6879      	ldr	r1, [r7, #4]
 800d22c:	68f8      	ldr	r0, [r7, #12]
 800d22e:	f000 fa50 	bl	800d6d2 <USBH_CtlReq>
 800d232:	4603      	mov	r3, r0
}
 800d234:	4618      	mov	r0, r3
 800d236:	3710      	adds	r7, #16
 800d238:	46bd      	mov	sp, r7
 800d23a:	bd80      	pop	{r7, pc}

0800d23c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b082      	sub	sp, #8
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
 800d244:	460b      	mov	r3, r1
 800d246:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	789b      	ldrb	r3, [r3, #2]
 800d24c:	2b01      	cmp	r3, #1
 800d24e:	d10f      	bne.n	800d270 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2200      	movs	r2, #0
 800d254:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2205      	movs	r2, #5
 800d25a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800d25c:	78fb      	ldrb	r3, [r7, #3]
 800d25e:	b29a      	uxth	r2, r3
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2200      	movs	r2, #0
 800d268:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2200      	movs	r2, #0
 800d26e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800d270:	2200      	movs	r2, #0
 800d272:	2100      	movs	r1, #0
 800d274:	6878      	ldr	r0, [r7, #4]
 800d276:	f000 fa2c 	bl	800d6d2 <USBH_CtlReq>
 800d27a:	4603      	mov	r3, r0
}
 800d27c:	4618      	mov	r0, r3
 800d27e:	3708      	adds	r7, #8
 800d280:	46bd      	mov	sp, r7
 800d282:	bd80      	pop	{r7, pc}

0800d284 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b082      	sub	sp, #8
 800d288:	af00      	add	r7, sp, #0
 800d28a:	6078      	str	r0, [r7, #4]
 800d28c:	460b      	mov	r3, r1
 800d28e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	789b      	ldrb	r3, [r3, #2]
 800d294:	2b01      	cmp	r3, #1
 800d296:	d10e      	bne.n	800d2b6 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	2200      	movs	r2, #0
 800d29c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	2209      	movs	r2, #9
 800d2a2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	887a      	ldrh	r2, [r7, #2]
 800d2a8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	2100      	movs	r1, #0
 800d2ba:	6878      	ldr	r0, [r7, #4]
 800d2bc:	f000 fa09 	bl	800d6d2 <USBH_CtlReq>
 800d2c0:	4603      	mov	r3, r0
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3708      	adds	r7, #8
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}

0800d2ca <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800d2ca:	b580      	push	{r7, lr}
 800d2cc:	b082      	sub	sp, #8
 800d2ce:	af00      	add	r7, sp, #0
 800d2d0:	6078      	str	r0, [r7, #4]
 800d2d2:	460b      	mov	r3, r1
 800d2d4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	789b      	ldrb	r3, [r3, #2]
 800d2da:	2b01      	cmp	r3, #1
 800d2dc:	d10f      	bne.n	800d2fe <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	2203      	movs	r2, #3
 800d2e8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800d2ea:	78fb      	ldrb	r3, [r7, #3]
 800d2ec:	b29a      	uxth	r2, r3
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800d2fe:	2200      	movs	r2, #0
 800d300:	2100      	movs	r1, #0
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f000 f9e5 	bl	800d6d2 <USBH_CtlReq>
 800d308:	4603      	mov	r3, r0
}
 800d30a:	4618      	mov	r0, r3
 800d30c:	3708      	adds	r7, #8
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}

0800d312 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800d312:	b580      	push	{r7, lr}
 800d314:	b082      	sub	sp, #8
 800d316:	af00      	add	r7, sp, #0
 800d318:	6078      	str	r0, [r7, #4]
 800d31a:	460b      	mov	r3, r1
 800d31c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	789b      	ldrb	r3, [r3, #2]
 800d322:	2b01      	cmp	r3, #1
 800d324:	d10f      	bne.n	800d346 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	2202      	movs	r2, #2
 800d32a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2201      	movs	r2, #1
 800d330:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2200      	movs	r2, #0
 800d336:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800d338:	78fb      	ldrb	r3, [r7, #3]
 800d33a:	b29a      	uxth	r2, r3
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2200      	movs	r2, #0
 800d344:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800d346:	2200      	movs	r2, #0
 800d348:	2100      	movs	r1, #0
 800d34a:	6878      	ldr	r0, [r7, #4]
 800d34c:	f000 f9c1 	bl	800d6d2 <USBH_CtlReq>
 800d350:	4603      	mov	r3, r0
}
 800d352:	4618      	mov	r0, r3
 800d354:	3708      	adds	r7, #8
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}

0800d35a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800d35a:	b480      	push	{r7}
 800d35c:	b085      	sub	sp, #20
 800d35e:	af00      	add	r7, sp, #0
 800d360:	60f8      	str	r0, [r7, #12]
 800d362:	60b9      	str	r1, [r7, #8]
 800d364:	4613      	mov	r3, r2
 800d366:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800d368:	68bb      	ldr	r3, [r7, #8]
 800d36a:	781a      	ldrb	r2, [r3, #0]
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800d370:	68bb      	ldr	r3, [r7, #8]
 800d372:	785a      	ldrb	r2, [r3, #1]
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800d378:	68bb      	ldr	r3, [r7, #8]
 800d37a:	3302      	adds	r3, #2
 800d37c:	781b      	ldrb	r3, [r3, #0]
 800d37e:	b29a      	uxth	r2, r3
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	3303      	adds	r3, #3
 800d384:	781b      	ldrb	r3, [r3, #0]
 800d386:	b29b      	uxth	r3, r3
 800d388:	021b      	lsls	r3, r3, #8
 800d38a:	b29b      	uxth	r3, r3
 800d38c:	4313      	orrs	r3, r2
 800d38e:	b29a      	uxth	r2, r3
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	791a      	ldrb	r2, [r3, #4]
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	795a      	ldrb	r2, [r3, #5]
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	799a      	ldrb	r2, [r3, #6]
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800d3ac:	68bb      	ldr	r3, [r7, #8]
 800d3ae:	79da      	ldrb	r2, [r3, #7]
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800d3b4:	88fb      	ldrh	r3, [r7, #6]
 800d3b6:	2b08      	cmp	r3, #8
 800d3b8:	d939      	bls.n	800d42e <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	3308      	adds	r3, #8
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	b29a      	uxth	r2, r3
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	3309      	adds	r3, #9
 800d3c6:	781b      	ldrb	r3, [r3, #0]
 800d3c8:	b29b      	uxth	r3, r3
 800d3ca:	021b      	lsls	r3, r3, #8
 800d3cc:	b29b      	uxth	r3, r3
 800d3ce:	4313      	orrs	r3, r2
 800d3d0:	b29a      	uxth	r2, r3
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800d3d6:	68bb      	ldr	r3, [r7, #8]
 800d3d8:	330a      	adds	r3, #10
 800d3da:	781b      	ldrb	r3, [r3, #0]
 800d3dc:	b29a      	uxth	r2, r3
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	330b      	adds	r3, #11
 800d3e2:	781b      	ldrb	r3, [r3, #0]
 800d3e4:	b29b      	uxth	r3, r3
 800d3e6:	021b      	lsls	r3, r3, #8
 800d3e8:	b29b      	uxth	r3, r3
 800d3ea:	4313      	orrs	r3, r2
 800d3ec:	b29a      	uxth	r2, r3
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800d3f2:	68bb      	ldr	r3, [r7, #8]
 800d3f4:	330c      	adds	r3, #12
 800d3f6:	781b      	ldrb	r3, [r3, #0]
 800d3f8:	b29a      	uxth	r2, r3
 800d3fa:	68bb      	ldr	r3, [r7, #8]
 800d3fc:	330d      	adds	r3, #13
 800d3fe:	781b      	ldrb	r3, [r3, #0]
 800d400:	b29b      	uxth	r3, r3
 800d402:	021b      	lsls	r3, r3, #8
 800d404:	b29b      	uxth	r3, r3
 800d406:	4313      	orrs	r3, r2
 800d408:	b29a      	uxth	r2, r3
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800d40e:	68bb      	ldr	r3, [r7, #8]
 800d410:	7b9a      	ldrb	r2, [r3, #14]
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	7bda      	ldrb	r2, [r3, #15]
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	7c1a      	ldrb	r2, [r3, #16]
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	7c5a      	ldrb	r2, [r3, #17]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	745a      	strb	r2, [r3, #17]
  }
}
 800d42e:	bf00      	nop
 800d430:	3714      	adds	r7, #20
 800d432:	46bd      	mov	sp, r7
 800d434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d438:	4770      	bx	lr

0800d43a <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800d43a:	b580      	push	{r7, lr}
 800d43c:	b08a      	sub	sp, #40	; 0x28
 800d43e:	af00      	add	r7, sp, #0
 800d440:	60f8      	str	r0, [r7, #12]
 800d442:	60b9      	str	r1, [r7, #8]
 800d444:	4613      	mov	r3, r2
 800d446:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800d44c:	2300      	movs	r3, #0
 800d44e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800d452:	2300      	movs	r3, #0
 800d454:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800d458:	68bb      	ldr	r3, [r7, #8]
 800d45a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	781a      	ldrb	r2, [r3, #0]
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800d464:	68bb      	ldr	r3, [r7, #8]
 800d466:	785a      	ldrb	r2, [r3, #1]
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	3302      	adds	r3, #2
 800d470:	781b      	ldrb	r3, [r3, #0]
 800d472:	b29a      	uxth	r2, r3
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	3303      	adds	r3, #3
 800d478:	781b      	ldrb	r3, [r3, #0]
 800d47a:	b29b      	uxth	r3, r3
 800d47c:	021b      	lsls	r3, r3, #8
 800d47e:	b29b      	uxth	r3, r3
 800d480:	4313      	orrs	r3, r2
 800d482:	b29a      	uxth	r2, r3
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800d488:	68bb      	ldr	r3, [r7, #8]
 800d48a:	791a      	ldrb	r2, [r3, #4]
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	795a      	ldrb	r2, [r3, #5]
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	799a      	ldrb	r2, [r3, #6]
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	79da      	ldrb	r2, [r3, #7]
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800d4a8:	68bb      	ldr	r3, [r7, #8]
 800d4aa:	7a1a      	ldrb	r2, [r3, #8]
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800d4b0:	88fb      	ldrh	r3, [r7, #6]
 800d4b2:	2b09      	cmp	r3, #9
 800d4b4:	d95f      	bls.n	800d576 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800d4b6:	2309      	movs	r3, #9
 800d4b8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800d4be:	e051      	b.n	800d564 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800d4c0:	f107 0316 	add.w	r3, r7, #22
 800d4c4:	4619      	mov	r1, r3
 800d4c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d4c8:	f000 f8e8 	bl	800d69c <USBH_GetNextDesc>
 800d4cc:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800d4ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4d0:	785b      	ldrb	r3, [r3, #1]
 800d4d2:	2b04      	cmp	r3, #4
 800d4d4:	d146      	bne.n	800d564 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800d4d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d4da:	221a      	movs	r2, #26
 800d4dc:	fb02 f303 	mul.w	r3, r2, r3
 800d4e0:	3308      	adds	r3, #8
 800d4e2:	68fa      	ldr	r2, [r7, #12]
 800d4e4:	4413      	add	r3, r2
 800d4e6:	3302      	adds	r3, #2
 800d4e8:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800d4ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d4ec:	69f8      	ldr	r0, [r7, #28]
 800d4ee:	f000 f846 	bl	800d57e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800d4fc:	e022      	b.n	800d544 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800d4fe:	f107 0316 	add.w	r3, r7, #22
 800d502:	4619      	mov	r1, r3
 800d504:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d506:	f000 f8c9 	bl	800d69c <USBH_GetNextDesc>
 800d50a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800d50c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d50e:	785b      	ldrb	r3, [r3, #1]
 800d510:	2b05      	cmp	r3, #5
 800d512:	d117      	bne.n	800d544 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800d514:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d518:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800d51c:	3201      	adds	r2, #1
 800d51e:	00d2      	lsls	r2, r2, #3
 800d520:	211a      	movs	r1, #26
 800d522:	fb01 f303 	mul.w	r3, r1, r3
 800d526:	4413      	add	r3, r2
 800d528:	3308      	adds	r3, #8
 800d52a:	68fa      	ldr	r2, [r7, #12]
 800d52c:	4413      	add	r3, r2
 800d52e:	3304      	adds	r3, #4
 800d530:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800d532:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d534:	69b8      	ldr	r0, [r7, #24]
 800d536:	f000 f851 	bl	800d5dc <USBH_ParseEPDesc>
            ep_ix++;
 800d53a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800d53e:	3301      	adds	r3, #1
 800d540:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800d544:	69fb      	ldr	r3, [r7, #28]
 800d546:	791b      	ldrb	r3, [r3, #4]
 800d548:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800d54c:	429a      	cmp	r2, r3
 800d54e:	d204      	bcs.n	800d55a <USBH_ParseCfgDesc+0x120>
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	885a      	ldrh	r2, [r3, #2]
 800d554:	8afb      	ldrh	r3, [r7, #22]
 800d556:	429a      	cmp	r2, r3
 800d558:	d8d1      	bhi.n	800d4fe <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800d55a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d55e:	3301      	adds	r3, #1
 800d560:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800d564:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d568:	2b01      	cmp	r3, #1
 800d56a:	d804      	bhi.n	800d576 <USBH_ParseCfgDesc+0x13c>
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	885a      	ldrh	r2, [r3, #2]
 800d570:	8afb      	ldrh	r3, [r7, #22]
 800d572:	429a      	cmp	r2, r3
 800d574:	d8a4      	bhi.n	800d4c0 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800d576:	bf00      	nop
 800d578:	3728      	adds	r7, #40	; 0x28
 800d57a:	46bd      	mov	sp, r7
 800d57c:	bd80      	pop	{r7, pc}

0800d57e <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800d57e:	b480      	push	{r7}
 800d580:	b083      	sub	sp, #12
 800d582:	af00      	add	r7, sp, #0
 800d584:	6078      	str	r0, [r7, #4]
 800d586:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	781a      	ldrb	r2, [r3, #0]
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	785a      	ldrb	r2, [r3, #1]
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	789a      	ldrb	r2, [r3, #2]
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	78da      	ldrb	r2, [r3, #3]
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	791a      	ldrb	r2, [r3, #4]
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	795a      	ldrb	r2, [r3, #5]
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800d5b8:	683b      	ldr	r3, [r7, #0]
 800d5ba:	799a      	ldrb	r2, [r3, #6]
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800d5c0:	683b      	ldr	r3, [r7, #0]
 800d5c2:	79da      	ldrb	r2, [r3, #7]
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	7a1a      	ldrb	r2, [r3, #8]
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	721a      	strb	r2, [r3, #8]
}
 800d5d0:	bf00      	nop
 800d5d2:	370c      	adds	r7, #12
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5da:	4770      	bx	lr

0800d5dc <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b083      	sub	sp, #12
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800d5e6:	683b      	ldr	r3, [r7, #0]
 800d5e8:	781a      	ldrb	r2, [r3, #0]
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	785a      	ldrb	r2, [r3, #1]
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800d5f6:	683b      	ldr	r3, [r7, #0]
 800d5f8:	789a      	ldrb	r2, [r3, #2]
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	78da      	ldrb	r2, [r3, #3]
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	3304      	adds	r3, #4
 800d60a:	781b      	ldrb	r3, [r3, #0]
 800d60c:	b29a      	uxth	r2, r3
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	3305      	adds	r3, #5
 800d612:	781b      	ldrb	r3, [r3, #0]
 800d614:	b29b      	uxth	r3, r3
 800d616:	021b      	lsls	r3, r3, #8
 800d618:	b29b      	uxth	r3, r3
 800d61a:	4313      	orrs	r3, r2
 800d61c:	b29a      	uxth	r2, r3
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	799a      	ldrb	r2, [r3, #6]
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	719a      	strb	r2, [r3, #6]
}
 800d62a:	bf00      	nop
 800d62c:	370c      	adds	r7, #12
 800d62e:	46bd      	mov	sp, r7
 800d630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d634:	4770      	bx	lr

0800d636 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800d636:	b480      	push	{r7}
 800d638:	b087      	sub	sp, #28
 800d63a:	af00      	add	r7, sp, #0
 800d63c:	60f8      	str	r0, [r7, #12]
 800d63e:	60b9      	str	r1, [r7, #8]
 800d640:	4613      	mov	r3, r2
 800d642:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	3301      	adds	r3, #1
 800d648:	781b      	ldrb	r3, [r3, #0]
 800d64a:	2b03      	cmp	r3, #3
 800d64c:	d120      	bne.n	800d690 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	781b      	ldrb	r3, [r3, #0]
 800d652:	1e9a      	subs	r2, r3, #2
 800d654:	88fb      	ldrh	r3, [r7, #6]
 800d656:	4293      	cmp	r3, r2
 800d658:	bf28      	it	cs
 800d65a:	4613      	movcs	r3, r2
 800d65c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	3302      	adds	r3, #2
 800d662:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800d664:	2300      	movs	r3, #0
 800d666:	82fb      	strh	r3, [r7, #22]
 800d668:	e00b      	b.n	800d682 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800d66a:	8afb      	ldrh	r3, [r7, #22]
 800d66c:	68fa      	ldr	r2, [r7, #12]
 800d66e:	4413      	add	r3, r2
 800d670:	781a      	ldrb	r2, [r3, #0]
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	701a      	strb	r2, [r3, #0]
      pdest++;
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	3301      	adds	r3, #1
 800d67a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800d67c:	8afb      	ldrh	r3, [r7, #22]
 800d67e:	3302      	adds	r3, #2
 800d680:	82fb      	strh	r3, [r7, #22]
 800d682:	8afa      	ldrh	r2, [r7, #22]
 800d684:	8abb      	ldrh	r3, [r7, #20]
 800d686:	429a      	cmp	r2, r3
 800d688:	d3ef      	bcc.n	800d66a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800d68a:	68bb      	ldr	r3, [r7, #8]
 800d68c:	2200      	movs	r2, #0
 800d68e:	701a      	strb	r2, [r3, #0]
  }
}
 800d690:	bf00      	nop
 800d692:	371c      	adds	r7, #28
 800d694:	46bd      	mov	sp, r7
 800d696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69a:	4770      	bx	lr

0800d69c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800d69c:	b480      	push	{r7}
 800d69e:	b085      	sub	sp, #20
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
 800d6a4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800d6a6:	683b      	ldr	r3, [r7, #0]
 800d6a8:	881a      	ldrh	r2, [r3, #0]
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	781b      	ldrb	r3, [r3, #0]
 800d6ae:	b29b      	uxth	r3, r3
 800d6b0:	4413      	add	r3, r2
 800d6b2:	b29a      	uxth	r2, r3
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	781b      	ldrb	r3, [r3, #0]
 800d6bc:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	4413      	add	r3, r2
 800d6c2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d6c4:	68fb      	ldr	r3, [r7, #12]
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	3714      	adds	r7, #20
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d0:	4770      	bx	lr

0800d6d2 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800d6d2:	b580      	push	{r7, lr}
 800d6d4:	b086      	sub	sp, #24
 800d6d6:	af00      	add	r7, sp, #0
 800d6d8:	60f8      	str	r0, [r7, #12]
 800d6da:	60b9      	str	r1, [r7, #8]
 800d6dc:	4613      	mov	r3, r2
 800d6de:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	789b      	ldrb	r3, [r3, #2]
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	d002      	beq.n	800d6f2 <USBH_CtlReq+0x20>
 800d6ec:	2b02      	cmp	r3, #2
 800d6ee:	d00f      	beq.n	800d710 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800d6f0:	e027      	b.n	800d742 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	68ba      	ldr	r2, [r7, #8]
 800d6f6:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	88fa      	ldrh	r2, [r7, #6]
 800d6fc:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	2201      	movs	r2, #1
 800d702:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	2202      	movs	r2, #2
 800d708:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800d70a:	2301      	movs	r3, #1
 800d70c:	75fb      	strb	r3, [r7, #23]
      break;
 800d70e:	e018      	b.n	800d742 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800d710:	68f8      	ldr	r0, [r7, #12]
 800d712:	f000 f81b 	bl	800d74c <USBH_HandleControl>
 800d716:	4603      	mov	r3, r0
 800d718:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800d71a:	7dfb      	ldrb	r3, [r7, #23]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d002      	beq.n	800d726 <USBH_CtlReq+0x54>
 800d720:	7dfb      	ldrb	r3, [r7, #23]
 800d722:	2b03      	cmp	r3, #3
 800d724:	d106      	bne.n	800d734 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	2201      	movs	r2, #1
 800d72a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	2200      	movs	r2, #0
 800d730:	761a      	strb	r2, [r3, #24]
      break;
 800d732:	e005      	b.n	800d740 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800d734:	7dfb      	ldrb	r3, [r7, #23]
 800d736:	2b02      	cmp	r3, #2
 800d738:	d102      	bne.n	800d740 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	2201      	movs	r2, #1
 800d73e:	709a      	strb	r2, [r3, #2]
      break;
 800d740:	bf00      	nop
  }
  return status;
 800d742:	7dfb      	ldrb	r3, [r7, #23]
}
 800d744:	4618      	mov	r0, r3
 800d746:	3718      	adds	r7, #24
 800d748:	46bd      	mov	sp, r7
 800d74a:	bd80      	pop	{r7, pc}

0800d74c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b086      	sub	sp, #24
 800d750:	af02      	add	r7, sp, #8
 800d752:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800d754:	2301      	movs	r3, #1
 800d756:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d758:	2300      	movs	r3, #0
 800d75a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	7e1b      	ldrb	r3, [r3, #24]
 800d760:	3b01      	subs	r3, #1
 800d762:	2b0a      	cmp	r3, #10
 800d764:	f200 815f 	bhi.w	800da26 <USBH_HandleControl+0x2da>
 800d768:	a201      	add	r2, pc, #4	; (adr r2, 800d770 <USBH_HandleControl+0x24>)
 800d76a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d76e:	bf00      	nop
 800d770:	0800d79d 	.word	0x0800d79d
 800d774:	0800d7b7 	.word	0x0800d7b7
 800d778:	0800d821 	.word	0x0800d821
 800d77c:	0800d847 	.word	0x0800d847
 800d780:	0800d87f 	.word	0x0800d87f
 800d784:	0800d8a9 	.word	0x0800d8a9
 800d788:	0800d8fb 	.word	0x0800d8fb
 800d78c:	0800d91d 	.word	0x0800d91d
 800d790:	0800d959 	.word	0x0800d959
 800d794:	0800d97f 	.word	0x0800d97f
 800d798:	0800d9bd 	.word	0x0800d9bd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	f103 0110 	add.w	r1, r3, #16
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	795b      	ldrb	r3, [r3, #5]
 800d7a6:	461a      	mov	r2, r3
 800d7a8:	6878      	ldr	r0, [r7, #4]
 800d7aa:	f000 f951 	bl	800da50 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	2202      	movs	r2, #2
 800d7b2:	761a      	strb	r2, [r3, #24]
      break;
 800d7b4:	e142      	b.n	800da3c <USBH_HandleControl+0x2f0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	795b      	ldrb	r3, [r3, #5]
 800d7ba:	4619      	mov	r1, r3
 800d7bc:	6878      	ldr	r0, [r7, #4]
 800d7be:	f00b f8a9 	bl	8018914 <USBH_LL_GetURBState>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800d7c6:	7bbb      	ldrb	r3, [r7, #14]
 800d7c8:	2b01      	cmp	r3, #1
 800d7ca:	d11e      	bne.n	800d80a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	7c1b      	ldrb	r3, [r3, #16]
 800d7d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d7d4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	8adb      	ldrh	r3, [r3, #22]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d00a      	beq.n	800d7f4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800d7de:	7b7b      	ldrb	r3, [r7, #13]
 800d7e0:	2b80      	cmp	r3, #128	; 0x80
 800d7e2:	d103      	bne.n	800d7ec <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	2203      	movs	r2, #3
 800d7e8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d7ea:	e11e      	b.n	800da2a <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_DATA_OUT;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2205      	movs	r2, #5
 800d7f0:	761a      	strb	r2, [r3, #24]
      break;
 800d7f2:	e11a      	b.n	800da2a <USBH_HandleControl+0x2de>
          if (direction == USB_D2H)
 800d7f4:	7b7b      	ldrb	r3, [r7, #13]
 800d7f6:	2b80      	cmp	r3, #128	; 0x80
 800d7f8:	d103      	bne.n	800d802 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	2209      	movs	r2, #9
 800d7fe:	761a      	strb	r2, [r3, #24]
      break;
 800d800:	e113      	b.n	800da2a <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_STATUS_IN;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	2207      	movs	r2, #7
 800d806:	761a      	strb	r2, [r3, #24]
      break;
 800d808:	e10f      	b.n	800da2a <USBH_HandleControl+0x2de>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800d80a:	7bbb      	ldrb	r3, [r7, #14]
 800d80c:	2b04      	cmp	r3, #4
 800d80e:	d003      	beq.n	800d818 <USBH_HandleControl+0xcc>
 800d810:	7bbb      	ldrb	r3, [r7, #14]
 800d812:	2b02      	cmp	r3, #2
 800d814:	f040 8109 	bne.w	800da2a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	220b      	movs	r2, #11
 800d81c:	761a      	strb	r2, [r3, #24]
      break;
 800d81e:	e104      	b.n	800da2a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d826:	b29a      	uxth	r2, r3
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6899      	ldr	r1, [r3, #8]
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	899a      	ldrh	r2, [r3, #12]
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	791b      	ldrb	r3, [r3, #4]
 800d838:	6878      	ldr	r0, [r7, #4]
 800d83a:	f000 f948 	bl	800dace <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	2204      	movs	r2, #4
 800d842:	761a      	strb	r2, [r3, #24]
      break;
 800d844:	e0fa      	b.n	800da3c <USBH_HandleControl+0x2f0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	791b      	ldrb	r3, [r3, #4]
 800d84a:	4619      	mov	r1, r3
 800d84c:	6878      	ldr	r0, [r7, #4]
 800d84e:	f00b f861 	bl	8018914 <USBH_LL_GetURBState>
 800d852:	4603      	mov	r3, r0
 800d854:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800d856:	7bbb      	ldrb	r3, [r7, #14]
 800d858:	2b01      	cmp	r3, #1
 800d85a:	d102      	bne.n	800d862 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2209      	movs	r2, #9
 800d860:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800d862:	7bbb      	ldrb	r3, [r7, #14]
 800d864:	2b05      	cmp	r3, #5
 800d866:	d102      	bne.n	800d86e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800d868:	2303      	movs	r3, #3
 800d86a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d86c:	e0df      	b.n	800da2e <USBH_HandleControl+0x2e2>
        if (URB_Status == USBH_URB_ERROR)
 800d86e:	7bbb      	ldrb	r3, [r7, #14]
 800d870:	2b04      	cmp	r3, #4
 800d872:	f040 80dc 	bne.w	800da2e <USBH_HandleControl+0x2e2>
          phost->Control.state = CTRL_ERROR;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	220b      	movs	r2, #11
 800d87a:	761a      	strb	r2, [r3, #24]
      break;
 800d87c:	e0d7      	b.n	800da2e <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	6899      	ldr	r1, [r3, #8]
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	899a      	ldrh	r2, [r3, #12]
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	795b      	ldrb	r3, [r3, #5]
 800d88a:	2001      	movs	r0, #1
 800d88c:	9000      	str	r0, [sp, #0]
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f000 f8f8 	bl	800da84 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d89a:	b29a      	uxth	r2, r3
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2206      	movs	r2, #6
 800d8a4:	761a      	strb	r2, [r3, #24]
      break;
 800d8a6:	e0c9      	b.n	800da3c <USBH_HandleControl+0x2f0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	795b      	ldrb	r3, [r3, #5]
 800d8ac:	4619      	mov	r1, r3
 800d8ae:	6878      	ldr	r0, [r7, #4]
 800d8b0:	f00b f830 	bl	8018914 <USBH_LL_GetURBState>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d8b8:	7bbb      	ldrb	r3, [r7, #14]
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d103      	bne.n	800d8c6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	2207      	movs	r2, #7
 800d8c2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d8c4:	e0b5      	b.n	800da32 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_STALL)
 800d8c6:	7bbb      	ldrb	r3, [r7, #14]
 800d8c8:	2b05      	cmp	r3, #5
 800d8ca:	d105      	bne.n	800d8d8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	220c      	movs	r2, #12
 800d8d0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800d8d2:	2303      	movs	r3, #3
 800d8d4:	73fb      	strb	r3, [r7, #15]
      break;
 800d8d6:	e0ac      	b.n	800da32 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d8d8:	7bbb      	ldrb	r3, [r7, #14]
 800d8da:	2b02      	cmp	r3, #2
 800d8dc:	d103      	bne.n	800d8e6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	2205      	movs	r2, #5
 800d8e2:	761a      	strb	r2, [r3, #24]
      break;
 800d8e4:	e0a5      	b.n	800da32 <USBH_HandleControl+0x2e6>
        if (URB_Status == USBH_URB_ERROR)
 800d8e6:	7bbb      	ldrb	r3, [r7, #14]
 800d8e8:	2b04      	cmp	r3, #4
 800d8ea:	f040 80a2 	bne.w	800da32 <USBH_HandleControl+0x2e6>
          phost->Control.state = CTRL_ERROR;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	220b      	movs	r2, #11
 800d8f2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800d8f4:	2302      	movs	r3, #2
 800d8f6:	73fb      	strb	r3, [r7, #15]
      break;
 800d8f8:	e09b      	b.n	800da32 <USBH_HandleControl+0x2e6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	791b      	ldrb	r3, [r3, #4]
 800d8fe:	2200      	movs	r2, #0
 800d900:	2100      	movs	r1, #0
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f000 f8e3 	bl	800dace <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d90e:	b29a      	uxth	r2, r3
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2208      	movs	r2, #8
 800d918:	761a      	strb	r2, [r3, #24]

      break;
 800d91a:	e08f      	b.n	800da3c <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	791b      	ldrb	r3, [r3, #4]
 800d920:	4619      	mov	r1, r3
 800d922:	6878      	ldr	r0, [r7, #4]
 800d924:	f00a fff6 	bl	8018914 <USBH_LL_GetURBState>
 800d928:	4603      	mov	r3, r0
 800d92a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d92c:	7bbb      	ldrb	r3, [r7, #14]
 800d92e:	2b01      	cmp	r3, #1
 800d930:	d105      	bne.n	800d93e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	220d      	movs	r2, #13
 800d936:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800d938:	2300      	movs	r3, #0
 800d93a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d93c:	e07b      	b.n	800da36 <USBH_HandleControl+0x2ea>
      else if (URB_Status == USBH_URB_ERROR)
 800d93e:	7bbb      	ldrb	r3, [r7, #14]
 800d940:	2b04      	cmp	r3, #4
 800d942:	d103      	bne.n	800d94c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	220b      	movs	r2, #11
 800d948:	761a      	strb	r2, [r3, #24]
      break;
 800d94a:	e074      	b.n	800da36 <USBH_HandleControl+0x2ea>
        if (URB_Status == USBH_URB_STALL)
 800d94c:	7bbb      	ldrb	r3, [r7, #14]
 800d94e:	2b05      	cmp	r3, #5
 800d950:	d171      	bne.n	800da36 <USBH_HandleControl+0x2ea>
          status = USBH_NOT_SUPPORTED;
 800d952:	2303      	movs	r3, #3
 800d954:	73fb      	strb	r3, [r7, #15]
      break;
 800d956:	e06e      	b.n	800da36 <USBH_HandleControl+0x2ea>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	795b      	ldrb	r3, [r3, #5]
 800d95c:	2201      	movs	r2, #1
 800d95e:	9200      	str	r2, [sp, #0]
 800d960:	2200      	movs	r2, #0
 800d962:	2100      	movs	r1, #0
 800d964:	6878      	ldr	r0, [r7, #4]
 800d966:	f000 f88d 	bl	800da84 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d970:	b29a      	uxth	r2, r3
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	220a      	movs	r2, #10
 800d97a:	761a      	strb	r2, [r3, #24]
      break;
 800d97c:	e05e      	b.n	800da3c <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	795b      	ldrb	r3, [r3, #5]
 800d982:	4619      	mov	r1, r3
 800d984:	6878      	ldr	r0, [r7, #4]
 800d986:	f00a ffc5 	bl	8018914 <USBH_LL_GetURBState>
 800d98a:	4603      	mov	r3, r0
 800d98c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800d98e:	7bbb      	ldrb	r3, [r7, #14]
 800d990:	2b01      	cmp	r3, #1
 800d992:	d105      	bne.n	800d9a0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800d994:	2300      	movs	r3, #0
 800d996:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	220d      	movs	r2, #13
 800d99c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800d99e:	e04c      	b.n	800da3a <USBH_HandleControl+0x2ee>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d9a0:	7bbb      	ldrb	r3, [r7, #14]
 800d9a2:	2b02      	cmp	r3, #2
 800d9a4:	d103      	bne.n	800d9ae <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	2209      	movs	r2, #9
 800d9aa:	761a      	strb	r2, [r3, #24]
      break;
 800d9ac:	e045      	b.n	800da3a <USBH_HandleControl+0x2ee>
        if (URB_Status == USBH_URB_ERROR)
 800d9ae:	7bbb      	ldrb	r3, [r7, #14]
 800d9b0:	2b04      	cmp	r3, #4
 800d9b2:	d142      	bne.n	800da3a <USBH_HandleControl+0x2ee>
          phost->Control.state = CTRL_ERROR;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	220b      	movs	r2, #11
 800d9b8:	761a      	strb	r2, [r3, #24]
      break;
 800d9ba:	e03e      	b.n	800da3a <USBH_HandleControl+0x2ee>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	7e5b      	ldrb	r3, [r3, #25]
 800d9c0:	3301      	adds	r3, #1
 800d9c2:	b2da      	uxtb	r2, r3
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	765a      	strb	r2, [r3, #25]
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	7e5b      	ldrb	r3, [r3, #25]
 800d9cc:	2b02      	cmp	r3, #2
 800d9ce:	d806      	bhi.n	800d9de <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2201      	movs	r2, #1
 800d9d4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2201      	movs	r2, #1
 800d9da:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800d9dc:	e02e      	b.n	800da3c <USBH_HandleControl+0x2f0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d9e4:	2106      	movs	r1, #6
 800d9e6:	6878      	ldr	r0, [r7, #4]
 800d9e8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 800d9f0:	4815      	ldr	r0, [pc, #84]	; (800da48 <USBH_HandleControl+0x2fc>)
 800d9f2:	f00b fdd9 	bl	80195a8 <iprintf>
 800d9f6:	4815      	ldr	r0, [pc, #84]	; (800da4c <USBH_HandleControl+0x300>)
 800d9f8:	f00b fdd6 	bl	80195a8 <iprintf>
 800d9fc:	200a      	movs	r0, #10
 800d9fe:	f00b fdeb 	bl	80195d8 <putchar>
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	795b      	ldrb	r3, [r3, #5]
 800da06:	4619      	mov	r1, r3
 800da08:	6878      	ldr	r0, [r7, #4]
 800da0a:	f000 f911 	bl	800dc30 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	791b      	ldrb	r3, [r3, #4]
 800da12:	4619      	mov	r1, r3
 800da14:	6878      	ldr	r0, [r7, #4]
 800da16:	f000 f90b 	bl	800dc30 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	2200      	movs	r2, #0
 800da1e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800da20:	2302      	movs	r3, #2
 800da22:	73fb      	strb	r3, [r7, #15]
      break;
 800da24:	e00a      	b.n	800da3c <USBH_HandleControl+0x2f0>

    default:
      break;
 800da26:	bf00      	nop
 800da28:	e008      	b.n	800da3c <USBH_HandleControl+0x2f0>
      break;
 800da2a:	bf00      	nop
 800da2c:	e006      	b.n	800da3c <USBH_HandleControl+0x2f0>
      break;
 800da2e:	bf00      	nop
 800da30:	e004      	b.n	800da3c <USBH_HandleControl+0x2f0>
      break;
 800da32:	bf00      	nop
 800da34:	e002      	b.n	800da3c <USBH_HandleControl+0x2f0>
      break;
 800da36:	bf00      	nop
 800da38:	e000      	b.n	800da3c <USBH_HandleControl+0x2f0>
      break;
 800da3a:	bf00      	nop
  }

  return status;
 800da3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da3e:	4618      	mov	r0, r3
 800da40:	3710      	adds	r7, #16
 800da42:	46bd      	mov	sp, r7
 800da44:	bd80      	pop	{r7, pc}
 800da46:	bf00      	nop
 800da48:	0801bd90 	.word	0x0801bd90
 800da4c:	0801bd98 	.word	0x0801bd98

0800da50 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800da50:	b580      	push	{r7, lr}
 800da52:	b088      	sub	sp, #32
 800da54:	af04      	add	r7, sp, #16
 800da56:	60f8      	str	r0, [r7, #12]
 800da58:	60b9      	str	r1, [r7, #8]
 800da5a:	4613      	mov	r3, r2
 800da5c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800da5e:	79f9      	ldrb	r1, [r7, #7]
 800da60:	2300      	movs	r3, #0
 800da62:	9303      	str	r3, [sp, #12]
 800da64:	2308      	movs	r3, #8
 800da66:	9302      	str	r3, [sp, #8]
 800da68:	68bb      	ldr	r3, [r7, #8]
 800da6a:	9301      	str	r3, [sp, #4]
 800da6c:	2300      	movs	r3, #0
 800da6e:	9300      	str	r3, [sp, #0]
 800da70:	2300      	movs	r3, #0
 800da72:	2200      	movs	r2, #0
 800da74:	68f8      	ldr	r0, [r7, #12]
 800da76:	f00a ff1c 	bl	80188b2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800da7a:	2300      	movs	r3, #0
}
 800da7c:	4618      	mov	r0, r3
 800da7e:	3710      	adds	r7, #16
 800da80:	46bd      	mov	sp, r7
 800da82:	bd80      	pop	{r7, pc}

0800da84 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b088      	sub	sp, #32
 800da88:	af04      	add	r7, sp, #16
 800da8a:	60f8      	str	r0, [r7, #12]
 800da8c:	60b9      	str	r1, [r7, #8]
 800da8e:	4611      	mov	r1, r2
 800da90:	461a      	mov	r2, r3
 800da92:	460b      	mov	r3, r1
 800da94:	80fb      	strh	r3, [r7, #6]
 800da96:	4613      	mov	r3, r2
 800da98:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d001      	beq.n	800daa8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800daa4:	2300      	movs	r3, #0
 800daa6:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800daa8:	7979      	ldrb	r1, [r7, #5]
 800daaa:	7e3b      	ldrb	r3, [r7, #24]
 800daac:	9303      	str	r3, [sp, #12]
 800daae:	88fb      	ldrh	r3, [r7, #6]
 800dab0:	9302      	str	r3, [sp, #8]
 800dab2:	68bb      	ldr	r3, [r7, #8]
 800dab4:	9301      	str	r3, [sp, #4]
 800dab6:	2301      	movs	r3, #1
 800dab8:	9300      	str	r3, [sp, #0]
 800daba:	2300      	movs	r3, #0
 800dabc:	2200      	movs	r2, #0
 800dabe:	68f8      	ldr	r0, [r7, #12]
 800dac0:	f00a fef7 	bl	80188b2 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800dac4:	2300      	movs	r3, #0
}
 800dac6:	4618      	mov	r0, r3
 800dac8:	3710      	adds	r7, #16
 800daca:	46bd      	mov	sp, r7
 800dacc:	bd80      	pop	{r7, pc}

0800dace <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800dace:	b580      	push	{r7, lr}
 800dad0:	b088      	sub	sp, #32
 800dad2:	af04      	add	r7, sp, #16
 800dad4:	60f8      	str	r0, [r7, #12]
 800dad6:	60b9      	str	r1, [r7, #8]
 800dad8:	4611      	mov	r1, r2
 800dada:	461a      	mov	r2, r3
 800dadc:	460b      	mov	r3, r1
 800dade:	80fb      	strh	r3, [r7, #6]
 800dae0:	4613      	mov	r3, r2
 800dae2:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800dae4:	7979      	ldrb	r1, [r7, #5]
 800dae6:	2300      	movs	r3, #0
 800dae8:	9303      	str	r3, [sp, #12]
 800daea:	88fb      	ldrh	r3, [r7, #6]
 800daec:	9302      	str	r3, [sp, #8]
 800daee:	68bb      	ldr	r3, [r7, #8]
 800daf0:	9301      	str	r3, [sp, #4]
 800daf2:	2301      	movs	r3, #1
 800daf4:	9300      	str	r3, [sp, #0]
 800daf6:	2300      	movs	r3, #0
 800daf8:	2201      	movs	r2, #1
 800dafa:	68f8      	ldr	r0, [r7, #12]
 800dafc:	f00a fed9 	bl	80188b2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800db00:	2300      	movs	r3, #0

}
 800db02:	4618      	mov	r0, r3
 800db04:	3710      	adds	r7, #16
 800db06:	46bd      	mov	sp, r7
 800db08:	bd80      	pop	{r7, pc}

0800db0a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800db0a:	b580      	push	{r7, lr}
 800db0c:	b088      	sub	sp, #32
 800db0e:	af04      	add	r7, sp, #16
 800db10:	60f8      	str	r0, [r7, #12]
 800db12:	60b9      	str	r1, [r7, #8]
 800db14:	4611      	mov	r1, r2
 800db16:	461a      	mov	r2, r3
 800db18:	460b      	mov	r3, r1
 800db1a:	80fb      	strh	r3, [r7, #6]
 800db1c:	4613      	mov	r3, r2
 800db1e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800db26:	2b00      	cmp	r3, #0
 800db28:	d001      	beq.n	800db2e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800db2a:	2300      	movs	r3, #0
 800db2c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800db2e:	7979      	ldrb	r1, [r7, #5]
 800db30:	7e3b      	ldrb	r3, [r7, #24]
 800db32:	9303      	str	r3, [sp, #12]
 800db34:	88fb      	ldrh	r3, [r7, #6]
 800db36:	9302      	str	r3, [sp, #8]
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	9301      	str	r3, [sp, #4]
 800db3c:	2301      	movs	r3, #1
 800db3e:	9300      	str	r3, [sp, #0]
 800db40:	2302      	movs	r3, #2
 800db42:	2200      	movs	r2, #0
 800db44:	68f8      	ldr	r0, [r7, #12]
 800db46:	f00a feb4 	bl	80188b2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800db4a:	2300      	movs	r3, #0
}
 800db4c:	4618      	mov	r0, r3
 800db4e:	3710      	adds	r7, #16
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}

0800db54 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b088      	sub	sp, #32
 800db58:	af04      	add	r7, sp, #16
 800db5a:	60f8      	str	r0, [r7, #12]
 800db5c:	60b9      	str	r1, [r7, #8]
 800db5e:	4611      	mov	r1, r2
 800db60:	461a      	mov	r2, r3
 800db62:	460b      	mov	r3, r1
 800db64:	80fb      	strh	r3, [r7, #6]
 800db66:	4613      	mov	r3, r2
 800db68:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800db6a:	7979      	ldrb	r1, [r7, #5]
 800db6c:	2300      	movs	r3, #0
 800db6e:	9303      	str	r3, [sp, #12]
 800db70:	88fb      	ldrh	r3, [r7, #6]
 800db72:	9302      	str	r3, [sp, #8]
 800db74:	68bb      	ldr	r3, [r7, #8]
 800db76:	9301      	str	r3, [sp, #4]
 800db78:	2301      	movs	r3, #1
 800db7a:	9300      	str	r3, [sp, #0]
 800db7c:	2302      	movs	r3, #2
 800db7e:	2201      	movs	r2, #1
 800db80:	68f8      	ldr	r0, [r7, #12]
 800db82:	f00a fe96 	bl	80188b2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800db86:	2300      	movs	r3, #0
}
 800db88:	4618      	mov	r0, r3
 800db8a:	3710      	adds	r7, #16
 800db8c:	46bd      	mov	sp, r7
 800db8e:	bd80      	pop	{r7, pc}

0800db90 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b086      	sub	sp, #24
 800db94:	af04      	add	r7, sp, #16
 800db96:	6078      	str	r0, [r7, #4]
 800db98:	4608      	mov	r0, r1
 800db9a:	4611      	mov	r1, r2
 800db9c:	461a      	mov	r2, r3
 800db9e:	4603      	mov	r3, r0
 800dba0:	70fb      	strb	r3, [r7, #3]
 800dba2:	460b      	mov	r3, r1
 800dba4:	70bb      	strb	r3, [r7, #2]
 800dba6:	4613      	mov	r3, r2
 800dba8:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800dbaa:	7878      	ldrb	r0, [r7, #1]
 800dbac:	78ba      	ldrb	r2, [r7, #2]
 800dbae:	78f9      	ldrb	r1, [r7, #3]
 800dbb0:	8b3b      	ldrh	r3, [r7, #24]
 800dbb2:	9302      	str	r3, [sp, #8]
 800dbb4:	7d3b      	ldrb	r3, [r7, #20]
 800dbb6:	9301      	str	r3, [sp, #4]
 800dbb8:	7c3b      	ldrb	r3, [r7, #16]
 800dbba:	9300      	str	r3, [sp, #0]
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	6878      	ldr	r0, [r7, #4]
 800dbc0:	f00a fe29 	bl	8018816 <USBH_LL_OpenPipe>

  return USBH_OK;
 800dbc4:	2300      	movs	r3, #0
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	3708      	adds	r7, #8
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	bd80      	pop	{r7, pc}

0800dbce <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800dbce:	b580      	push	{r7, lr}
 800dbd0:	b082      	sub	sp, #8
 800dbd2:	af00      	add	r7, sp, #0
 800dbd4:	6078      	str	r0, [r7, #4]
 800dbd6:	460b      	mov	r3, r1
 800dbd8:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800dbda:	78fb      	ldrb	r3, [r7, #3]
 800dbdc:	4619      	mov	r1, r3
 800dbde:	6878      	ldr	r0, [r7, #4]
 800dbe0:	f00a fe48 	bl	8018874 <USBH_LL_ClosePipe>

  return USBH_OK;
 800dbe4:	2300      	movs	r3, #0
}
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	3708      	adds	r7, #8
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bd80      	pop	{r7, pc}

0800dbee <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800dbee:	b580      	push	{r7, lr}
 800dbf0:	b084      	sub	sp, #16
 800dbf2:	af00      	add	r7, sp, #0
 800dbf4:	6078      	str	r0, [r7, #4]
 800dbf6:	460b      	mov	r3, r1
 800dbf8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f000 f836 	bl	800dc6c <USBH_GetFreePipe>
 800dc00:	4603      	mov	r3, r0
 800dc02:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800dc04:	89fb      	ldrh	r3, [r7, #14]
 800dc06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dc0a:	4293      	cmp	r3, r2
 800dc0c:	d00a      	beq.n	800dc24 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800dc0e:	78fa      	ldrb	r2, [r7, #3]
 800dc10:	89fb      	ldrh	r3, [r7, #14]
 800dc12:	f003 030f 	and.w	r3, r3, #15
 800dc16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dc1a:	6879      	ldr	r1, [r7, #4]
 800dc1c:	33e0      	adds	r3, #224	; 0xe0
 800dc1e:	009b      	lsls	r3, r3, #2
 800dc20:	440b      	add	r3, r1
 800dc22:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800dc24:	89fb      	ldrh	r3, [r7, #14]
 800dc26:	b2db      	uxtb	r3, r3
}
 800dc28:	4618      	mov	r0, r3
 800dc2a:	3710      	adds	r7, #16
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}

0800dc30 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800dc30:	b480      	push	{r7}
 800dc32:	b083      	sub	sp, #12
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]
 800dc38:	460b      	mov	r3, r1
 800dc3a:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800dc3c:	78fb      	ldrb	r3, [r7, #3]
 800dc3e:	2b0a      	cmp	r3, #10
 800dc40:	d80d      	bhi.n	800dc5e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800dc42:	78fb      	ldrb	r3, [r7, #3]
 800dc44:	687a      	ldr	r2, [r7, #4]
 800dc46:	33e0      	adds	r3, #224	; 0xe0
 800dc48:	009b      	lsls	r3, r3, #2
 800dc4a:	4413      	add	r3, r2
 800dc4c:	685a      	ldr	r2, [r3, #4]
 800dc4e:	78fb      	ldrb	r3, [r7, #3]
 800dc50:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800dc54:	6879      	ldr	r1, [r7, #4]
 800dc56:	33e0      	adds	r3, #224	; 0xe0
 800dc58:	009b      	lsls	r3, r3, #2
 800dc5a:	440b      	add	r3, r1
 800dc5c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800dc5e:	2300      	movs	r3, #0
}
 800dc60:	4618      	mov	r0, r3
 800dc62:	370c      	adds	r7, #12
 800dc64:	46bd      	mov	sp, r7
 800dc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6a:	4770      	bx	lr

0800dc6c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800dc6c:	b480      	push	{r7}
 800dc6e:	b085      	sub	sp, #20
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800dc74:	2300      	movs	r3, #0
 800dc76:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800dc78:	2300      	movs	r3, #0
 800dc7a:	73fb      	strb	r3, [r7, #15]
 800dc7c:	e00f      	b.n	800dc9e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800dc7e:	7bfb      	ldrb	r3, [r7, #15]
 800dc80:	687a      	ldr	r2, [r7, #4]
 800dc82:	33e0      	adds	r3, #224	; 0xe0
 800dc84:	009b      	lsls	r3, r3, #2
 800dc86:	4413      	add	r3, r2
 800dc88:	685b      	ldr	r3, [r3, #4]
 800dc8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d102      	bne.n	800dc98 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800dc92:	7bfb      	ldrb	r3, [r7, #15]
 800dc94:	b29b      	uxth	r3, r3
 800dc96:	e007      	b.n	800dca8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800dc98:	7bfb      	ldrb	r3, [r7, #15]
 800dc9a:	3301      	adds	r3, #1
 800dc9c:	73fb      	strb	r3, [r7, #15]
 800dc9e:	7bfb      	ldrb	r3, [r7, #15]
 800dca0:	2b0a      	cmp	r3, #10
 800dca2:	d9ec      	bls.n	800dc7e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800dca4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3714      	adds	r7, #20
 800dcac:	46bd      	mov	sp, r7
 800dcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb2:	4770      	bx	lr

0800dcb4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800dcb4:	b480      	push	{r7}
 800dcb6:	b087      	sub	sp, #28
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	60f8      	str	r0, [r7, #12]
 800dcbc:	60b9      	str	r1, [r7, #8]
 800dcbe:	4613      	mov	r3, r2
 800dcc0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800dcca:	4b1f      	ldr	r3, [pc, #124]	; (800dd48 <FATFS_LinkDriverEx+0x94>)
 800dccc:	7a5b      	ldrb	r3, [r3, #9]
 800dcce:	b2db      	uxtb	r3, r3
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d131      	bne.n	800dd38 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800dcd4:	4b1c      	ldr	r3, [pc, #112]	; (800dd48 <FATFS_LinkDriverEx+0x94>)
 800dcd6:	7a5b      	ldrb	r3, [r3, #9]
 800dcd8:	b2db      	uxtb	r3, r3
 800dcda:	461a      	mov	r2, r3
 800dcdc:	4b1a      	ldr	r3, [pc, #104]	; (800dd48 <FATFS_LinkDriverEx+0x94>)
 800dcde:	2100      	movs	r1, #0
 800dce0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800dce2:	4b19      	ldr	r3, [pc, #100]	; (800dd48 <FATFS_LinkDriverEx+0x94>)
 800dce4:	7a5b      	ldrb	r3, [r3, #9]
 800dce6:	b2db      	uxtb	r3, r3
 800dce8:	4a17      	ldr	r2, [pc, #92]	; (800dd48 <FATFS_LinkDriverEx+0x94>)
 800dcea:	009b      	lsls	r3, r3, #2
 800dcec:	4413      	add	r3, r2
 800dcee:	68fa      	ldr	r2, [r7, #12]
 800dcf0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800dcf2:	4b15      	ldr	r3, [pc, #84]	; (800dd48 <FATFS_LinkDriverEx+0x94>)
 800dcf4:	7a5b      	ldrb	r3, [r3, #9]
 800dcf6:	b2db      	uxtb	r3, r3
 800dcf8:	461a      	mov	r2, r3
 800dcfa:	4b13      	ldr	r3, [pc, #76]	; (800dd48 <FATFS_LinkDriverEx+0x94>)
 800dcfc:	4413      	add	r3, r2
 800dcfe:	79fa      	ldrb	r2, [r7, #7]
 800dd00:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800dd02:	4b11      	ldr	r3, [pc, #68]	; (800dd48 <FATFS_LinkDriverEx+0x94>)
 800dd04:	7a5b      	ldrb	r3, [r3, #9]
 800dd06:	b2db      	uxtb	r3, r3
 800dd08:	1c5a      	adds	r2, r3, #1
 800dd0a:	b2d1      	uxtb	r1, r2
 800dd0c:	4a0e      	ldr	r2, [pc, #56]	; (800dd48 <FATFS_LinkDriverEx+0x94>)
 800dd0e:	7251      	strb	r1, [r2, #9]
 800dd10:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800dd12:	7dbb      	ldrb	r3, [r7, #22]
 800dd14:	3330      	adds	r3, #48	; 0x30
 800dd16:	b2da      	uxtb	r2, r3
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800dd1c:	68bb      	ldr	r3, [r7, #8]
 800dd1e:	3301      	adds	r3, #1
 800dd20:	223a      	movs	r2, #58	; 0x3a
 800dd22:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800dd24:	68bb      	ldr	r3, [r7, #8]
 800dd26:	3302      	adds	r3, #2
 800dd28:	222f      	movs	r2, #47	; 0x2f
 800dd2a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800dd2c:	68bb      	ldr	r3, [r7, #8]
 800dd2e:	3303      	adds	r3, #3
 800dd30:	2200      	movs	r2, #0
 800dd32:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800dd34:	2300      	movs	r3, #0
 800dd36:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800dd38:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	371c      	adds	r7, #28
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd44:	4770      	bx	lr
 800dd46:	bf00      	nop
 800dd48:	20000254 	.word	0x20000254

0800dd4c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b082      	sub	sp, #8
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
 800dd54:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dd56:	2200      	movs	r2, #0
 800dd58:	6839      	ldr	r1, [r7, #0]
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	f7ff ffaa 	bl	800dcb4 <FATFS_LinkDriverEx>
 800dd60:	4603      	mov	r3, r0
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	3708      	adds	r7, #8
 800dd66:	46bd      	mov	sp, r7
 800dd68:	bd80      	pop	{r7, pc}

0800dd6a <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800dd6a:	b480      	push	{r7}
 800dd6c:	b083      	sub	sp, #12
 800dd6e:	af00      	add	r7, sp, #0
 800dd70:	4603      	mov	r3, r0
 800dd72:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800dd74:	88fb      	ldrh	r3, [r7, #6]
 800dd76:	021b      	lsls	r3, r3, #8
 800dd78:	b21a      	sxth	r2, r3
 800dd7a:	88fb      	ldrh	r3, [r7, #6]
 800dd7c:	0a1b      	lsrs	r3, r3, #8
 800dd7e:	b29b      	uxth	r3, r3
 800dd80:	b21b      	sxth	r3, r3
 800dd82:	4313      	orrs	r3, r2
 800dd84:	b21b      	sxth	r3, r3
 800dd86:	b29b      	uxth	r3, r3
}
 800dd88:	4618      	mov	r0, r3
 800dd8a:	370c      	adds	r7, #12
 800dd8c:	46bd      	mov	sp, r7
 800dd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd92:	4770      	bx	lr

0800dd94 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800dd94:	b480      	push	{r7}
 800dd96:	b083      	sub	sp, #12
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	061a      	lsls	r2, r3, #24
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	021b      	lsls	r3, r3, #8
 800dda4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dda8:	431a      	orrs	r2, r3
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	0a1b      	lsrs	r3, r3, #8
 800ddae:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ddb2:	431a      	orrs	r2, r3
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	0e1b      	lsrs	r3, r3, #24
 800ddb8:	4313      	orrs	r3, r2
}
 800ddba:	4618      	mov	r0, r3
 800ddbc:	370c      	adds	r7, #12
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc4:	4770      	bx	lr

0800ddc6 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800ddc6:	b580      	push	{r7, lr}
 800ddc8:	b082      	sub	sp, #8
 800ddca:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800ddcc:	2300      	movs	r3, #0
 800ddce:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800ddd0:	f000 f8d8 	bl	800df84 <mem_init>
  memp_init();
 800ddd4:	f000 fbea 	bl	800e5ac <memp_init>
  pbuf_init();
  netif_init();
 800ddd8:	f000 fca2 	bl	800e720 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800dddc:	f007 feb4 	bl	8015b48 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800dde0:	f001 fda6 	bl	800f930 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800dde4:	f007 fe26 	bl	8015a34 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800dde8:	bf00      	nop
 800ddea:	3708      	adds	r7, #8
 800ddec:	46bd      	mov	sp, r7
 800ddee:	bd80      	pop	{r7, pc}

0800ddf0 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800ddf0:	b480      	push	{r7}
 800ddf2:	b083      	sub	sp, #12
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	4603      	mov	r3, r0
 800ddf8:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800ddfa:	4b05      	ldr	r3, [pc, #20]	; (800de10 <ptr_to_mem+0x20>)
 800ddfc:	681a      	ldr	r2, [r3, #0]
 800ddfe:	88fb      	ldrh	r3, [r7, #6]
 800de00:	4413      	add	r3, r2
}
 800de02:	4618      	mov	r0, r3
 800de04:	370c      	adds	r7, #12
 800de06:	46bd      	mov	sp, r7
 800de08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0c:	4770      	bx	lr
 800de0e:	bf00      	nop
 800de10:	20000260 	.word	0x20000260

0800de14 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800de14:	b480      	push	{r7}
 800de16:	b083      	sub	sp, #12
 800de18:	af00      	add	r7, sp, #0
 800de1a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800de1c:	4b05      	ldr	r3, [pc, #20]	; (800de34 <mem_to_ptr+0x20>)
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	687a      	ldr	r2, [r7, #4]
 800de22:	1ad3      	subs	r3, r2, r3
 800de24:	b29b      	uxth	r3, r3
}
 800de26:	4618      	mov	r0, r3
 800de28:	370c      	adds	r7, #12
 800de2a:	46bd      	mov	sp, r7
 800de2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de30:	4770      	bx	lr
 800de32:	bf00      	nop
 800de34:	20000260 	.word	0x20000260

0800de38 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800de38:	b590      	push	{r4, r7, lr}
 800de3a:	b085      	sub	sp, #20
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800de40:	4b47      	ldr	r3, [pc, #284]	; (800df60 <plug_holes+0x128>)
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	687a      	ldr	r2, [r7, #4]
 800de46:	429a      	cmp	r2, r3
 800de48:	d206      	bcs.n	800de58 <plug_holes+0x20>
 800de4a:	4b46      	ldr	r3, [pc, #280]	; (800df64 <plug_holes+0x12c>)
 800de4c:	f240 12df 	movw	r2, #479	; 0x1df
 800de50:	4945      	ldr	r1, [pc, #276]	; (800df68 <plug_holes+0x130>)
 800de52:	4846      	ldr	r0, [pc, #280]	; (800df6c <plug_holes+0x134>)
 800de54:	f00b fba8 	bl	80195a8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800de58:	4b45      	ldr	r3, [pc, #276]	; (800df70 <plug_holes+0x138>)
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	687a      	ldr	r2, [r7, #4]
 800de5e:	429a      	cmp	r2, r3
 800de60:	d306      	bcc.n	800de70 <plug_holes+0x38>
 800de62:	4b40      	ldr	r3, [pc, #256]	; (800df64 <plug_holes+0x12c>)
 800de64:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800de68:	4942      	ldr	r1, [pc, #264]	; (800df74 <plug_holes+0x13c>)
 800de6a:	4840      	ldr	r0, [pc, #256]	; (800df6c <plug_holes+0x134>)
 800de6c:	f00b fb9c 	bl	80195a8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	791b      	ldrb	r3, [r3, #4]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d006      	beq.n	800de86 <plug_holes+0x4e>
 800de78:	4b3a      	ldr	r3, [pc, #232]	; (800df64 <plug_holes+0x12c>)
 800de7a:	f240 12e1 	movw	r2, #481	; 0x1e1
 800de7e:	493e      	ldr	r1, [pc, #248]	; (800df78 <plug_holes+0x140>)
 800de80:	483a      	ldr	r0, [pc, #232]	; (800df6c <plug_holes+0x134>)
 800de82:	f00b fb91 	bl	80195a8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	881b      	ldrh	r3, [r3, #0]
 800de8a:	f646 5260 	movw	r2, #28000	; 0x6d60
 800de8e:	4293      	cmp	r3, r2
 800de90:	d906      	bls.n	800dea0 <plug_holes+0x68>
 800de92:	4b34      	ldr	r3, [pc, #208]	; (800df64 <plug_holes+0x12c>)
 800de94:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800de98:	4938      	ldr	r1, [pc, #224]	; (800df7c <plug_holes+0x144>)
 800de9a:	4834      	ldr	r0, [pc, #208]	; (800df6c <plug_holes+0x134>)
 800de9c:	f00b fb84 	bl	80195a8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	881b      	ldrh	r3, [r3, #0]
 800dea4:	4618      	mov	r0, r3
 800dea6:	f7ff ffa3 	bl	800ddf0 <ptr_to_mem>
 800deaa:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800deac:	687a      	ldr	r2, [r7, #4]
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d025      	beq.n	800df00 <plug_holes+0xc8>
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	791b      	ldrb	r3, [r3, #4]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d121      	bne.n	800df00 <plug_holes+0xc8>
 800debc:	4b2c      	ldr	r3, [pc, #176]	; (800df70 <plug_holes+0x138>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	68fa      	ldr	r2, [r7, #12]
 800dec2:	429a      	cmp	r2, r3
 800dec4:	d01c      	beq.n	800df00 <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800dec6:	4b2e      	ldr	r3, [pc, #184]	; (800df80 <plug_holes+0x148>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	68fa      	ldr	r2, [r7, #12]
 800decc:	429a      	cmp	r2, r3
 800dece:	d102      	bne.n	800ded6 <plug_holes+0x9e>
      lfree = mem;
 800ded0:	4a2b      	ldr	r2, [pc, #172]	; (800df80 <plug_holes+0x148>)
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	881a      	ldrh	r2, [r3, #0]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	881b      	ldrh	r3, [r3, #0]
 800dee2:	f646 5260 	movw	r2, #28000	; 0x6d60
 800dee6:	4293      	cmp	r3, r2
 800dee8:	d00a      	beq.n	800df00 <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	881b      	ldrh	r3, [r3, #0]
 800deee:	4618      	mov	r0, r3
 800def0:	f7ff ff7e 	bl	800ddf0 <ptr_to_mem>
 800def4:	4604      	mov	r4, r0
 800def6:	6878      	ldr	r0, [r7, #4]
 800def8:	f7ff ff8c 	bl	800de14 <mem_to_ptr>
 800defc:	4603      	mov	r3, r0
 800defe:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	885b      	ldrh	r3, [r3, #2]
 800df04:	4618      	mov	r0, r3
 800df06:	f7ff ff73 	bl	800ddf0 <ptr_to_mem>
 800df0a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800df0c:	68ba      	ldr	r2, [r7, #8]
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	429a      	cmp	r2, r3
 800df12:	d020      	beq.n	800df56 <plug_holes+0x11e>
 800df14:	68bb      	ldr	r3, [r7, #8]
 800df16:	791b      	ldrb	r3, [r3, #4]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d11c      	bne.n	800df56 <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800df1c:	4b18      	ldr	r3, [pc, #96]	; (800df80 <plug_holes+0x148>)
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	687a      	ldr	r2, [r7, #4]
 800df22:	429a      	cmp	r2, r3
 800df24:	d102      	bne.n	800df2c <plug_holes+0xf4>
      lfree = pmem;
 800df26:	4a16      	ldr	r2, [pc, #88]	; (800df80 <plug_holes+0x148>)
 800df28:	68bb      	ldr	r3, [r7, #8]
 800df2a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	881a      	ldrh	r2, [r3, #0]
 800df30:	68bb      	ldr	r3, [r7, #8]
 800df32:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	881b      	ldrh	r3, [r3, #0]
 800df38:	f646 5260 	movw	r2, #28000	; 0x6d60
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d00a      	beq.n	800df56 <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	881b      	ldrh	r3, [r3, #0]
 800df44:	4618      	mov	r0, r3
 800df46:	f7ff ff53 	bl	800ddf0 <ptr_to_mem>
 800df4a:	4604      	mov	r4, r0
 800df4c:	68b8      	ldr	r0, [r7, #8]
 800df4e:	f7ff ff61 	bl	800de14 <mem_to_ptr>
 800df52:	4603      	mov	r3, r0
 800df54:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800df56:	bf00      	nop
 800df58:	3714      	adds	r7, #20
 800df5a:	46bd      	mov	sp, r7
 800df5c:	bd90      	pop	{r4, r7, pc}
 800df5e:	bf00      	nop
 800df60:	20000260 	.word	0x20000260
 800df64:	0801bdc0 	.word	0x0801bdc0
 800df68:	0801bdf0 	.word	0x0801bdf0
 800df6c:	0801be08 	.word	0x0801be08
 800df70:	20000264 	.word	0x20000264
 800df74:	0801be30 	.word	0x0801be30
 800df78:	0801be4c 	.word	0x0801be4c
 800df7c:	0801be68 	.word	0x0801be68
 800df80:	20000268 	.word	0x20000268

0800df84 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b082      	sub	sp, #8
 800df88:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800df8a:	4b18      	ldr	r3, [pc, #96]	; (800dfec <mem_init+0x68>)
 800df8c:	3303      	adds	r3, #3
 800df8e:	f023 0303 	bic.w	r3, r3, #3
 800df92:	461a      	mov	r2, r3
 800df94:	4b16      	ldr	r3, [pc, #88]	; (800dff0 <mem_init+0x6c>)
 800df96:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800df98:	4b15      	ldr	r3, [pc, #84]	; (800dff0 <mem_init+0x6c>)
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	f646 5260 	movw	r2, #28000	; 0x6d60
 800dfa4:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	2200      	movs	r2, #0
 800dfb0:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800dfb2:	f646 5060 	movw	r0, #28000	; 0x6d60
 800dfb6:	f7ff ff1b 	bl	800ddf0 <ptr_to_mem>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	4a0d      	ldr	r2, [pc, #52]	; (800dff4 <mem_init+0x70>)
 800dfbe:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800dfc0:	4b0c      	ldr	r3, [pc, #48]	; (800dff4 <mem_init+0x70>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	2201      	movs	r2, #1
 800dfc6:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800dfc8:	4b0a      	ldr	r3, [pc, #40]	; (800dff4 <mem_init+0x70>)
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	f646 5260 	movw	r2, #28000	; 0x6d60
 800dfd0:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800dfd2:	4b08      	ldr	r3, [pc, #32]	; (800dff4 <mem_init+0x70>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	f646 5260 	movw	r2, #28000	; 0x6d60
 800dfda:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800dfdc:	4b04      	ldr	r3, [pc, #16]	; (800dff0 <mem_init+0x6c>)
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	4a05      	ldr	r2, [pc, #20]	; (800dff8 <mem_init+0x74>)
 800dfe2:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800dfe4:	bf00      	nop
 800dfe6:	3708      	adds	r7, #8
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}
 800dfec:	2000773c 	.word	0x2000773c
 800dff0:	20000260 	.word	0x20000260
 800dff4:	20000264 	.word	0x20000264
 800dff8:	20000268 	.word	0x20000268

0800dffc <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	b086      	sub	sp, #24
 800e000:	af00      	add	r7, sp, #0
 800e002:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f7ff ff05 	bl	800de14 <mem_to_ptr>
 800e00a:	4603      	mov	r3, r0
 800e00c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	881b      	ldrh	r3, [r3, #0]
 800e012:	4618      	mov	r0, r3
 800e014:	f7ff feec 	bl	800ddf0 <ptr_to_mem>
 800e018:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	885b      	ldrh	r3, [r3, #2]
 800e01e:	4618      	mov	r0, r3
 800e020:	f7ff fee6 	bl	800ddf0 <ptr_to_mem>
 800e024:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	881b      	ldrh	r3, [r3, #0]
 800e02a:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e02e:	4293      	cmp	r3, r2
 800e030:	d819      	bhi.n	800e066 <mem_link_valid+0x6a>
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	885b      	ldrh	r3, [r3, #2]
 800e036:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e03a:	4293      	cmp	r3, r2
 800e03c:	d813      	bhi.n	800e066 <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800e042:	8afa      	ldrh	r2, [r7, #22]
 800e044:	429a      	cmp	r2, r3
 800e046:	d004      	beq.n	800e052 <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	881b      	ldrh	r3, [r3, #0]
 800e04c:	8afa      	ldrh	r2, [r7, #22]
 800e04e:	429a      	cmp	r2, r3
 800e050:	d109      	bne.n	800e066 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800e052:	4b08      	ldr	r3, [pc, #32]	; (800e074 <mem_link_valid+0x78>)
 800e054:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800e056:	693a      	ldr	r2, [r7, #16]
 800e058:	429a      	cmp	r2, r3
 800e05a:	d006      	beq.n	800e06a <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800e05c:	693b      	ldr	r3, [r7, #16]
 800e05e:	885b      	ldrh	r3, [r3, #2]
 800e060:	8afa      	ldrh	r2, [r7, #22]
 800e062:	429a      	cmp	r2, r3
 800e064:	d001      	beq.n	800e06a <mem_link_valid+0x6e>
    return 0;
 800e066:	2300      	movs	r3, #0
 800e068:	e000      	b.n	800e06c <mem_link_valid+0x70>
  }
  return 1;
 800e06a:	2301      	movs	r3, #1
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	3718      	adds	r7, #24
 800e070:	46bd      	mov	sp, r7
 800e072:	bd80      	pop	{r7, pc}
 800e074:	20000264 	.word	0x20000264

0800e078 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b084      	sub	sp, #16
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d04c      	beq.n	800e120 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f003 0303 	and.w	r3, r3, #3
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d007      	beq.n	800e0a0 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800e090:	4b25      	ldr	r3, [pc, #148]	; (800e128 <mem_free+0xb0>)
 800e092:	f240 2273 	movw	r2, #627	; 0x273
 800e096:	4925      	ldr	r1, [pc, #148]	; (800e12c <mem_free+0xb4>)
 800e098:	4825      	ldr	r0, [pc, #148]	; (800e130 <mem_free+0xb8>)
 800e09a:	f00b fa85 	bl	80195a8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800e09e:	e040      	b.n	800e122 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	3b08      	subs	r3, #8
 800e0a4:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800e0a6:	4b23      	ldr	r3, [pc, #140]	; (800e134 <mem_free+0xbc>)
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	68fa      	ldr	r2, [r7, #12]
 800e0ac:	429a      	cmp	r2, r3
 800e0ae:	d306      	bcc.n	800e0be <mem_free+0x46>
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	f103 020c 	add.w	r2, r3, #12
 800e0b6:	4b20      	ldr	r3, [pc, #128]	; (800e138 <mem_free+0xc0>)
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	429a      	cmp	r2, r3
 800e0bc:	d907      	bls.n	800e0ce <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800e0be:	4b1a      	ldr	r3, [pc, #104]	; (800e128 <mem_free+0xb0>)
 800e0c0:	f240 227f 	movw	r2, #639	; 0x27f
 800e0c4:	491d      	ldr	r1, [pc, #116]	; (800e13c <mem_free+0xc4>)
 800e0c6:	481a      	ldr	r0, [pc, #104]	; (800e130 <mem_free+0xb8>)
 800e0c8:	f00b fa6e 	bl	80195a8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800e0cc:	e029      	b.n	800e122 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	791b      	ldrb	r3, [r3, #4]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d107      	bne.n	800e0e6 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800e0d6:	4b14      	ldr	r3, [pc, #80]	; (800e128 <mem_free+0xb0>)
 800e0d8:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800e0dc:	4918      	ldr	r1, [pc, #96]	; (800e140 <mem_free+0xc8>)
 800e0de:	4814      	ldr	r0, [pc, #80]	; (800e130 <mem_free+0xb8>)
 800e0e0:	f00b fa62 	bl	80195a8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800e0e4:	e01d      	b.n	800e122 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800e0e6:	68f8      	ldr	r0, [r7, #12]
 800e0e8:	f7ff ff88 	bl	800dffc <mem_link_valid>
 800e0ec:	4603      	mov	r3, r0
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d107      	bne.n	800e102 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800e0f2:	4b0d      	ldr	r3, [pc, #52]	; (800e128 <mem_free+0xb0>)
 800e0f4:	f240 2295 	movw	r2, #661	; 0x295
 800e0f8:	4912      	ldr	r1, [pc, #72]	; (800e144 <mem_free+0xcc>)
 800e0fa:	480d      	ldr	r0, [pc, #52]	; (800e130 <mem_free+0xb8>)
 800e0fc:	f00b fa54 	bl	80195a8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800e100:	e00f      	b.n	800e122 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	2200      	movs	r2, #0
 800e106:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800e108:	4b0f      	ldr	r3, [pc, #60]	; (800e148 <mem_free+0xd0>)
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	68fa      	ldr	r2, [r7, #12]
 800e10e:	429a      	cmp	r2, r3
 800e110:	d202      	bcs.n	800e118 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800e112:	4a0d      	ldr	r2, [pc, #52]	; (800e148 <mem_free+0xd0>)
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800e118:	68f8      	ldr	r0, [r7, #12]
 800e11a:	f7ff fe8d 	bl	800de38 <plug_holes>
 800e11e:	e000      	b.n	800e122 <mem_free+0xaa>
    return;
 800e120:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800e122:	3710      	adds	r7, #16
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}
 800e128:	0801bdc0 	.word	0x0801bdc0
 800e12c:	0801be94 	.word	0x0801be94
 800e130:	0801be08 	.word	0x0801be08
 800e134:	20000260 	.word	0x20000260
 800e138:	20000264 	.word	0x20000264
 800e13c:	0801beb8 	.word	0x0801beb8
 800e140:	0801bed4 	.word	0x0801bed4
 800e144:	0801befc 	.word	0x0801befc
 800e148:	20000268 	.word	0x20000268

0800e14c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b088      	sub	sp, #32
 800e150:	af00      	add	r7, sp, #0
 800e152:	6078      	str	r0, [r7, #4]
 800e154:	460b      	mov	r3, r1
 800e156:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800e158:	887b      	ldrh	r3, [r7, #2]
 800e15a:	3303      	adds	r3, #3
 800e15c:	b29b      	uxth	r3, r3
 800e15e:	f023 0303 	bic.w	r3, r3, #3
 800e162:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800e164:	8bfb      	ldrh	r3, [r7, #30]
 800e166:	2b0b      	cmp	r3, #11
 800e168:	d801      	bhi.n	800e16e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800e16a:	230c      	movs	r3, #12
 800e16c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800e16e:	8bfb      	ldrh	r3, [r7, #30]
 800e170:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e174:	4293      	cmp	r3, r2
 800e176:	d803      	bhi.n	800e180 <mem_trim+0x34>
 800e178:	8bfa      	ldrh	r2, [r7, #30]
 800e17a:	887b      	ldrh	r3, [r7, #2]
 800e17c:	429a      	cmp	r2, r3
 800e17e:	d201      	bcs.n	800e184 <mem_trim+0x38>
    return NULL;
 800e180:	2300      	movs	r3, #0
 800e182:	e0d0      	b.n	800e326 <mem_trim+0x1da>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800e184:	4b6a      	ldr	r3, [pc, #424]	; (800e330 <mem_trim+0x1e4>)
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	687a      	ldr	r2, [r7, #4]
 800e18a:	429a      	cmp	r2, r3
 800e18c:	d304      	bcc.n	800e198 <mem_trim+0x4c>
 800e18e:	4b69      	ldr	r3, [pc, #420]	; (800e334 <mem_trim+0x1e8>)
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	687a      	ldr	r2, [r7, #4]
 800e194:	429a      	cmp	r2, r3
 800e196:	d306      	bcc.n	800e1a6 <mem_trim+0x5a>
 800e198:	4b67      	ldr	r3, [pc, #412]	; (800e338 <mem_trim+0x1ec>)
 800e19a:	f240 22d1 	movw	r2, #721	; 0x2d1
 800e19e:	4967      	ldr	r1, [pc, #412]	; (800e33c <mem_trim+0x1f0>)
 800e1a0:	4867      	ldr	r0, [pc, #412]	; (800e340 <mem_trim+0x1f4>)
 800e1a2:	f00b fa01 	bl	80195a8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800e1a6:	4b62      	ldr	r3, [pc, #392]	; (800e330 <mem_trim+0x1e4>)
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	687a      	ldr	r2, [r7, #4]
 800e1ac:	429a      	cmp	r2, r3
 800e1ae:	d304      	bcc.n	800e1ba <mem_trim+0x6e>
 800e1b0:	4b60      	ldr	r3, [pc, #384]	; (800e334 <mem_trim+0x1e8>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	687a      	ldr	r2, [r7, #4]
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d301      	bcc.n	800e1be <mem_trim+0x72>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	e0b3      	b.n	800e326 <mem_trim+0x1da>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	3b08      	subs	r3, #8
 800e1c2:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800e1c4:	69b8      	ldr	r0, [r7, #24]
 800e1c6:	f7ff fe25 	bl	800de14 <mem_to_ptr>
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800e1ce:	69bb      	ldr	r3, [r7, #24]
 800e1d0:	881a      	ldrh	r2, [r3, #0]
 800e1d2:	8afb      	ldrh	r3, [r7, #22]
 800e1d4:	1ad3      	subs	r3, r2, r3
 800e1d6:	b29b      	uxth	r3, r3
 800e1d8:	3b08      	subs	r3, #8
 800e1da:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800e1dc:	8bfa      	ldrh	r2, [r7, #30]
 800e1de:	8abb      	ldrh	r3, [r7, #20]
 800e1e0:	429a      	cmp	r2, r3
 800e1e2:	d906      	bls.n	800e1f2 <mem_trim+0xa6>
 800e1e4:	4b54      	ldr	r3, [pc, #336]	; (800e338 <mem_trim+0x1ec>)
 800e1e6:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800e1ea:	4956      	ldr	r1, [pc, #344]	; (800e344 <mem_trim+0x1f8>)
 800e1ec:	4854      	ldr	r0, [pc, #336]	; (800e340 <mem_trim+0x1f4>)
 800e1ee:	f00b f9db 	bl	80195a8 <iprintf>
  if (newsize > size) {
 800e1f2:	8bfa      	ldrh	r2, [r7, #30]
 800e1f4:	8abb      	ldrh	r3, [r7, #20]
 800e1f6:	429a      	cmp	r2, r3
 800e1f8:	d901      	bls.n	800e1fe <mem_trim+0xb2>
    /* not supported */
    return NULL;
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	e093      	b.n	800e326 <mem_trim+0x1da>
  }
  if (newsize == size) {
 800e1fe:	8bfa      	ldrh	r2, [r7, #30]
 800e200:	8abb      	ldrh	r3, [r7, #20]
 800e202:	429a      	cmp	r2, r3
 800e204:	d101      	bne.n	800e20a <mem_trim+0xbe>
    /* No change in size, simply return */
    return rmem;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	e08d      	b.n	800e326 <mem_trim+0x1da>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800e20a:	69bb      	ldr	r3, [r7, #24]
 800e20c:	881b      	ldrh	r3, [r3, #0]
 800e20e:	4618      	mov	r0, r3
 800e210:	f7ff fdee 	bl	800ddf0 <ptr_to_mem>
 800e214:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	791b      	ldrb	r3, [r3, #4]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d141      	bne.n	800e2a2 <mem_trim+0x156>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800e21e:	69bb      	ldr	r3, [r7, #24]
 800e220:	881b      	ldrh	r3, [r3, #0]
 800e222:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e226:	4293      	cmp	r3, r2
 800e228:	d106      	bne.n	800e238 <mem_trim+0xec>
 800e22a:	4b43      	ldr	r3, [pc, #268]	; (800e338 <mem_trim+0x1ec>)
 800e22c:	f240 22f5 	movw	r2, #757	; 0x2f5
 800e230:	4945      	ldr	r1, [pc, #276]	; (800e348 <mem_trim+0x1fc>)
 800e232:	4843      	ldr	r0, [pc, #268]	; (800e340 <mem_trim+0x1f4>)
 800e234:	f00b f9b8 	bl	80195a8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800e238:	693b      	ldr	r3, [r7, #16]
 800e23a:	881b      	ldrh	r3, [r3, #0]
 800e23c:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800e23e:	8afa      	ldrh	r2, [r7, #22]
 800e240:	8bfb      	ldrh	r3, [r7, #30]
 800e242:	4413      	add	r3, r2
 800e244:	b29b      	uxth	r3, r3
 800e246:	3308      	adds	r3, #8
 800e248:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800e24a:	4b40      	ldr	r3, [pc, #256]	; (800e34c <mem_trim+0x200>)
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	693a      	ldr	r2, [r7, #16]
 800e250:	429a      	cmp	r2, r3
 800e252:	d106      	bne.n	800e262 <mem_trim+0x116>
      lfree = ptr_to_mem(ptr2);
 800e254:	89fb      	ldrh	r3, [r7, #14]
 800e256:	4618      	mov	r0, r3
 800e258:	f7ff fdca 	bl	800ddf0 <ptr_to_mem>
 800e25c:	4603      	mov	r3, r0
 800e25e:	4a3b      	ldr	r2, [pc, #236]	; (800e34c <mem_trim+0x200>)
 800e260:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800e262:	89fb      	ldrh	r3, [r7, #14]
 800e264:	4618      	mov	r0, r3
 800e266:	f7ff fdc3 	bl	800ddf0 <ptr_to_mem>
 800e26a:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800e26c:	693b      	ldr	r3, [r7, #16]
 800e26e:	2200      	movs	r2, #0
 800e270:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800e272:	693b      	ldr	r3, [r7, #16]
 800e274:	89ba      	ldrh	r2, [r7, #12]
 800e276:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800e278:	693b      	ldr	r3, [r7, #16]
 800e27a:	8afa      	ldrh	r2, [r7, #22]
 800e27c:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800e27e:	69bb      	ldr	r3, [r7, #24]
 800e280:	89fa      	ldrh	r2, [r7, #14]
 800e282:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800e284:	693b      	ldr	r3, [r7, #16]
 800e286:	881b      	ldrh	r3, [r3, #0]
 800e288:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e28c:	4293      	cmp	r3, r2
 800e28e:	d049      	beq.n	800e324 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	881b      	ldrh	r3, [r3, #0]
 800e294:	4618      	mov	r0, r3
 800e296:	f7ff fdab 	bl	800ddf0 <ptr_to_mem>
 800e29a:	4602      	mov	r2, r0
 800e29c:	89fb      	ldrh	r3, [r7, #14]
 800e29e:	8053      	strh	r3, [r2, #2]
 800e2a0:	e040      	b.n	800e324 <mem_trim+0x1d8>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800e2a2:	8bfb      	ldrh	r3, [r7, #30]
 800e2a4:	f103 0214 	add.w	r2, r3, #20
 800e2a8:	8abb      	ldrh	r3, [r7, #20]
 800e2aa:	429a      	cmp	r2, r3
 800e2ac:	d83a      	bhi.n	800e324 <mem_trim+0x1d8>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800e2ae:	8afa      	ldrh	r2, [r7, #22]
 800e2b0:	8bfb      	ldrh	r3, [r7, #30]
 800e2b2:	4413      	add	r3, r2
 800e2b4:	b29b      	uxth	r3, r3
 800e2b6:	3308      	adds	r3, #8
 800e2b8:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800e2ba:	69bb      	ldr	r3, [r7, #24]
 800e2bc:	881b      	ldrh	r3, [r3, #0]
 800e2be:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e2c2:	4293      	cmp	r3, r2
 800e2c4:	d106      	bne.n	800e2d4 <mem_trim+0x188>
 800e2c6:	4b1c      	ldr	r3, [pc, #112]	; (800e338 <mem_trim+0x1ec>)
 800e2c8:	f240 3216 	movw	r2, #790	; 0x316
 800e2cc:	491e      	ldr	r1, [pc, #120]	; (800e348 <mem_trim+0x1fc>)
 800e2ce:	481c      	ldr	r0, [pc, #112]	; (800e340 <mem_trim+0x1f4>)
 800e2d0:	f00b f96a 	bl	80195a8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800e2d4:	89fb      	ldrh	r3, [r7, #14]
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	f7ff fd8a 	bl	800ddf0 <ptr_to_mem>
 800e2dc:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800e2de:	4b1b      	ldr	r3, [pc, #108]	; (800e34c <mem_trim+0x200>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	693a      	ldr	r2, [r7, #16]
 800e2e4:	429a      	cmp	r2, r3
 800e2e6:	d202      	bcs.n	800e2ee <mem_trim+0x1a2>
      lfree = mem2;
 800e2e8:	4a18      	ldr	r2, [pc, #96]	; (800e34c <mem_trim+0x200>)
 800e2ea:	693b      	ldr	r3, [r7, #16]
 800e2ec:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800e2ee:	693b      	ldr	r3, [r7, #16]
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800e2f4:	69bb      	ldr	r3, [r7, #24]
 800e2f6:	881a      	ldrh	r2, [r3, #0]
 800e2f8:	693b      	ldr	r3, [r7, #16]
 800e2fa:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800e2fc:	693b      	ldr	r3, [r7, #16]
 800e2fe:	8afa      	ldrh	r2, [r7, #22]
 800e300:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800e302:	69bb      	ldr	r3, [r7, #24]
 800e304:	89fa      	ldrh	r2, [r7, #14]
 800e306:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800e308:	693b      	ldr	r3, [r7, #16]
 800e30a:	881b      	ldrh	r3, [r3, #0]
 800e30c:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e310:	4293      	cmp	r3, r2
 800e312:	d007      	beq.n	800e324 <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	881b      	ldrh	r3, [r3, #0]
 800e318:	4618      	mov	r0, r3
 800e31a:	f7ff fd69 	bl	800ddf0 <ptr_to_mem>
 800e31e:	4602      	mov	r2, r0
 800e320:	89fb      	ldrh	r3, [r7, #14]
 800e322:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800e324:	687b      	ldr	r3, [r7, #4]
}
 800e326:	4618      	mov	r0, r3
 800e328:	3720      	adds	r7, #32
 800e32a:	46bd      	mov	sp, r7
 800e32c:	bd80      	pop	{r7, pc}
 800e32e:	bf00      	nop
 800e330:	20000260 	.word	0x20000260
 800e334:	20000264 	.word	0x20000264
 800e338:	0801bdc0 	.word	0x0801bdc0
 800e33c:	0801bf30 	.word	0x0801bf30
 800e340:	0801be08 	.word	0x0801be08
 800e344:	0801bf48 	.word	0x0801bf48
 800e348:	0801bf68 	.word	0x0801bf68
 800e34c:	20000268 	.word	0x20000268

0800e350 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b088      	sub	sp, #32
 800e354:	af00      	add	r7, sp, #0
 800e356:	4603      	mov	r3, r0
 800e358:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800e35a:	88fb      	ldrh	r3, [r7, #6]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d101      	bne.n	800e364 <mem_malloc+0x14>
    return NULL;
 800e360:	2300      	movs	r3, #0
 800e362:	e0dd      	b.n	800e520 <mem_malloc+0x1d0>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800e364:	88fb      	ldrh	r3, [r7, #6]
 800e366:	3303      	adds	r3, #3
 800e368:	b29b      	uxth	r3, r3
 800e36a:	f023 0303 	bic.w	r3, r3, #3
 800e36e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800e370:	8bbb      	ldrh	r3, [r7, #28]
 800e372:	2b0b      	cmp	r3, #11
 800e374:	d801      	bhi.n	800e37a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800e376:	230c      	movs	r3, #12
 800e378:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800e37a:	8bbb      	ldrh	r3, [r7, #28]
 800e37c:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e380:	4293      	cmp	r3, r2
 800e382:	d803      	bhi.n	800e38c <mem_malloc+0x3c>
 800e384:	8bba      	ldrh	r2, [r7, #28]
 800e386:	88fb      	ldrh	r3, [r7, #6]
 800e388:	429a      	cmp	r2, r3
 800e38a:	d201      	bcs.n	800e390 <mem_malloc+0x40>
    return NULL;
 800e38c:	2300      	movs	r3, #0
 800e38e:	e0c7      	b.n	800e520 <mem_malloc+0x1d0>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800e390:	4b65      	ldr	r3, [pc, #404]	; (800e528 <mem_malloc+0x1d8>)
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	4618      	mov	r0, r3
 800e396:	f7ff fd3d 	bl	800de14 <mem_to_ptr>
 800e39a:	4603      	mov	r3, r0
 800e39c:	83fb      	strh	r3, [r7, #30]
 800e39e:	e0b6      	b.n	800e50e <mem_malloc+0x1be>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800e3a0:	8bfb      	ldrh	r3, [r7, #30]
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	f7ff fd24 	bl	800ddf0 <ptr_to_mem>
 800e3a8:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800e3aa:	697b      	ldr	r3, [r7, #20]
 800e3ac:	791b      	ldrb	r3, [r3, #4]
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	f040 80a6 	bne.w	800e500 <mem_malloc+0x1b0>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	881b      	ldrh	r3, [r3, #0]
 800e3b8:	461a      	mov	r2, r3
 800e3ba:	8bfb      	ldrh	r3, [r7, #30]
 800e3bc:	1ad3      	subs	r3, r2, r3
 800e3be:	f1a3 0208 	sub.w	r2, r3, #8
 800e3c2:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800e3c4:	429a      	cmp	r2, r3
 800e3c6:	f0c0 809b 	bcc.w	800e500 <mem_malloc+0x1b0>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800e3ca:	697b      	ldr	r3, [r7, #20]
 800e3cc:	881b      	ldrh	r3, [r3, #0]
 800e3ce:	461a      	mov	r2, r3
 800e3d0:	8bfb      	ldrh	r3, [r7, #30]
 800e3d2:	1ad3      	subs	r3, r2, r3
 800e3d4:	f1a3 0208 	sub.w	r2, r3, #8
 800e3d8:	8bbb      	ldrh	r3, [r7, #28]
 800e3da:	3314      	adds	r3, #20
 800e3dc:	429a      	cmp	r2, r3
 800e3de:	d335      	bcc.n	800e44c <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800e3e0:	8bfa      	ldrh	r2, [r7, #30]
 800e3e2:	8bbb      	ldrh	r3, [r7, #28]
 800e3e4:	4413      	add	r3, r2
 800e3e6:	b29b      	uxth	r3, r3
 800e3e8:	3308      	adds	r3, #8
 800e3ea:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800e3ec:	8a7b      	ldrh	r3, [r7, #18]
 800e3ee:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e3f2:	4293      	cmp	r3, r2
 800e3f4:	d106      	bne.n	800e404 <mem_malloc+0xb4>
 800e3f6:	4b4d      	ldr	r3, [pc, #308]	; (800e52c <mem_malloc+0x1dc>)
 800e3f8:	f240 3287 	movw	r2, #903	; 0x387
 800e3fc:	494c      	ldr	r1, [pc, #304]	; (800e530 <mem_malloc+0x1e0>)
 800e3fe:	484d      	ldr	r0, [pc, #308]	; (800e534 <mem_malloc+0x1e4>)
 800e400:	f00b f8d2 	bl	80195a8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800e404:	8a7b      	ldrh	r3, [r7, #18]
 800e406:	4618      	mov	r0, r3
 800e408:	f7ff fcf2 	bl	800ddf0 <ptr_to_mem>
 800e40c:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	2200      	movs	r2, #0
 800e412:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800e414:	697b      	ldr	r3, [r7, #20]
 800e416:	881a      	ldrh	r2, [r3, #0]
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	8bfa      	ldrh	r2, [r7, #30]
 800e420:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800e422:	697b      	ldr	r3, [r7, #20]
 800e424:	8a7a      	ldrh	r2, [r7, #18]
 800e426:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800e428:	697b      	ldr	r3, [r7, #20]
 800e42a:	2201      	movs	r2, #1
 800e42c:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	881b      	ldrh	r3, [r3, #0]
 800e432:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e436:	4293      	cmp	r3, r2
 800e438:	d00b      	beq.n	800e452 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	881b      	ldrh	r3, [r3, #0]
 800e43e:	4618      	mov	r0, r3
 800e440:	f7ff fcd6 	bl	800ddf0 <ptr_to_mem>
 800e444:	4602      	mov	r2, r0
 800e446:	8a7b      	ldrh	r3, [r7, #18]
 800e448:	8053      	strh	r3, [r2, #2]
 800e44a:	e002      	b.n	800e452 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800e44c:	697b      	ldr	r3, [r7, #20]
 800e44e:	2201      	movs	r2, #1
 800e450:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800e452:	4b35      	ldr	r3, [pc, #212]	; (800e528 <mem_malloc+0x1d8>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	697a      	ldr	r2, [r7, #20]
 800e458:	429a      	cmp	r2, r3
 800e45a:	d127      	bne.n	800e4ac <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800e45c:	4b32      	ldr	r3, [pc, #200]	; (800e528 <mem_malloc+0x1d8>)
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800e462:	e005      	b.n	800e470 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800e464:	69bb      	ldr	r3, [r7, #24]
 800e466:	881b      	ldrh	r3, [r3, #0]
 800e468:	4618      	mov	r0, r3
 800e46a:	f7ff fcc1 	bl	800ddf0 <ptr_to_mem>
 800e46e:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800e470:	69bb      	ldr	r3, [r7, #24]
 800e472:	791b      	ldrb	r3, [r3, #4]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d004      	beq.n	800e482 <mem_malloc+0x132>
 800e478:	4b2f      	ldr	r3, [pc, #188]	; (800e538 <mem_malloc+0x1e8>)
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	69ba      	ldr	r2, [r7, #24]
 800e47e:	429a      	cmp	r2, r3
 800e480:	d1f0      	bne.n	800e464 <mem_malloc+0x114>
          }
          lfree = cur;
 800e482:	4a29      	ldr	r2, [pc, #164]	; (800e528 <mem_malloc+0x1d8>)
 800e484:	69bb      	ldr	r3, [r7, #24]
 800e486:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800e488:	4b27      	ldr	r3, [pc, #156]	; (800e528 <mem_malloc+0x1d8>)
 800e48a:	681a      	ldr	r2, [r3, #0]
 800e48c:	4b2a      	ldr	r3, [pc, #168]	; (800e538 <mem_malloc+0x1e8>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	429a      	cmp	r2, r3
 800e492:	d00b      	beq.n	800e4ac <mem_malloc+0x15c>
 800e494:	4b24      	ldr	r3, [pc, #144]	; (800e528 <mem_malloc+0x1d8>)
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	791b      	ldrb	r3, [r3, #4]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d006      	beq.n	800e4ac <mem_malloc+0x15c>
 800e49e:	4b23      	ldr	r3, [pc, #140]	; (800e52c <mem_malloc+0x1dc>)
 800e4a0:	f240 32b5 	movw	r2, #949	; 0x3b5
 800e4a4:	4925      	ldr	r1, [pc, #148]	; (800e53c <mem_malloc+0x1ec>)
 800e4a6:	4823      	ldr	r0, [pc, #140]	; (800e534 <mem_malloc+0x1e4>)
 800e4a8:	f00b f87e 	bl	80195a8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800e4ac:	8bba      	ldrh	r2, [r7, #28]
 800e4ae:	697b      	ldr	r3, [r7, #20]
 800e4b0:	4413      	add	r3, r2
 800e4b2:	3308      	adds	r3, #8
 800e4b4:	4a20      	ldr	r2, [pc, #128]	; (800e538 <mem_malloc+0x1e8>)
 800e4b6:	6812      	ldr	r2, [r2, #0]
 800e4b8:	4293      	cmp	r3, r2
 800e4ba:	d906      	bls.n	800e4ca <mem_malloc+0x17a>
 800e4bc:	4b1b      	ldr	r3, [pc, #108]	; (800e52c <mem_malloc+0x1dc>)
 800e4be:	f240 32b9 	movw	r2, #953	; 0x3b9
 800e4c2:	491f      	ldr	r1, [pc, #124]	; (800e540 <mem_malloc+0x1f0>)
 800e4c4:	481b      	ldr	r0, [pc, #108]	; (800e534 <mem_malloc+0x1e4>)
 800e4c6:	f00b f86f 	bl	80195a8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800e4ca:	697b      	ldr	r3, [r7, #20]
 800e4cc:	f003 0303 	and.w	r3, r3, #3
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d006      	beq.n	800e4e2 <mem_malloc+0x192>
 800e4d4:	4b15      	ldr	r3, [pc, #84]	; (800e52c <mem_malloc+0x1dc>)
 800e4d6:	f240 32bb 	movw	r2, #955	; 0x3bb
 800e4da:	491a      	ldr	r1, [pc, #104]	; (800e544 <mem_malloc+0x1f4>)
 800e4dc:	4815      	ldr	r0, [pc, #84]	; (800e534 <mem_malloc+0x1e4>)
 800e4de:	f00b f863 	bl	80195a8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800e4e2:	697b      	ldr	r3, [r7, #20]
 800e4e4:	f003 0303 	and.w	r3, r3, #3
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d006      	beq.n	800e4fa <mem_malloc+0x1aa>
 800e4ec:	4b0f      	ldr	r3, [pc, #60]	; (800e52c <mem_malloc+0x1dc>)
 800e4ee:	f240 32bd 	movw	r2, #957	; 0x3bd
 800e4f2:	4915      	ldr	r1, [pc, #84]	; (800e548 <mem_malloc+0x1f8>)
 800e4f4:	480f      	ldr	r0, [pc, #60]	; (800e534 <mem_malloc+0x1e4>)
 800e4f6:	f00b f857 	bl	80195a8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800e4fa:	697b      	ldr	r3, [r7, #20]
 800e4fc:	3308      	adds	r3, #8
 800e4fe:	e00f      	b.n	800e520 <mem_malloc+0x1d0>
         ptr = ptr_to_mem(ptr)->next) {
 800e500:	8bfb      	ldrh	r3, [r7, #30]
 800e502:	4618      	mov	r0, r3
 800e504:	f7ff fc74 	bl	800ddf0 <ptr_to_mem>
 800e508:	4603      	mov	r3, r0
 800e50a:	881b      	ldrh	r3, [r3, #0]
 800e50c:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800e50e:	8bfa      	ldrh	r2, [r7, #30]
 800e510:	8bbb      	ldrh	r3, [r7, #28]
 800e512:	f5c3 43da 	rsb	r3, r3, #27904	; 0x6d00
 800e516:	3360      	adds	r3, #96	; 0x60
 800e518:	429a      	cmp	r2, r3
 800e51a:	f4ff af41 	bcc.w	800e3a0 <mem_malloc+0x50>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800e51e:	2300      	movs	r3, #0
}
 800e520:	4618      	mov	r0, r3
 800e522:	3720      	adds	r7, #32
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}
 800e528:	20000268 	.word	0x20000268
 800e52c:	0801bdc0 	.word	0x0801bdc0
 800e530:	0801bf68 	.word	0x0801bf68
 800e534:	0801be08 	.word	0x0801be08
 800e538:	20000264 	.word	0x20000264
 800e53c:	0801bf7c 	.word	0x0801bf7c
 800e540:	0801bf98 	.word	0x0801bf98
 800e544:	0801bfc8 	.word	0x0801bfc8
 800e548:	0801bff8 	.word	0x0801bff8

0800e54c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800e54c:	b480      	push	{r7}
 800e54e:	b085      	sub	sp, #20
 800e550:	af00      	add	r7, sp, #0
 800e552:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	689b      	ldr	r3, [r3, #8]
 800e558:	2200      	movs	r2, #0
 800e55a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	685b      	ldr	r3, [r3, #4]
 800e560:	3303      	adds	r3, #3
 800e562:	f023 0303 	bic.w	r3, r3, #3
 800e566:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800e568:	2300      	movs	r3, #0
 800e56a:	60fb      	str	r3, [r7, #12]
 800e56c:	e011      	b.n	800e592 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	689b      	ldr	r3, [r3, #8]
 800e572:	681a      	ldr	r2, [r3, #0]
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	689b      	ldr	r3, [r3, #8]
 800e57c:	68ba      	ldr	r2, [r7, #8]
 800e57e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	881b      	ldrh	r3, [r3, #0]
 800e584:	461a      	mov	r2, r3
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	4413      	add	r3, r2
 800e58a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	3301      	adds	r3, #1
 800e590:	60fb      	str	r3, [r7, #12]
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	885b      	ldrh	r3, [r3, #2]
 800e596:	461a      	mov	r2, r3
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	4293      	cmp	r3, r2
 800e59c:	dbe7      	blt.n	800e56e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800e59e:	bf00      	nop
 800e5a0:	bf00      	nop
 800e5a2:	3714      	adds	r7, #20
 800e5a4:	46bd      	mov	sp, r7
 800e5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5aa:	4770      	bx	lr

0800e5ac <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b082      	sub	sp, #8
 800e5b0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	80fb      	strh	r3, [r7, #6]
 800e5b6:	e009      	b.n	800e5cc <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800e5b8:	88fb      	ldrh	r3, [r7, #6]
 800e5ba:	4a08      	ldr	r2, [pc, #32]	; (800e5dc <memp_init+0x30>)
 800e5bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f7ff ffc3 	bl	800e54c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800e5c6:	88fb      	ldrh	r3, [r7, #6]
 800e5c8:	3301      	adds	r3, #1
 800e5ca:	80fb      	strh	r3, [r7, #6]
 800e5cc:	88fb      	ldrh	r3, [r7, #6]
 800e5ce:	2b08      	cmp	r3, #8
 800e5d0:	d9f2      	bls.n	800e5b8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800e5d2:	bf00      	nop
 800e5d4:	bf00      	nop
 800e5d6:	3708      	adds	r7, #8
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd80      	pop	{r7, pc}
 800e5dc:	0801e960 	.word	0x0801e960

0800e5e0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b084      	sub	sp, #16
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	689b      	ldr	r3, [r3, #8]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d012      	beq.n	800e61c <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	689b      	ldr	r3, [r3, #8]
 800e5fa:	68fa      	ldr	r2, [r7, #12]
 800e5fc:	6812      	ldr	r2, [r2, #0]
 800e5fe:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	f003 0303 	and.w	r3, r3, #3
 800e606:	2b00      	cmp	r3, #0
 800e608:	d006      	beq.n	800e618 <do_memp_malloc_pool+0x38>
 800e60a:	4b07      	ldr	r3, [pc, #28]	; (800e628 <do_memp_malloc_pool+0x48>)
 800e60c:	f44f 728c 	mov.w	r2, #280	; 0x118
 800e610:	4906      	ldr	r1, [pc, #24]	; (800e62c <do_memp_malloc_pool+0x4c>)
 800e612:	4807      	ldr	r0, [pc, #28]	; (800e630 <do_memp_malloc_pool+0x50>)
 800e614:	f00a ffc8 	bl	80195a8 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	e000      	b.n	800e61e <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800e61c:	2300      	movs	r3, #0
}
 800e61e:	4618      	mov	r0, r3
 800e620:	3710      	adds	r7, #16
 800e622:	46bd      	mov	sp, r7
 800e624:	bd80      	pop	{r7, pc}
 800e626:	bf00      	nop
 800e628:	0801c01c 	.word	0x0801c01c
 800e62c:	0801c04c 	.word	0x0801c04c
 800e630:	0801c070 	.word	0x0801c070

0800e634 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b084      	sub	sp, #16
 800e638:	af00      	add	r7, sp, #0
 800e63a:	4603      	mov	r3, r0
 800e63c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800e63e:	79fb      	ldrb	r3, [r7, #7]
 800e640:	2b08      	cmp	r3, #8
 800e642:	d908      	bls.n	800e656 <memp_malloc+0x22>
 800e644:	4b0a      	ldr	r3, [pc, #40]	; (800e670 <memp_malloc+0x3c>)
 800e646:	f240 1257 	movw	r2, #343	; 0x157
 800e64a:	490a      	ldr	r1, [pc, #40]	; (800e674 <memp_malloc+0x40>)
 800e64c:	480a      	ldr	r0, [pc, #40]	; (800e678 <memp_malloc+0x44>)
 800e64e:	f00a ffab 	bl	80195a8 <iprintf>
 800e652:	2300      	movs	r3, #0
 800e654:	e008      	b.n	800e668 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800e656:	79fb      	ldrb	r3, [r7, #7]
 800e658:	4a08      	ldr	r2, [pc, #32]	; (800e67c <memp_malloc+0x48>)
 800e65a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e65e:	4618      	mov	r0, r3
 800e660:	f7ff ffbe 	bl	800e5e0 <do_memp_malloc_pool>
 800e664:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800e666:	68fb      	ldr	r3, [r7, #12]
}
 800e668:	4618      	mov	r0, r3
 800e66a:	3710      	adds	r7, #16
 800e66c:	46bd      	mov	sp, r7
 800e66e:	bd80      	pop	{r7, pc}
 800e670:	0801c01c 	.word	0x0801c01c
 800e674:	0801c0ac 	.word	0x0801c0ac
 800e678:	0801c070 	.word	0x0801c070
 800e67c:	0801e960 	.word	0x0801e960

0800e680 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
 800e688:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	f003 0303 	and.w	r3, r3, #3
 800e690:	2b00      	cmp	r3, #0
 800e692:	d006      	beq.n	800e6a2 <do_memp_free_pool+0x22>
 800e694:	4b0a      	ldr	r3, [pc, #40]	; (800e6c0 <do_memp_free_pool+0x40>)
 800e696:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800e69a:	490a      	ldr	r1, [pc, #40]	; (800e6c4 <do_memp_free_pool+0x44>)
 800e69c:	480a      	ldr	r0, [pc, #40]	; (800e6c8 <do_memp_free_pool+0x48>)
 800e69e:	f00a ff83 	bl	80195a8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	689b      	ldr	r3, [r3, #8]
 800e6aa:	681a      	ldr	r2, [r3, #0]
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	689b      	ldr	r3, [r3, #8]
 800e6b4:	68fa      	ldr	r2, [r7, #12]
 800e6b6:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800e6b8:	bf00      	nop
 800e6ba:	3710      	adds	r7, #16
 800e6bc:	46bd      	mov	sp, r7
 800e6be:	bd80      	pop	{r7, pc}
 800e6c0:	0801c01c 	.word	0x0801c01c
 800e6c4:	0801c0cc 	.word	0x0801c0cc
 800e6c8:	0801c070 	.word	0x0801c070

0800e6cc <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b082      	sub	sp, #8
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	4603      	mov	r3, r0
 800e6d4:	6039      	str	r1, [r7, #0]
 800e6d6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800e6d8:	79fb      	ldrb	r3, [r7, #7]
 800e6da:	2b08      	cmp	r3, #8
 800e6dc:	d907      	bls.n	800e6ee <memp_free+0x22>
 800e6de:	4b0c      	ldr	r3, [pc, #48]	; (800e710 <memp_free+0x44>)
 800e6e0:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800e6e4:	490b      	ldr	r1, [pc, #44]	; (800e714 <memp_free+0x48>)
 800e6e6:	480c      	ldr	r0, [pc, #48]	; (800e718 <memp_free+0x4c>)
 800e6e8:	f00a ff5e 	bl	80195a8 <iprintf>
 800e6ec:	e00c      	b.n	800e708 <memp_free+0x3c>

  if (mem == NULL) {
 800e6ee:	683b      	ldr	r3, [r7, #0]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d008      	beq.n	800e706 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800e6f4:	79fb      	ldrb	r3, [r7, #7]
 800e6f6:	4a09      	ldr	r2, [pc, #36]	; (800e71c <memp_free+0x50>)
 800e6f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6fc:	6839      	ldr	r1, [r7, #0]
 800e6fe:	4618      	mov	r0, r3
 800e700:	f7ff ffbe 	bl	800e680 <do_memp_free_pool>
 800e704:	e000      	b.n	800e708 <memp_free+0x3c>
    return;
 800e706:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800e708:	3708      	adds	r7, #8
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bd80      	pop	{r7, pc}
 800e70e:	bf00      	nop
 800e710:	0801c01c 	.word	0x0801c01c
 800e714:	0801c0ec 	.word	0x0801c0ec
 800e718:	0801c070 	.word	0x0801c070
 800e71c:	0801e960 	.word	0x0801e960

0800e720 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800e720:	b480      	push	{r7}
 800e722:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800e724:	bf00      	nop
 800e726:	46bd      	mov	sp, r7
 800e728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e72c:	4770      	bx	lr
	...

0800e730 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b086      	sub	sp, #24
 800e734:	af00      	add	r7, sp, #0
 800e736:	60f8      	str	r0, [r7, #12]
 800e738:	60b9      	str	r1, [r7, #8]
 800e73a:	607a      	str	r2, [r7, #4]
 800e73c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	2b00      	cmp	r3, #0
 800e742:	d108      	bne.n	800e756 <netif_add+0x26>
 800e744:	4b57      	ldr	r3, [pc, #348]	; (800e8a4 <netif_add+0x174>)
 800e746:	f240 1227 	movw	r2, #295	; 0x127
 800e74a:	4957      	ldr	r1, [pc, #348]	; (800e8a8 <netif_add+0x178>)
 800e74c:	4857      	ldr	r0, [pc, #348]	; (800e8ac <netif_add+0x17c>)
 800e74e:	f00a ff2b 	bl	80195a8 <iprintf>
 800e752:	2300      	movs	r3, #0
 800e754:	e0a2      	b.n	800e89c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800e756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d108      	bne.n	800e76e <netif_add+0x3e>
 800e75c:	4b51      	ldr	r3, [pc, #324]	; (800e8a4 <netif_add+0x174>)
 800e75e:	f44f 7294 	mov.w	r2, #296	; 0x128
 800e762:	4953      	ldr	r1, [pc, #332]	; (800e8b0 <netif_add+0x180>)
 800e764:	4851      	ldr	r0, [pc, #324]	; (800e8ac <netif_add+0x17c>)
 800e766:	f00a ff1f 	bl	80195a8 <iprintf>
 800e76a:	2300      	movs	r3, #0
 800e76c:	e096      	b.n	800e89c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800e76e:	68bb      	ldr	r3, [r7, #8]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d101      	bne.n	800e778 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800e774:	4b4f      	ldr	r3, [pc, #316]	; (800e8b4 <netif_add+0x184>)
 800e776:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d101      	bne.n	800e782 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800e77e:	4b4d      	ldr	r3, [pc, #308]	; (800e8b4 <netif_add+0x184>)
 800e780:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800e782:	683b      	ldr	r3, [r7, #0]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d101      	bne.n	800e78c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800e788:	4b4a      	ldr	r3, [pc, #296]	; (800e8b4 <netif_add+0x184>)
 800e78a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	2200      	movs	r2, #0
 800e790:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	2200      	movs	r2, #0
 800e796:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	2200      	movs	r2, #0
 800e79c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	4a45      	ldr	r2, [pc, #276]	; (800e8b8 <netif_add+0x188>)
 800e7a2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	2200      	movs	r2, #0
 800e7ae:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	6a3a      	ldr	r2, [r7, #32]
 800e7bc:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800e7be:	4b3f      	ldr	r3, [pc, #252]	; (800e8bc <netif_add+0x18c>)
 800e7c0:	781a      	ldrb	r2, [r3, #0]
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e7cc:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	687a      	ldr	r2, [r7, #4]
 800e7d2:	68b9      	ldr	r1, [r7, #8]
 800e7d4:	68f8      	ldr	r0, [r7, #12]
 800e7d6:	f000 f913 	bl	800ea00 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800e7da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7dc:	68f8      	ldr	r0, [r7, #12]
 800e7de:	4798      	blx	r3
 800e7e0:	4603      	mov	r3, r0
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d001      	beq.n	800e7ea <netif_add+0xba>
    return NULL;
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	e058      	b.n	800e89c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e7f0:	2bff      	cmp	r3, #255	; 0xff
 800e7f2:	d103      	bne.n	800e7fc <netif_add+0xcc>
        netif->num = 0;
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800e800:	4b2f      	ldr	r3, [pc, #188]	; (800e8c0 <netif_add+0x190>)
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	617b      	str	r3, [r7, #20]
 800e806:	e02b      	b.n	800e860 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800e808:	697a      	ldr	r2, [r7, #20]
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	429a      	cmp	r2, r3
 800e80e:	d106      	bne.n	800e81e <netif_add+0xee>
 800e810:	4b24      	ldr	r3, [pc, #144]	; (800e8a4 <netif_add+0x174>)
 800e812:	f240 128b 	movw	r2, #395	; 0x18b
 800e816:	492b      	ldr	r1, [pc, #172]	; (800e8c4 <netif_add+0x194>)
 800e818:	4824      	ldr	r0, [pc, #144]	; (800e8ac <netif_add+0x17c>)
 800e81a:	f00a fec5 	bl	80195a8 <iprintf>
        num_netifs++;
 800e81e:	693b      	ldr	r3, [r7, #16]
 800e820:	3301      	adds	r3, #1
 800e822:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800e824:	693b      	ldr	r3, [r7, #16]
 800e826:	2bff      	cmp	r3, #255	; 0xff
 800e828:	dd06      	ble.n	800e838 <netif_add+0x108>
 800e82a:	4b1e      	ldr	r3, [pc, #120]	; (800e8a4 <netif_add+0x174>)
 800e82c:	f240 128d 	movw	r2, #397	; 0x18d
 800e830:	4925      	ldr	r1, [pc, #148]	; (800e8c8 <netif_add+0x198>)
 800e832:	481e      	ldr	r0, [pc, #120]	; (800e8ac <netif_add+0x17c>)
 800e834:	f00a feb8 	bl	80195a8 <iprintf>
        if (netif2->num == netif->num) {
 800e838:	697b      	ldr	r3, [r7, #20]
 800e83a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e844:	429a      	cmp	r2, r3
 800e846:	d108      	bne.n	800e85a <netif_add+0x12a>
          netif->num++;
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e84e:	3301      	adds	r3, #1
 800e850:	b2da      	uxtb	r2, r3
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800e858:	e005      	b.n	800e866 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800e85a:	697b      	ldr	r3, [r7, #20]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	617b      	str	r3, [r7, #20]
 800e860:	697b      	ldr	r3, [r7, #20]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d1d0      	bne.n	800e808 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800e866:	697b      	ldr	r3, [r7, #20]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d1be      	bne.n	800e7ea <netif_add+0xba>
  }
  if (netif->num == 254) {
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e872:	2bfe      	cmp	r3, #254	; 0xfe
 800e874:	d103      	bne.n	800e87e <netif_add+0x14e>
    netif_num = 0;
 800e876:	4b11      	ldr	r3, [pc, #68]	; (800e8bc <netif_add+0x18c>)
 800e878:	2200      	movs	r2, #0
 800e87a:	701a      	strb	r2, [r3, #0]
 800e87c:	e006      	b.n	800e88c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e884:	3301      	adds	r3, #1
 800e886:	b2da      	uxtb	r2, r3
 800e888:	4b0c      	ldr	r3, [pc, #48]	; (800e8bc <netif_add+0x18c>)
 800e88a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800e88c:	4b0c      	ldr	r3, [pc, #48]	; (800e8c0 <netif_add+0x190>)
 800e88e:	681a      	ldr	r2, [r3, #0]
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800e894:	4a0a      	ldr	r2, [pc, #40]	; (800e8c0 <netif_add+0x190>)
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800e89a:	68fb      	ldr	r3, [r7, #12]
}
 800e89c:	4618      	mov	r0, r3
 800e89e:	3718      	adds	r7, #24
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	bd80      	pop	{r7, pc}
 800e8a4:	0801c108 	.word	0x0801c108
 800e8a8:	0801c19c 	.word	0x0801c19c
 800e8ac:	0801c158 	.word	0x0801c158
 800e8b0:	0801c1b8 	.word	0x0801c1b8
 800e8b4:	0801e9c4 	.word	0x0801e9c4
 800e8b8:	0800ec13 	.word	0x0800ec13
 800e8bc:	20000290 	.word	0x20000290
 800e8c0:	20018378 	.word	0x20018378
 800e8c4:	0801c1dc 	.word	0x0801c1dc
 800e8c8:	0801c1f0 	.word	0x0801c1f0

0800e8cc <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b082      	sub	sp, #8
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
 800e8d4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800e8d6:	6839      	ldr	r1, [r7, #0]
 800e8d8:	6878      	ldr	r0, [r7, #4]
 800e8da:	f002 fd7f 	bl	80113dc <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800e8de:	6839      	ldr	r1, [r7, #0]
 800e8e0:	6878      	ldr	r0, [r7, #4]
 800e8e2:	f007 fabb 	bl	8015e5c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800e8e6:	bf00      	nop
 800e8e8:	3708      	adds	r7, #8
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}
	...

0800e8f0 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b086      	sub	sp, #24
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	60f8      	str	r0, [r7, #12]
 800e8f8:	60b9      	str	r1, [r7, #8]
 800e8fa:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800e8fc:	68bb      	ldr	r3, [r7, #8]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d106      	bne.n	800e910 <netif_do_set_ipaddr+0x20>
 800e902:	4b1d      	ldr	r3, [pc, #116]	; (800e978 <netif_do_set_ipaddr+0x88>)
 800e904:	f240 12cb 	movw	r2, #459	; 0x1cb
 800e908:	491c      	ldr	r1, [pc, #112]	; (800e97c <netif_do_set_ipaddr+0x8c>)
 800e90a:	481d      	ldr	r0, [pc, #116]	; (800e980 <netif_do_set_ipaddr+0x90>)
 800e90c:	f00a fe4c 	bl	80195a8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	2b00      	cmp	r3, #0
 800e914:	d106      	bne.n	800e924 <netif_do_set_ipaddr+0x34>
 800e916:	4b18      	ldr	r3, [pc, #96]	; (800e978 <netif_do_set_ipaddr+0x88>)
 800e918:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800e91c:	4917      	ldr	r1, [pc, #92]	; (800e97c <netif_do_set_ipaddr+0x8c>)
 800e91e:	4818      	ldr	r0, [pc, #96]	; (800e980 <netif_do_set_ipaddr+0x90>)
 800e920:	f00a fe42 	bl	80195a8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800e924:	68bb      	ldr	r3, [r7, #8]
 800e926:	681a      	ldr	r2, [r3, #0]
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	3304      	adds	r3, #4
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	429a      	cmp	r2, r3
 800e930:	d01c      	beq.n	800e96c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800e932:	68bb      	ldr	r3, [r7, #8]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	3304      	adds	r3, #4
 800e93c:	681a      	ldr	r2, [r3, #0]
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800e942:	f107 0314 	add.w	r3, r7, #20
 800e946:	4619      	mov	r1, r3
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f7ff ffbf 	bl	800e8cc <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800e94e:	68bb      	ldr	r3, [r7, #8]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d002      	beq.n	800e95a <netif_do_set_ipaddr+0x6a>
 800e954:	68bb      	ldr	r3, [r7, #8]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	e000      	b.n	800e95c <netif_do_set_ipaddr+0x6c>
 800e95a:	2300      	movs	r3, #0
 800e95c:	68fa      	ldr	r2, [r7, #12]
 800e95e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800e960:	2101      	movs	r1, #1
 800e962:	68f8      	ldr	r0, [r7, #12]
 800e964:	f000 f8d2 	bl	800eb0c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800e968:	2301      	movs	r3, #1
 800e96a:	e000      	b.n	800e96e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800e96c:	2300      	movs	r3, #0
}
 800e96e:	4618      	mov	r0, r3
 800e970:	3718      	adds	r7, #24
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}
 800e976:	bf00      	nop
 800e978:	0801c108 	.word	0x0801c108
 800e97c:	0801c220 	.word	0x0801c220
 800e980:	0801c158 	.word	0x0801c158

0800e984 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800e984:	b480      	push	{r7}
 800e986:	b085      	sub	sp, #20
 800e988:	af00      	add	r7, sp, #0
 800e98a:	60f8      	str	r0, [r7, #12]
 800e98c:	60b9      	str	r1, [r7, #8]
 800e98e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800e990:	68bb      	ldr	r3, [r7, #8]
 800e992:	681a      	ldr	r2, [r3, #0]
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	3308      	adds	r3, #8
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	429a      	cmp	r2, r3
 800e99c:	d00a      	beq.n	800e9b4 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800e99e:	68bb      	ldr	r3, [r7, #8]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d002      	beq.n	800e9aa <netif_do_set_netmask+0x26>
 800e9a4:	68bb      	ldr	r3, [r7, #8]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	e000      	b.n	800e9ac <netif_do_set_netmask+0x28>
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	68fa      	ldr	r2, [r7, #12]
 800e9ae:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800e9b0:	2301      	movs	r3, #1
 800e9b2:	e000      	b.n	800e9b6 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800e9b4:	2300      	movs	r3, #0
}
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	3714      	adds	r7, #20
 800e9ba:	46bd      	mov	sp, r7
 800e9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c0:	4770      	bx	lr

0800e9c2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800e9c2:	b480      	push	{r7}
 800e9c4:	b085      	sub	sp, #20
 800e9c6:	af00      	add	r7, sp, #0
 800e9c8:	60f8      	str	r0, [r7, #12]
 800e9ca:	60b9      	str	r1, [r7, #8]
 800e9cc:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800e9ce:	68bb      	ldr	r3, [r7, #8]
 800e9d0:	681a      	ldr	r2, [r3, #0]
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	330c      	adds	r3, #12
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	429a      	cmp	r2, r3
 800e9da:	d00a      	beq.n	800e9f2 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800e9dc:	68bb      	ldr	r3, [r7, #8]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d002      	beq.n	800e9e8 <netif_do_set_gw+0x26>
 800e9e2:	68bb      	ldr	r3, [r7, #8]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	e000      	b.n	800e9ea <netif_do_set_gw+0x28>
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	68fa      	ldr	r2, [r7, #12]
 800e9ec:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800e9ee:	2301      	movs	r3, #1
 800e9f0:	e000      	b.n	800e9f4 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800e9f2:	2300      	movs	r3, #0
}
 800e9f4:	4618      	mov	r0, r3
 800e9f6:	3714      	adds	r7, #20
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fe:	4770      	bx	lr

0800ea00 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b088      	sub	sp, #32
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	60f8      	str	r0, [r7, #12]
 800ea08:	60b9      	str	r1, [r7, #8]
 800ea0a:	607a      	str	r2, [r7, #4]
 800ea0c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800ea0e:	2300      	movs	r3, #0
 800ea10:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800ea12:	2300      	movs	r3, #0
 800ea14:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800ea16:	68bb      	ldr	r3, [r7, #8]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d101      	bne.n	800ea20 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800ea1c:	4b1c      	ldr	r3, [pc, #112]	; (800ea90 <netif_set_addr+0x90>)
 800ea1e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d101      	bne.n	800ea2a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800ea26:	4b1a      	ldr	r3, [pc, #104]	; (800ea90 <netif_set_addr+0x90>)
 800ea28:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d101      	bne.n	800ea34 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800ea30:	4b17      	ldr	r3, [pc, #92]	; (800ea90 <netif_set_addr+0x90>)
 800ea32:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800ea34:	68bb      	ldr	r3, [r7, #8]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d003      	beq.n	800ea42 <netif_set_addr+0x42>
 800ea3a:	68bb      	ldr	r3, [r7, #8]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d101      	bne.n	800ea46 <netif_set_addr+0x46>
 800ea42:	2301      	movs	r3, #1
 800ea44:	e000      	b.n	800ea48 <netif_set_addr+0x48>
 800ea46:	2300      	movs	r3, #0
 800ea48:	617b      	str	r3, [r7, #20]
  if (remove) {
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d006      	beq.n	800ea5e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ea50:	f107 0310 	add.w	r3, r7, #16
 800ea54:	461a      	mov	r2, r3
 800ea56:	68b9      	ldr	r1, [r7, #8]
 800ea58:	68f8      	ldr	r0, [r7, #12]
 800ea5a:	f7ff ff49 	bl	800e8f0 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800ea5e:	69fa      	ldr	r2, [r7, #28]
 800ea60:	6879      	ldr	r1, [r7, #4]
 800ea62:	68f8      	ldr	r0, [r7, #12]
 800ea64:	f7ff ff8e 	bl	800e984 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800ea68:	69ba      	ldr	r2, [r7, #24]
 800ea6a:	6839      	ldr	r1, [r7, #0]
 800ea6c:	68f8      	ldr	r0, [r7, #12]
 800ea6e:	f7ff ffa8 	bl	800e9c2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800ea72:	697b      	ldr	r3, [r7, #20]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d106      	bne.n	800ea86 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ea78:	f107 0310 	add.w	r3, r7, #16
 800ea7c:	461a      	mov	r2, r3
 800ea7e:	68b9      	ldr	r1, [r7, #8]
 800ea80:	68f8      	ldr	r0, [r7, #12]
 800ea82:	f7ff ff35 	bl	800e8f0 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800ea86:	bf00      	nop
 800ea88:	3720      	adds	r7, #32
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	bd80      	pop	{r7, pc}
 800ea8e:	bf00      	nop
 800ea90:	0801e9c4 	.word	0x0801e9c4

0800ea94 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800ea94:	b480      	push	{r7}
 800ea96:	b083      	sub	sp, #12
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800ea9c:	4a04      	ldr	r2, [pc, #16]	; (800eab0 <netif_set_default+0x1c>)
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800eaa2:	bf00      	nop
 800eaa4:	370c      	adds	r7, #12
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaac:	4770      	bx	lr
 800eaae:	bf00      	nop
 800eab0:	2001837c 	.word	0x2001837c

0800eab4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b082      	sub	sp, #8
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d107      	bne.n	800ead2 <netif_set_up+0x1e>
 800eac2:	4b0f      	ldr	r3, [pc, #60]	; (800eb00 <netif_set_up+0x4c>)
 800eac4:	f44f 7254 	mov.w	r2, #848	; 0x350
 800eac8:	490e      	ldr	r1, [pc, #56]	; (800eb04 <netif_set_up+0x50>)
 800eaca:	480f      	ldr	r0, [pc, #60]	; (800eb08 <netif_set_up+0x54>)
 800eacc:	f00a fd6c 	bl	80195a8 <iprintf>
 800ead0:	e013      	b.n	800eafa <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ead8:	f003 0301 	and.w	r3, r3, #1
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d10c      	bne.n	800eafa <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800eae6:	f043 0301 	orr.w	r3, r3, #1
 800eaea:	b2da      	uxtb	r2, r3
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800eaf2:	2103      	movs	r1, #3
 800eaf4:	6878      	ldr	r0, [r7, #4]
 800eaf6:	f000 f809 	bl	800eb0c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800eafa:	3708      	adds	r7, #8
 800eafc:	46bd      	mov	sp, r7
 800eafe:	bd80      	pop	{r7, pc}
 800eb00:	0801c108 	.word	0x0801c108
 800eb04:	0801c290 	.word	0x0801c290
 800eb08:	0801c158 	.word	0x0801c158

0800eb0c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800eb0c:	b580      	push	{r7, lr}
 800eb0e:	b082      	sub	sp, #8
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]
 800eb14:	460b      	mov	r3, r1
 800eb16:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d106      	bne.n	800eb2c <netif_issue_reports+0x20>
 800eb1e:	4b18      	ldr	r3, [pc, #96]	; (800eb80 <netif_issue_reports+0x74>)
 800eb20:	f240 326d 	movw	r2, #877	; 0x36d
 800eb24:	4917      	ldr	r1, [pc, #92]	; (800eb84 <netif_issue_reports+0x78>)
 800eb26:	4818      	ldr	r0, [pc, #96]	; (800eb88 <netif_issue_reports+0x7c>)
 800eb28:	f00a fd3e 	bl	80195a8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800eb32:	f003 0304 	and.w	r3, r3, #4
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d01e      	beq.n	800eb78 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800eb40:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d017      	beq.n	800eb78 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800eb48:	78fb      	ldrb	r3, [r7, #3]
 800eb4a:	f003 0301 	and.w	r3, r3, #1
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d013      	beq.n	800eb7a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	3304      	adds	r3, #4
 800eb56:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d00e      	beq.n	800eb7a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800eb62:	f003 0308 	and.w	r3, r3, #8
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d007      	beq.n	800eb7a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	3304      	adds	r3, #4
 800eb6e:	4619      	mov	r1, r3
 800eb70:	6878      	ldr	r0, [r7, #4]
 800eb72:	f008 f8dd 	bl	8016d30 <etharp_request>
 800eb76:	e000      	b.n	800eb7a <netif_issue_reports+0x6e>
    return;
 800eb78:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800eb7a:	3708      	adds	r7, #8
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}
 800eb80:	0801c108 	.word	0x0801c108
 800eb84:	0801c2ac 	.word	0x0801c2ac
 800eb88:	0801c158 	.word	0x0801c158

0800eb8c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b082      	sub	sp, #8
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d107      	bne.n	800ebaa <netif_set_down+0x1e>
 800eb9a:	4b12      	ldr	r3, [pc, #72]	; (800ebe4 <netif_set_down+0x58>)
 800eb9c:	f240 329b 	movw	r2, #923	; 0x39b
 800eba0:	4911      	ldr	r1, [pc, #68]	; (800ebe8 <netif_set_down+0x5c>)
 800eba2:	4812      	ldr	r0, [pc, #72]	; (800ebec <netif_set_down+0x60>)
 800eba4:	f00a fd00 	bl	80195a8 <iprintf>
 800eba8:	e019      	b.n	800ebde <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ebb0:	f003 0301 	and.w	r3, r3, #1
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d012      	beq.n	800ebde <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ebbe:	f023 0301 	bic.w	r3, r3, #1
 800ebc2:	b2da      	uxtb	r2, r3
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ebd0:	f003 0308 	and.w	r3, r3, #8
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d002      	beq.n	800ebde <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800ebd8:	6878      	ldr	r0, [r7, #4]
 800ebda:	f007 fc67 	bl	80164ac <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800ebde:	3708      	adds	r7, #8
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}
 800ebe4:	0801c108 	.word	0x0801c108
 800ebe8:	0801c2d0 	.word	0x0801c2d0
 800ebec:	0801c158 	.word	0x0801c158

0800ebf0 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800ebf0:	b480      	push	{r7}
 800ebf2:	b083      	sub	sp, #12
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d002      	beq.n	800ec06 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	683a      	ldr	r2, [r7, #0]
 800ec04:	61da      	str	r2, [r3, #28]
  }
}
 800ec06:	bf00      	nop
 800ec08:	370c      	adds	r7, #12
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec10:	4770      	bx	lr

0800ec12 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800ec12:	b480      	push	{r7}
 800ec14:	b085      	sub	sp, #20
 800ec16:	af00      	add	r7, sp, #0
 800ec18:	60f8      	str	r0, [r7, #12]
 800ec1a:	60b9      	str	r1, [r7, #8]
 800ec1c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800ec1e:	f06f 030b 	mvn.w	r3, #11
}
 800ec22:	4618      	mov	r0, r3
 800ec24:	3714      	adds	r7, #20
 800ec26:	46bd      	mov	sp, r7
 800ec28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2c:	4770      	bx	lr
	...

0800ec30 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800ec30:	b480      	push	{r7}
 800ec32:	b085      	sub	sp, #20
 800ec34:	af00      	add	r7, sp, #0
 800ec36:	4603      	mov	r3, r0
 800ec38:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800ec3a:	79fb      	ldrb	r3, [r7, #7]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d013      	beq.n	800ec68 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800ec40:	4b0d      	ldr	r3, [pc, #52]	; (800ec78 <netif_get_by_index+0x48>)
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	60fb      	str	r3, [r7, #12]
 800ec46:	e00c      	b.n	800ec62 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ec4e:	3301      	adds	r3, #1
 800ec50:	b2db      	uxtb	r3, r3
 800ec52:	79fa      	ldrb	r2, [r7, #7]
 800ec54:	429a      	cmp	r2, r3
 800ec56:	d101      	bne.n	800ec5c <netif_get_by_index+0x2c>
        return netif; /* found! */
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	e006      	b.n	800ec6a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	60fb      	str	r3, [r7, #12]
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d1ef      	bne.n	800ec48 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800ec68:	2300      	movs	r3, #0
}
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	3714      	adds	r7, #20
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec74:	4770      	bx	lr
 800ec76:	bf00      	nop
 800ec78:	20018378 	.word	0x20018378

0800ec7c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b082      	sub	sp, #8
 800ec80:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800ec82:	4b0c      	ldr	r3, [pc, #48]	; (800ecb4 <pbuf_free_ooseq+0x38>)
 800ec84:	2200      	movs	r2, #0
 800ec86:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800ec88:	4b0b      	ldr	r3, [pc, #44]	; (800ecb8 <pbuf_free_ooseq+0x3c>)
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	607b      	str	r3, [r7, #4]
 800ec8e:	e00a      	b.n	800eca6 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d003      	beq.n	800eca0 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f002 fbdd 	bl	8011458 <tcp_free_ooseq>
      return;
 800ec9e:	e005      	b.n	800ecac <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	68db      	ldr	r3, [r3, #12]
 800eca4:	607b      	str	r3, [r7, #4]
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d1f1      	bne.n	800ec90 <pbuf_free_ooseq+0x14>
    }
  }
}
 800ecac:	3708      	adds	r7, #8
 800ecae:	46bd      	mov	sp, r7
 800ecb0:	bd80      	pop	{r7, pc}
 800ecb2:	bf00      	nop
 800ecb4:	20018380 	.word	0x20018380
 800ecb8:	20018388 	.word	0x20018388

0800ecbc <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800ecbc:	b480      	push	{r7}
 800ecbe:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800ecc0:	4b03      	ldr	r3, [pc, #12]	; (800ecd0 <pbuf_pool_is_empty+0x14>)
 800ecc2:	2201      	movs	r2, #1
 800ecc4:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800ecc6:	bf00      	nop
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecce:	4770      	bx	lr
 800ecd0:	20018380 	.word	0x20018380

0800ecd4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800ecd4:	b480      	push	{r7}
 800ecd6:	b085      	sub	sp, #20
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	60f8      	str	r0, [r7, #12]
 800ecdc:	60b9      	str	r1, [r7, #8]
 800ecde:	4611      	mov	r1, r2
 800ece0:	461a      	mov	r2, r3
 800ece2:	460b      	mov	r3, r1
 800ece4:	80fb      	strh	r3, [r7, #6]
 800ece6:	4613      	mov	r3, r2
 800ece8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	2200      	movs	r2, #0
 800ecee:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	68ba      	ldr	r2, [r7, #8]
 800ecf4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	88fa      	ldrh	r2, [r7, #6]
 800ecfa:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	88ba      	ldrh	r2, [r7, #4]
 800ed00:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800ed02:	8b3b      	ldrh	r3, [r7, #24]
 800ed04:	b2da      	uxtb	r2, r3
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	7f3a      	ldrb	r2, [r7, #28]
 800ed0e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	2201      	movs	r2, #1
 800ed14:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	2200      	movs	r2, #0
 800ed1a:	73da      	strb	r2, [r3, #15]
}
 800ed1c:	bf00      	nop
 800ed1e:	3714      	adds	r7, #20
 800ed20:	46bd      	mov	sp, r7
 800ed22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed26:	4770      	bx	lr

0800ed28 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b08c      	sub	sp, #48	; 0x30
 800ed2c:	af02      	add	r7, sp, #8
 800ed2e:	4603      	mov	r3, r0
 800ed30:	71fb      	strb	r3, [r7, #7]
 800ed32:	460b      	mov	r3, r1
 800ed34:	80bb      	strh	r3, [r7, #4]
 800ed36:	4613      	mov	r3, r2
 800ed38:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800ed3a:	79fb      	ldrb	r3, [r7, #7]
 800ed3c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800ed3e:	887b      	ldrh	r3, [r7, #2]
 800ed40:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800ed44:	d07f      	beq.n	800ee46 <pbuf_alloc+0x11e>
 800ed46:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800ed4a:	f300 80c8 	bgt.w	800eede <pbuf_alloc+0x1b6>
 800ed4e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800ed52:	d010      	beq.n	800ed76 <pbuf_alloc+0x4e>
 800ed54:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800ed58:	f300 80c1 	bgt.w	800eede <pbuf_alloc+0x1b6>
 800ed5c:	2b01      	cmp	r3, #1
 800ed5e:	d002      	beq.n	800ed66 <pbuf_alloc+0x3e>
 800ed60:	2b41      	cmp	r3, #65	; 0x41
 800ed62:	f040 80bc 	bne.w	800eede <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800ed66:	887a      	ldrh	r2, [r7, #2]
 800ed68:	88bb      	ldrh	r3, [r7, #4]
 800ed6a:	4619      	mov	r1, r3
 800ed6c:	2000      	movs	r0, #0
 800ed6e:	f000 f8d1 	bl	800ef14 <pbuf_alloc_reference>
 800ed72:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800ed74:	e0bd      	b.n	800eef2 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800ed76:	2300      	movs	r3, #0
 800ed78:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800ed7e:	88bb      	ldrh	r3, [r7, #4]
 800ed80:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800ed82:	2008      	movs	r0, #8
 800ed84:	f7ff fc56 	bl	800e634 <memp_malloc>
 800ed88:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800ed8a:	693b      	ldr	r3, [r7, #16]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d109      	bne.n	800eda4 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800ed90:	f7ff ff94 	bl	800ecbc <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800ed94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d002      	beq.n	800eda0 <pbuf_alloc+0x78>
            pbuf_free(p);
 800ed9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ed9c:	f000 faa8 	bl	800f2f0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800eda0:	2300      	movs	r3, #0
 800eda2:	e0a7      	b.n	800eef4 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800eda4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800eda6:	3303      	adds	r3, #3
 800eda8:	b29b      	uxth	r3, r3
 800edaa:	f023 0303 	bic.w	r3, r3, #3
 800edae:	b29b      	uxth	r3, r3
 800edb0:	f5c3 63af 	rsb	r3, r3, #1400	; 0x578
 800edb4:	b29b      	uxth	r3, r3
 800edb6:	8b7a      	ldrh	r2, [r7, #26]
 800edb8:	4293      	cmp	r3, r2
 800edba:	bf28      	it	cs
 800edbc:	4613      	movcs	r3, r2
 800edbe:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800edc0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800edc2:	3310      	adds	r3, #16
 800edc4:	693a      	ldr	r2, [r7, #16]
 800edc6:	4413      	add	r3, r2
 800edc8:	3303      	adds	r3, #3
 800edca:	f023 0303 	bic.w	r3, r3, #3
 800edce:	4618      	mov	r0, r3
 800edd0:	89f9      	ldrh	r1, [r7, #14]
 800edd2:	8b7a      	ldrh	r2, [r7, #26]
 800edd4:	2300      	movs	r3, #0
 800edd6:	9301      	str	r3, [sp, #4]
 800edd8:	887b      	ldrh	r3, [r7, #2]
 800edda:	9300      	str	r3, [sp, #0]
 800eddc:	460b      	mov	r3, r1
 800edde:	4601      	mov	r1, r0
 800ede0:	6938      	ldr	r0, [r7, #16]
 800ede2:	f7ff ff77 	bl	800ecd4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800ede6:	693b      	ldr	r3, [r7, #16]
 800ede8:	685b      	ldr	r3, [r3, #4]
 800edea:	f003 0303 	and.w	r3, r3, #3
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d006      	beq.n	800ee00 <pbuf_alloc+0xd8>
 800edf2:	4b42      	ldr	r3, [pc, #264]	; (800eefc <pbuf_alloc+0x1d4>)
 800edf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800edf8:	4941      	ldr	r1, [pc, #260]	; (800ef00 <pbuf_alloc+0x1d8>)
 800edfa:	4842      	ldr	r0, [pc, #264]	; (800ef04 <pbuf_alloc+0x1dc>)
 800edfc:	f00a fbd4 	bl	80195a8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800ee00:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ee02:	3303      	adds	r3, #3
 800ee04:	f023 0303 	bic.w	r3, r3, #3
 800ee08:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800ee0c:	d106      	bne.n	800ee1c <pbuf_alloc+0xf4>
 800ee0e:	4b3b      	ldr	r3, [pc, #236]	; (800eefc <pbuf_alloc+0x1d4>)
 800ee10:	f44f 7281 	mov.w	r2, #258	; 0x102
 800ee14:	493c      	ldr	r1, [pc, #240]	; (800ef08 <pbuf_alloc+0x1e0>)
 800ee16:	483b      	ldr	r0, [pc, #236]	; (800ef04 <pbuf_alloc+0x1dc>)
 800ee18:	f00a fbc6 	bl	80195a8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800ee1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d102      	bne.n	800ee28 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800ee22:	693b      	ldr	r3, [r7, #16]
 800ee24:	627b      	str	r3, [r7, #36]	; 0x24
 800ee26:	e002      	b.n	800ee2e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800ee28:	69fb      	ldr	r3, [r7, #28]
 800ee2a:	693a      	ldr	r2, [r7, #16]
 800ee2c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800ee2e:	693b      	ldr	r3, [r7, #16]
 800ee30:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800ee32:	8b7a      	ldrh	r2, [r7, #26]
 800ee34:	89fb      	ldrh	r3, [r7, #14]
 800ee36:	1ad3      	subs	r3, r2, r3
 800ee38:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800ee3e:	8b7b      	ldrh	r3, [r7, #26]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d19e      	bne.n	800ed82 <pbuf_alloc+0x5a>
      break;
 800ee44:	e055      	b.n	800eef2 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800ee46:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ee48:	3303      	adds	r3, #3
 800ee4a:	b29b      	uxth	r3, r3
 800ee4c:	f023 0303 	bic.w	r3, r3, #3
 800ee50:	b29a      	uxth	r2, r3
 800ee52:	88bb      	ldrh	r3, [r7, #4]
 800ee54:	3303      	adds	r3, #3
 800ee56:	b29b      	uxth	r3, r3
 800ee58:	f023 0303 	bic.w	r3, r3, #3
 800ee5c:	b29b      	uxth	r3, r3
 800ee5e:	4413      	add	r3, r2
 800ee60:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800ee62:	8b3b      	ldrh	r3, [r7, #24]
 800ee64:	3310      	adds	r3, #16
 800ee66:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800ee68:	8b3a      	ldrh	r2, [r7, #24]
 800ee6a:	88bb      	ldrh	r3, [r7, #4]
 800ee6c:	3303      	adds	r3, #3
 800ee6e:	f023 0303 	bic.w	r3, r3, #3
 800ee72:	429a      	cmp	r2, r3
 800ee74:	d306      	bcc.n	800ee84 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800ee76:	8afa      	ldrh	r2, [r7, #22]
 800ee78:	88bb      	ldrh	r3, [r7, #4]
 800ee7a:	3303      	adds	r3, #3
 800ee7c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800ee80:	429a      	cmp	r2, r3
 800ee82:	d201      	bcs.n	800ee88 <pbuf_alloc+0x160>
        return NULL;
 800ee84:	2300      	movs	r3, #0
 800ee86:	e035      	b.n	800eef4 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800ee88:	8afb      	ldrh	r3, [r7, #22]
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	f7ff fa60 	bl	800e350 <mem_malloc>
 800ee90:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800ee92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d101      	bne.n	800ee9c <pbuf_alloc+0x174>
        return NULL;
 800ee98:	2300      	movs	r3, #0
 800ee9a:	e02b      	b.n	800eef4 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800ee9c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ee9e:	3310      	adds	r3, #16
 800eea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eea2:	4413      	add	r3, r2
 800eea4:	3303      	adds	r3, #3
 800eea6:	f023 0303 	bic.w	r3, r3, #3
 800eeaa:	4618      	mov	r0, r3
 800eeac:	88b9      	ldrh	r1, [r7, #4]
 800eeae:	88ba      	ldrh	r2, [r7, #4]
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	9301      	str	r3, [sp, #4]
 800eeb4:	887b      	ldrh	r3, [r7, #2]
 800eeb6:	9300      	str	r3, [sp, #0]
 800eeb8:	460b      	mov	r3, r1
 800eeba:	4601      	mov	r1, r0
 800eebc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eebe:	f7ff ff09 	bl	800ecd4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800eec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eec4:	685b      	ldr	r3, [r3, #4]
 800eec6:	f003 0303 	and.w	r3, r3, #3
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d010      	beq.n	800eef0 <pbuf_alloc+0x1c8>
 800eece:	4b0b      	ldr	r3, [pc, #44]	; (800eefc <pbuf_alloc+0x1d4>)
 800eed0:	f44f 7291 	mov.w	r2, #290	; 0x122
 800eed4:	490d      	ldr	r1, [pc, #52]	; (800ef0c <pbuf_alloc+0x1e4>)
 800eed6:	480b      	ldr	r0, [pc, #44]	; (800ef04 <pbuf_alloc+0x1dc>)
 800eed8:	f00a fb66 	bl	80195a8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800eedc:	e008      	b.n	800eef0 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800eede:	4b07      	ldr	r3, [pc, #28]	; (800eefc <pbuf_alloc+0x1d4>)
 800eee0:	f240 1227 	movw	r2, #295	; 0x127
 800eee4:	490a      	ldr	r1, [pc, #40]	; (800ef10 <pbuf_alloc+0x1e8>)
 800eee6:	4807      	ldr	r0, [pc, #28]	; (800ef04 <pbuf_alloc+0x1dc>)
 800eee8:	f00a fb5e 	bl	80195a8 <iprintf>
      return NULL;
 800eeec:	2300      	movs	r3, #0
 800eeee:	e001      	b.n	800eef4 <pbuf_alloc+0x1cc>
      break;
 800eef0:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800eef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	3728      	adds	r7, #40	; 0x28
 800eef8:	46bd      	mov	sp, r7
 800eefa:	bd80      	pop	{r7, pc}
 800eefc:	0801c338 	.word	0x0801c338
 800ef00:	0801c368 	.word	0x0801c368
 800ef04:	0801c398 	.word	0x0801c398
 800ef08:	0801c3c0 	.word	0x0801c3c0
 800ef0c:	0801c3f4 	.word	0x0801c3f4
 800ef10:	0801c420 	.word	0x0801c420

0800ef14 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b086      	sub	sp, #24
 800ef18:	af02      	add	r7, sp, #8
 800ef1a:	6078      	str	r0, [r7, #4]
 800ef1c:	460b      	mov	r3, r1
 800ef1e:	807b      	strh	r3, [r7, #2]
 800ef20:	4613      	mov	r3, r2
 800ef22:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800ef24:	883b      	ldrh	r3, [r7, #0]
 800ef26:	2b41      	cmp	r3, #65	; 0x41
 800ef28:	d009      	beq.n	800ef3e <pbuf_alloc_reference+0x2a>
 800ef2a:	883b      	ldrh	r3, [r7, #0]
 800ef2c:	2b01      	cmp	r3, #1
 800ef2e:	d006      	beq.n	800ef3e <pbuf_alloc_reference+0x2a>
 800ef30:	4b0f      	ldr	r3, [pc, #60]	; (800ef70 <pbuf_alloc_reference+0x5c>)
 800ef32:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800ef36:	490f      	ldr	r1, [pc, #60]	; (800ef74 <pbuf_alloc_reference+0x60>)
 800ef38:	480f      	ldr	r0, [pc, #60]	; (800ef78 <pbuf_alloc_reference+0x64>)
 800ef3a:	f00a fb35 	bl	80195a8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800ef3e:	2007      	movs	r0, #7
 800ef40:	f7ff fb78 	bl	800e634 <memp_malloc>
 800ef44:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d101      	bne.n	800ef50 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	e00b      	b.n	800ef68 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800ef50:	8879      	ldrh	r1, [r7, #2]
 800ef52:	887a      	ldrh	r2, [r7, #2]
 800ef54:	2300      	movs	r3, #0
 800ef56:	9301      	str	r3, [sp, #4]
 800ef58:	883b      	ldrh	r3, [r7, #0]
 800ef5a:	9300      	str	r3, [sp, #0]
 800ef5c:	460b      	mov	r3, r1
 800ef5e:	6879      	ldr	r1, [r7, #4]
 800ef60:	68f8      	ldr	r0, [r7, #12]
 800ef62:	f7ff feb7 	bl	800ecd4 <pbuf_init_alloced_pbuf>
  return p;
 800ef66:	68fb      	ldr	r3, [r7, #12]
}
 800ef68:	4618      	mov	r0, r3
 800ef6a:	3710      	adds	r7, #16
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	bd80      	pop	{r7, pc}
 800ef70:	0801c338 	.word	0x0801c338
 800ef74:	0801c43c 	.word	0x0801c43c
 800ef78:	0801c398 	.word	0x0801c398

0800ef7c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	b088      	sub	sp, #32
 800ef80:	af02      	add	r7, sp, #8
 800ef82:	607b      	str	r3, [r7, #4]
 800ef84:	4603      	mov	r3, r0
 800ef86:	73fb      	strb	r3, [r7, #15]
 800ef88:	460b      	mov	r3, r1
 800ef8a:	81bb      	strh	r3, [r7, #12]
 800ef8c:	4613      	mov	r3, r2
 800ef8e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800ef90:	7bfb      	ldrb	r3, [r7, #15]
 800ef92:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800ef94:	8a7b      	ldrh	r3, [r7, #18]
 800ef96:	3303      	adds	r3, #3
 800ef98:	f023 0203 	bic.w	r2, r3, #3
 800ef9c:	89bb      	ldrh	r3, [r7, #12]
 800ef9e:	441a      	add	r2, r3
 800efa0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800efa2:	429a      	cmp	r2, r3
 800efa4:	d901      	bls.n	800efaa <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800efa6:	2300      	movs	r3, #0
 800efa8:	e018      	b.n	800efdc <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800efaa:	6a3b      	ldr	r3, [r7, #32]
 800efac:	2b00      	cmp	r3, #0
 800efae:	d007      	beq.n	800efc0 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800efb0:	8a7b      	ldrh	r3, [r7, #18]
 800efb2:	3303      	adds	r3, #3
 800efb4:	f023 0303 	bic.w	r3, r3, #3
 800efb8:	6a3a      	ldr	r2, [r7, #32]
 800efba:	4413      	add	r3, r2
 800efbc:	617b      	str	r3, [r7, #20]
 800efbe:	e001      	b.n	800efc4 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800efc0:	2300      	movs	r3, #0
 800efc2:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800efc4:	6878      	ldr	r0, [r7, #4]
 800efc6:	89b9      	ldrh	r1, [r7, #12]
 800efc8:	89ba      	ldrh	r2, [r7, #12]
 800efca:	2302      	movs	r3, #2
 800efcc:	9301      	str	r3, [sp, #4]
 800efce:	897b      	ldrh	r3, [r7, #10]
 800efd0:	9300      	str	r3, [sp, #0]
 800efd2:	460b      	mov	r3, r1
 800efd4:	6979      	ldr	r1, [r7, #20]
 800efd6:	f7ff fe7d 	bl	800ecd4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800efda:	687b      	ldr	r3, [r7, #4]
}
 800efdc:	4618      	mov	r0, r3
 800efde:	3718      	adds	r7, #24
 800efe0:	46bd      	mov	sp, r7
 800efe2:	bd80      	pop	{r7, pc}

0800efe4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b084      	sub	sp, #16
 800efe8:	af00      	add	r7, sp, #0
 800efea:	6078      	str	r0, [r7, #4]
 800efec:	460b      	mov	r3, r1
 800efee:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d106      	bne.n	800f004 <pbuf_realloc+0x20>
 800eff6:	4b3a      	ldr	r3, [pc, #232]	; (800f0e0 <pbuf_realloc+0xfc>)
 800eff8:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800effc:	4939      	ldr	r1, [pc, #228]	; (800f0e4 <pbuf_realloc+0x100>)
 800effe:	483a      	ldr	r0, [pc, #232]	; (800f0e8 <pbuf_realloc+0x104>)
 800f000:	f00a fad2 	bl	80195a8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	891b      	ldrh	r3, [r3, #8]
 800f008:	887a      	ldrh	r2, [r7, #2]
 800f00a:	429a      	cmp	r2, r3
 800f00c:	d263      	bcs.n	800f0d6 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	891a      	ldrh	r2, [r3, #8]
 800f012:	887b      	ldrh	r3, [r7, #2]
 800f014:	1ad3      	subs	r3, r2, r3
 800f016:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800f018:	887b      	ldrh	r3, [r7, #2]
 800f01a:	817b      	strh	r3, [r7, #10]
  q = p;
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800f020:	e018      	b.n	800f054 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	895b      	ldrh	r3, [r3, #10]
 800f026:	897a      	ldrh	r2, [r7, #10]
 800f028:	1ad3      	subs	r3, r2, r3
 800f02a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	891a      	ldrh	r2, [r3, #8]
 800f030:	893b      	ldrh	r3, [r7, #8]
 800f032:	1ad3      	subs	r3, r2, r3
 800f034:	b29a      	uxth	r2, r3
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d106      	bne.n	800f054 <pbuf_realloc+0x70>
 800f046:	4b26      	ldr	r3, [pc, #152]	; (800f0e0 <pbuf_realloc+0xfc>)
 800f048:	f240 12af 	movw	r2, #431	; 0x1af
 800f04c:	4927      	ldr	r1, [pc, #156]	; (800f0ec <pbuf_realloc+0x108>)
 800f04e:	4826      	ldr	r0, [pc, #152]	; (800f0e8 <pbuf_realloc+0x104>)
 800f050:	f00a faaa 	bl	80195a8 <iprintf>
  while (rem_len > q->len) {
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	895b      	ldrh	r3, [r3, #10]
 800f058:	897a      	ldrh	r2, [r7, #10]
 800f05a:	429a      	cmp	r2, r3
 800f05c:	d8e1      	bhi.n	800f022 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	7b1b      	ldrb	r3, [r3, #12]
 800f062:	f003 030f 	and.w	r3, r3, #15
 800f066:	2b00      	cmp	r3, #0
 800f068:	d121      	bne.n	800f0ae <pbuf_realloc+0xca>
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	895b      	ldrh	r3, [r3, #10]
 800f06e:	897a      	ldrh	r2, [r7, #10]
 800f070:	429a      	cmp	r2, r3
 800f072:	d01c      	beq.n	800f0ae <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	7b5b      	ldrb	r3, [r3, #13]
 800f078:	f003 0302 	and.w	r3, r3, #2
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d116      	bne.n	800f0ae <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	685a      	ldr	r2, [r3, #4]
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	1ad3      	subs	r3, r2, r3
 800f088:	b29a      	uxth	r2, r3
 800f08a:	897b      	ldrh	r3, [r7, #10]
 800f08c:	4413      	add	r3, r2
 800f08e:	b29b      	uxth	r3, r3
 800f090:	4619      	mov	r1, r3
 800f092:	68f8      	ldr	r0, [r7, #12]
 800f094:	f7ff f85a 	bl	800e14c <mem_trim>
 800f098:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d106      	bne.n	800f0ae <pbuf_realloc+0xca>
 800f0a0:	4b0f      	ldr	r3, [pc, #60]	; (800f0e0 <pbuf_realloc+0xfc>)
 800f0a2:	f240 12bd 	movw	r2, #445	; 0x1bd
 800f0a6:	4912      	ldr	r1, [pc, #72]	; (800f0f0 <pbuf_realloc+0x10c>)
 800f0a8:	480f      	ldr	r0, [pc, #60]	; (800f0e8 <pbuf_realloc+0x104>)
 800f0aa:	f00a fa7d 	bl	80195a8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	897a      	ldrh	r2, [r7, #10]
 800f0b2:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	895a      	ldrh	r2, [r3, #10]
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d004      	beq.n	800f0ce <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	f000 f911 	bl	800f2f0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	601a      	str	r2, [r3, #0]
 800f0d4:	e000      	b.n	800f0d8 <pbuf_realloc+0xf4>
    return;
 800f0d6:	bf00      	nop

}
 800f0d8:	3710      	adds	r7, #16
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	bd80      	pop	{r7, pc}
 800f0de:	bf00      	nop
 800f0e0:	0801c338 	.word	0x0801c338
 800f0e4:	0801c450 	.word	0x0801c450
 800f0e8:	0801c398 	.word	0x0801c398
 800f0ec:	0801c468 	.word	0x0801c468
 800f0f0:	0801c480 	.word	0x0801c480

0800f0f4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b086      	sub	sp, #24
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	60f8      	str	r0, [r7, #12]
 800f0fc:	60b9      	str	r1, [r7, #8]
 800f0fe:	4613      	mov	r3, r2
 800f100:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	2b00      	cmp	r3, #0
 800f106:	d106      	bne.n	800f116 <pbuf_add_header_impl+0x22>
 800f108:	4b2b      	ldr	r3, [pc, #172]	; (800f1b8 <pbuf_add_header_impl+0xc4>)
 800f10a:	f240 12df 	movw	r2, #479	; 0x1df
 800f10e:	492b      	ldr	r1, [pc, #172]	; (800f1bc <pbuf_add_header_impl+0xc8>)
 800f110:	482b      	ldr	r0, [pc, #172]	; (800f1c0 <pbuf_add_header_impl+0xcc>)
 800f112:	f00a fa49 	bl	80195a8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d003      	beq.n	800f124 <pbuf_add_header_impl+0x30>
 800f11c:	68bb      	ldr	r3, [r7, #8]
 800f11e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f122:	d301      	bcc.n	800f128 <pbuf_add_header_impl+0x34>
    return 1;
 800f124:	2301      	movs	r3, #1
 800f126:	e043      	b.n	800f1b0 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800f128:	68bb      	ldr	r3, [r7, #8]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d101      	bne.n	800f132 <pbuf_add_header_impl+0x3e>
    return 0;
 800f12e:	2300      	movs	r3, #0
 800f130:	e03e      	b.n	800f1b0 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800f132:	68bb      	ldr	r3, [r7, #8]
 800f134:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	891a      	ldrh	r2, [r3, #8]
 800f13a:	8a7b      	ldrh	r3, [r7, #18]
 800f13c:	4413      	add	r3, r2
 800f13e:	b29b      	uxth	r3, r3
 800f140:	8a7a      	ldrh	r2, [r7, #18]
 800f142:	429a      	cmp	r2, r3
 800f144:	d901      	bls.n	800f14a <pbuf_add_header_impl+0x56>
    return 1;
 800f146:	2301      	movs	r3, #1
 800f148:	e032      	b.n	800f1b0 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	7b1b      	ldrb	r3, [r3, #12]
 800f14e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800f150:	8a3b      	ldrh	r3, [r7, #16]
 800f152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f156:	2b00      	cmp	r3, #0
 800f158:	d00c      	beq.n	800f174 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	685a      	ldr	r2, [r3, #4]
 800f15e:	68bb      	ldr	r3, [r7, #8]
 800f160:	425b      	negs	r3, r3
 800f162:	4413      	add	r3, r2
 800f164:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	3310      	adds	r3, #16
 800f16a:	697a      	ldr	r2, [r7, #20]
 800f16c:	429a      	cmp	r2, r3
 800f16e:	d20d      	bcs.n	800f18c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800f170:	2301      	movs	r3, #1
 800f172:	e01d      	b.n	800f1b0 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800f174:	79fb      	ldrb	r3, [r7, #7]
 800f176:	2b00      	cmp	r3, #0
 800f178:	d006      	beq.n	800f188 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	685a      	ldr	r2, [r3, #4]
 800f17e:	68bb      	ldr	r3, [r7, #8]
 800f180:	425b      	negs	r3, r3
 800f182:	4413      	add	r3, r2
 800f184:	617b      	str	r3, [r7, #20]
 800f186:	e001      	b.n	800f18c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800f188:	2301      	movs	r3, #1
 800f18a:	e011      	b.n	800f1b0 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	697a      	ldr	r2, [r7, #20]
 800f190:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	895a      	ldrh	r2, [r3, #10]
 800f196:	8a7b      	ldrh	r3, [r7, #18]
 800f198:	4413      	add	r3, r2
 800f19a:	b29a      	uxth	r2, r3
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	891a      	ldrh	r2, [r3, #8]
 800f1a4:	8a7b      	ldrh	r3, [r7, #18]
 800f1a6:	4413      	add	r3, r2
 800f1a8:	b29a      	uxth	r2, r3
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	811a      	strh	r2, [r3, #8]


  return 0;
 800f1ae:	2300      	movs	r3, #0
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	3718      	adds	r7, #24
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}
 800f1b8:	0801c338 	.word	0x0801c338
 800f1bc:	0801c49c 	.word	0x0801c49c
 800f1c0:	0801c398 	.word	0x0801c398

0800f1c4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800f1c4:	b580      	push	{r7, lr}
 800f1c6:	b082      	sub	sp, #8
 800f1c8:	af00      	add	r7, sp, #0
 800f1ca:	6078      	str	r0, [r7, #4]
 800f1cc:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	6839      	ldr	r1, [r7, #0]
 800f1d2:	6878      	ldr	r0, [r7, #4]
 800f1d4:	f7ff ff8e 	bl	800f0f4 <pbuf_add_header_impl>
 800f1d8:	4603      	mov	r3, r0
}
 800f1da:	4618      	mov	r0, r3
 800f1dc:	3708      	adds	r7, #8
 800f1de:	46bd      	mov	sp, r7
 800f1e0:	bd80      	pop	{r7, pc}
	...

0800f1e4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b084      	sub	sp, #16
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
 800f1ec:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d106      	bne.n	800f202 <pbuf_remove_header+0x1e>
 800f1f4:	4b20      	ldr	r3, [pc, #128]	; (800f278 <pbuf_remove_header+0x94>)
 800f1f6:	f240 224b 	movw	r2, #587	; 0x24b
 800f1fa:	4920      	ldr	r1, [pc, #128]	; (800f27c <pbuf_remove_header+0x98>)
 800f1fc:	4820      	ldr	r0, [pc, #128]	; (800f280 <pbuf_remove_header+0x9c>)
 800f1fe:	f00a f9d3 	bl	80195a8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d003      	beq.n	800f210 <pbuf_remove_header+0x2c>
 800f208:	683b      	ldr	r3, [r7, #0]
 800f20a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f20e:	d301      	bcc.n	800f214 <pbuf_remove_header+0x30>
    return 1;
 800f210:	2301      	movs	r3, #1
 800f212:	e02c      	b.n	800f26e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d101      	bne.n	800f21e <pbuf_remove_header+0x3a>
    return 0;
 800f21a:	2300      	movs	r3, #0
 800f21c:	e027      	b.n	800f26e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800f21e:	683b      	ldr	r3, [r7, #0]
 800f220:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	895b      	ldrh	r3, [r3, #10]
 800f226:	89fa      	ldrh	r2, [r7, #14]
 800f228:	429a      	cmp	r2, r3
 800f22a:	d908      	bls.n	800f23e <pbuf_remove_header+0x5a>
 800f22c:	4b12      	ldr	r3, [pc, #72]	; (800f278 <pbuf_remove_header+0x94>)
 800f22e:	f240 2255 	movw	r2, #597	; 0x255
 800f232:	4914      	ldr	r1, [pc, #80]	; (800f284 <pbuf_remove_header+0xa0>)
 800f234:	4812      	ldr	r0, [pc, #72]	; (800f280 <pbuf_remove_header+0x9c>)
 800f236:	f00a f9b7 	bl	80195a8 <iprintf>
 800f23a:	2301      	movs	r3, #1
 800f23c:	e017      	b.n	800f26e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	685b      	ldr	r3, [r3, #4]
 800f242:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	685a      	ldr	r2, [r3, #4]
 800f248:	683b      	ldr	r3, [r7, #0]
 800f24a:	441a      	add	r2, r3
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	895a      	ldrh	r2, [r3, #10]
 800f254:	89fb      	ldrh	r3, [r7, #14]
 800f256:	1ad3      	subs	r3, r2, r3
 800f258:	b29a      	uxth	r2, r3
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	891a      	ldrh	r2, [r3, #8]
 800f262:	89fb      	ldrh	r3, [r7, #14]
 800f264:	1ad3      	subs	r3, r2, r3
 800f266:	b29a      	uxth	r2, r3
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800f26c:	2300      	movs	r3, #0
}
 800f26e:	4618      	mov	r0, r3
 800f270:	3710      	adds	r7, #16
 800f272:	46bd      	mov	sp, r7
 800f274:	bd80      	pop	{r7, pc}
 800f276:	bf00      	nop
 800f278:	0801c338 	.word	0x0801c338
 800f27c:	0801c49c 	.word	0x0801c49c
 800f280:	0801c398 	.word	0x0801c398
 800f284:	0801c4a8 	.word	0x0801c4a8

0800f288 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b082      	sub	sp, #8
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	6078      	str	r0, [r7, #4]
 800f290:	460b      	mov	r3, r1
 800f292:	807b      	strh	r3, [r7, #2]
 800f294:	4613      	mov	r3, r2
 800f296:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800f298:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	da08      	bge.n	800f2b2 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800f2a0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f2a4:	425b      	negs	r3, r3
 800f2a6:	4619      	mov	r1, r3
 800f2a8:	6878      	ldr	r0, [r7, #4]
 800f2aa:	f7ff ff9b 	bl	800f1e4 <pbuf_remove_header>
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	e007      	b.n	800f2c2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800f2b2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f2b6:	787a      	ldrb	r2, [r7, #1]
 800f2b8:	4619      	mov	r1, r3
 800f2ba:	6878      	ldr	r0, [r7, #4]
 800f2bc:	f7ff ff1a 	bl	800f0f4 <pbuf_add_header_impl>
 800f2c0:	4603      	mov	r3, r0
  }
}
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	3708      	adds	r7, #8
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	bd80      	pop	{r7, pc}

0800f2ca <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800f2ca:	b580      	push	{r7, lr}
 800f2cc:	b082      	sub	sp, #8
 800f2ce:	af00      	add	r7, sp, #0
 800f2d0:	6078      	str	r0, [r7, #4]
 800f2d2:	460b      	mov	r3, r1
 800f2d4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800f2d6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f2da:	2201      	movs	r2, #1
 800f2dc:	4619      	mov	r1, r3
 800f2de:	6878      	ldr	r0, [r7, #4]
 800f2e0:	f7ff ffd2 	bl	800f288 <pbuf_header_impl>
 800f2e4:	4603      	mov	r3, r0
}
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	3708      	adds	r7, #8
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	bd80      	pop	{r7, pc}
	...

0800f2f0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	b086      	sub	sp, #24
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d10b      	bne.n	800f316 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d106      	bne.n	800f312 <pbuf_free+0x22>
 800f304:	4b38      	ldr	r3, [pc, #224]	; (800f3e8 <pbuf_free+0xf8>)
 800f306:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800f30a:	4938      	ldr	r1, [pc, #224]	; (800f3ec <pbuf_free+0xfc>)
 800f30c:	4838      	ldr	r0, [pc, #224]	; (800f3f0 <pbuf_free+0x100>)
 800f30e:	f00a f94b 	bl	80195a8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800f312:	2300      	movs	r3, #0
 800f314:	e063      	b.n	800f3de <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800f316:	2300      	movs	r3, #0
 800f318:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800f31a:	e05c      	b.n	800f3d6 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	7b9b      	ldrb	r3, [r3, #14]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d106      	bne.n	800f332 <pbuf_free+0x42>
 800f324:	4b30      	ldr	r3, [pc, #192]	; (800f3e8 <pbuf_free+0xf8>)
 800f326:	f240 22f1 	movw	r2, #753	; 0x2f1
 800f32a:	4932      	ldr	r1, [pc, #200]	; (800f3f4 <pbuf_free+0x104>)
 800f32c:	4830      	ldr	r0, [pc, #192]	; (800f3f0 <pbuf_free+0x100>)
 800f32e:	f00a f93b 	bl	80195a8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	7b9b      	ldrb	r3, [r3, #14]
 800f336:	3b01      	subs	r3, #1
 800f338:	b2da      	uxtb	r2, r3
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	739a      	strb	r2, [r3, #14]
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	7b9b      	ldrb	r3, [r3, #14]
 800f342:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800f344:	7dbb      	ldrb	r3, [r7, #22]
 800f346:	2b00      	cmp	r3, #0
 800f348:	d143      	bne.n	800f3d2 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	7b1b      	ldrb	r3, [r3, #12]
 800f354:	f003 030f 	and.w	r3, r3, #15
 800f358:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	7b5b      	ldrb	r3, [r3, #13]
 800f35e:	f003 0302 	and.w	r3, r3, #2
 800f362:	2b00      	cmp	r3, #0
 800f364:	d011      	beq.n	800f38a <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800f36a:	68bb      	ldr	r3, [r7, #8]
 800f36c:	691b      	ldr	r3, [r3, #16]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d106      	bne.n	800f380 <pbuf_free+0x90>
 800f372:	4b1d      	ldr	r3, [pc, #116]	; (800f3e8 <pbuf_free+0xf8>)
 800f374:	f240 22ff 	movw	r2, #767	; 0x2ff
 800f378:	491f      	ldr	r1, [pc, #124]	; (800f3f8 <pbuf_free+0x108>)
 800f37a:	481d      	ldr	r0, [pc, #116]	; (800f3f0 <pbuf_free+0x100>)
 800f37c:	f00a f914 	bl	80195a8 <iprintf>
        pc->custom_free_function(p);
 800f380:	68bb      	ldr	r3, [r7, #8]
 800f382:	691b      	ldr	r3, [r3, #16]
 800f384:	6878      	ldr	r0, [r7, #4]
 800f386:	4798      	blx	r3
 800f388:	e01d      	b.n	800f3c6 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800f38a:	7bfb      	ldrb	r3, [r7, #15]
 800f38c:	2b02      	cmp	r3, #2
 800f38e:	d104      	bne.n	800f39a <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800f390:	6879      	ldr	r1, [r7, #4]
 800f392:	2008      	movs	r0, #8
 800f394:	f7ff f99a 	bl	800e6cc <memp_free>
 800f398:	e015      	b.n	800f3c6 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800f39a:	7bfb      	ldrb	r3, [r7, #15]
 800f39c:	2b01      	cmp	r3, #1
 800f39e:	d104      	bne.n	800f3aa <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800f3a0:	6879      	ldr	r1, [r7, #4]
 800f3a2:	2007      	movs	r0, #7
 800f3a4:	f7ff f992 	bl	800e6cc <memp_free>
 800f3a8:	e00d      	b.n	800f3c6 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800f3aa:	7bfb      	ldrb	r3, [r7, #15]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d103      	bne.n	800f3b8 <pbuf_free+0xc8>
          mem_free(p);
 800f3b0:	6878      	ldr	r0, [r7, #4]
 800f3b2:	f7fe fe61 	bl	800e078 <mem_free>
 800f3b6:	e006      	b.n	800f3c6 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800f3b8:	4b0b      	ldr	r3, [pc, #44]	; (800f3e8 <pbuf_free+0xf8>)
 800f3ba:	f240 320f 	movw	r2, #783	; 0x30f
 800f3be:	490f      	ldr	r1, [pc, #60]	; (800f3fc <pbuf_free+0x10c>)
 800f3c0:	480b      	ldr	r0, [pc, #44]	; (800f3f0 <pbuf_free+0x100>)
 800f3c2:	f00a f8f1 	bl	80195a8 <iprintf>
        }
      }
      count++;
 800f3c6:	7dfb      	ldrb	r3, [r7, #23]
 800f3c8:	3301      	adds	r3, #1
 800f3ca:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800f3cc:	693b      	ldr	r3, [r7, #16]
 800f3ce:	607b      	str	r3, [r7, #4]
 800f3d0:	e001      	b.n	800f3d6 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d19f      	bne.n	800f31c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800f3dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f3de:	4618      	mov	r0, r3
 800f3e0:	3718      	adds	r7, #24
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	0801c338 	.word	0x0801c338
 800f3ec:	0801c49c 	.word	0x0801c49c
 800f3f0:	0801c398 	.word	0x0801c398
 800f3f4:	0801c4c8 	.word	0x0801c4c8
 800f3f8:	0801c4e0 	.word	0x0801c4e0
 800f3fc:	0801c504 	.word	0x0801c504

0800f400 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800f400:	b480      	push	{r7}
 800f402:	b085      	sub	sp, #20
 800f404:	af00      	add	r7, sp, #0
 800f406:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800f408:	2300      	movs	r3, #0
 800f40a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800f40c:	e005      	b.n	800f41a <pbuf_clen+0x1a>
    ++len;
 800f40e:	89fb      	ldrh	r3, [r7, #14]
 800f410:	3301      	adds	r3, #1
 800f412:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d1f6      	bne.n	800f40e <pbuf_clen+0xe>
  }
  return len;
 800f420:	89fb      	ldrh	r3, [r7, #14]
}
 800f422:	4618      	mov	r0, r3
 800f424:	3714      	adds	r7, #20
 800f426:	46bd      	mov	sp, r7
 800f428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42c:	4770      	bx	lr
	...

0800f430 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b082      	sub	sp, #8
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d010      	beq.n	800f460 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	7b9b      	ldrb	r3, [r3, #14]
 800f442:	3301      	adds	r3, #1
 800f444:	b2da      	uxtb	r2, r3
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	7b9b      	ldrb	r3, [r3, #14]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d106      	bne.n	800f460 <pbuf_ref+0x30>
 800f452:	4b05      	ldr	r3, [pc, #20]	; (800f468 <pbuf_ref+0x38>)
 800f454:	f240 3242 	movw	r2, #834	; 0x342
 800f458:	4904      	ldr	r1, [pc, #16]	; (800f46c <pbuf_ref+0x3c>)
 800f45a:	4805      	ldr	r0, [pc, #20]	; (800f470 <pbuf_ref+0x40>)
 800f45c:	f00a f8a4 	bl	80195a8 <iprintf>
  }
}
 800f460:	bf00      	nop
 800f462:	3708      	adds	r7, #8
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}
 800f468:	0801c338 	.word	0x0801c338
 800f46c:	0801c518 	.word	0x0801c518
 800f470:	0801c398 	.word	0x0801c398

0800f474 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800f474:	b580      	push	{r7, lr}
 800f476:	b084      	sub	sp, #16
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]
 800f47c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d002      	beq.n	800f48a <pbuf_cat+0x16>
 800f484:	683b      	ldr	r3, [r7, #0]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d107      	bne.n	800f49a <pbuf_cat+0x26>
 800f48a:	4b20      	ldr	r3, [pc, #128]	; (800f50c <pbuf_cat+0x98>)
 800f48c:	f240 3259 	movw	r2, #857	; 0x359
 800f490:	491f      	ldr	r1, [pc, #124]	; (800f510 <pbuf_cat+0x9c>)
 800f492:	4820      	ldr	r0, [pc, #128]	; (800f514 <pbuf_cat+0xa0>)
 800f494:	f00a f888 	bl	80195a8 <iprintf>
 800f498:	e034      	b.n	800f504 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	60fb      	str	r3, [r7, #12]
 800f49e:	e00a      	b.n	800f4b6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	891a      	ldrh	r2, [r3, #8]
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	891b      	ldrh	r3, [r3, #8]
 800f4a8:	4413      	add	r3, r2
 800f4aa:	b29a      	uxth	r2, r3
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	60fb      	str	r3, [r7, #12]
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d1f0      	bne.n	800f4a0 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	891a      	ldrh	r2, [r3, #8]
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	895b      	ldrh	r3, [r3, #10]
 800f4c6:	429a      	cmp	r2, r3
 800f4c8:	d006      	beq.n	800f4d8 <pbuf_cat+0x64>
 800f4ca:	4b10      	ldr	r3, [pc, #64]	; (800f50c <pbuf_cat+0x98>)
 800f4cc:	f240 3262 	movw	r2, #866	; 0x362
 800f4d0:	4911      	ldr	r1, [pc, #68]	; (800f518 <pbuf_cat+0xa4>)
 800f4d2:	4810      	ldr	r0, [pc, #64]	; (800f514 <pbuf_cat+0xa0>)
 800f4d4:	f00a f868 	bl	80195a8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d006      	beq.n	800f4ee <pbuf_cat+0x7a>
 800f4e0:	4b0a      	ldr	r3, [pc, #40]	; (800f50c <pbuf_cat+0x98>)
 800f4e2:	f240 3263 	movw	r2, #867	; 0x363
 800f4e6:	490d      	ldr	r1, [pc, #52]	; (800f51c <pbuf_cat+0xa8>)
 800f4e8:	480a      	ldr	r0, [pc, #40]	; (800f514 <pbuf_cat+0xa0>)
 800f4ea:	f00a f85d 	bl	80195a8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	891a      	ldrh	r2, [r3, #8]
 800f4f2:	683b      	ldr	r3, [r7, #0]
 800f4f4:	891b      	ldrh	r3, [r3, #8]
 800f4f6:	4413      	add	r3, r2
 800f4f8:	b29a      	uxth	r2, r3
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	683a      	ldr	r2, [r7, #0]
 800f502:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800f504:	3710      	adds	r7, #16
 800f506:	46bd      	mov	sp, r7
 800f508:	bd80      	pop	{r7, pc}
 800f50a:	bf00      	nop
 800f50c:	0801c338 	.word	0x0801c338
 800f510:	0801c52c 	.word	0x0801c52c
 800f514:	0801c398 	.word	0x0801c398
 800f518:	0801c564 	.word	0x0801c564
 800f51c:	0801c594 	.word	0x0801c594

0800f520 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b086      	sub	sp, #24
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
 800f528:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800f52a:	2300      	movs	r3, #0
 800f52c:	617b      	str	r3, [r7, #20]
 800f52e:	2300      	movs	r3, #0
 800f530:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	2b00      	cmp	r3, #0
 800f536:	d008      	beq.n	800f54a <pbuf_copy+0x2a>
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d005      	beq.n	800f54a <pbuf_copy+0x2a>
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	891a      	ldrh	r2, [r3, #8]
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	891b      	ldrh	r3, [r3, #8]
 800f546:	429a      	cmp	r2, r3
 800f548:	d209      	bcs.n	800f55e <pbuf_copy+0x3e>
 800f54a:	4b57      	ldr	r3, [pc, #348]	; (800f6a8 <pbuf_copy+0x188>)
 800f54c:	f240 32c9 	movw	r2, #969	; 0x3c9
 800f550:	4956      	ldr	r1, [pc, #344]	; (800f6ac <pbuf_copy+0x18c>)
 800f552:	4857      	ldr	r0, [pc, #348]	; (800f6b0 <pbuf_copy+0x190>)
 800f554:	f00a f828 	bl	80195a8 <iprintf>
 800f558:	f06f 030f 	mvn.w	r3, #15
 800f55c:	e09f      	b.n	800f69e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	895b      	ldrh	r3, [r3, #10]
 800f562:	461a      	mov	r2, r3
 800f564:	697b      	ldr	r3, [r7, #20]
 800f566:	1ad2      	subs	r2, r2, r3
 800f568:	683b      	ldr	r3, [r7, #0]
 800f56a:	895b      	ldrh	r3, [r3, #10]
 800f56c:	4619      	mov	r1, r3
 800f56e:	693b      	ldr	r3, [r7, #16]
 800f570:	1acb      	subs	r3, r1, r3
 800f572:	429a      	cmp	r2, r3
 800f574:	d306      	bcc.n	800f584 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	895b      	ldrh	r3, [r3, #10]
 800f57a:	461a      	mov	r2, r3
 800f57c:	693b      	ldr	r3, [r7, #16]
 800f57e:	1ad3      	subs	r3, r2, r3
 800f580:	60fb      	str	r3, [r7, #12]
 800f582:	e005      	b.n	800f590 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	895b      	ldrh	r3, [r3, #10]
 800f588:	461a      	mov	r2, r3
 800f58a:	697b      	ldr	r3, [r7, #20]
 800f58c:	1ad3      	subs	r3, r2, r3
 800f58e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	685a      	ldr	r2, [r3, #4]
 800f594:	697b      	ldr	r3, [r7, #20]
 800f596:	18d0      	adds	r0, r2, r3
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	685a      	ldr	r2, [r3, #4]
 800f59c:	693b      	ldr	r3, [r7, #16]
 800f59e:	4413      	add	r3, r2
 800f5a0:	68fa      	ldr	r2, [r7, #12]
 800f5a2:	4619      	mov	r1, r3
 800f5a4:	f009 fad6 	bl	8018b54 <memcpy>
    offset_to += len;
 800f5a8:	697a      	ldr	r2, [r7, #20]
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	4413      	add	r3, r2
 800f5ae:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800f5b0:	693a      	ldr	r2, [r7, #16]
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	4413      	add	r3, r2
 800f5b6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	895b      	ldrh	r3, [r3, #10]
 800f5bc:	461a      	mov	r2, r3
 800f5be:	697b      	ldr	r3, [r7, #20]
 800f5c0:	4293      	cmp	r3, r2
 800f5c2:	d906      	bls.n	800f5d2 <pbuf_copy+0xb2>
 800f5c4:	4b38      	ldr	r3, [pc, #224]	; (800f6a8 <pbuf_copy+0x188>)
 800f5c6:	f240 32d9 	movw	r2, #985	; 0x3d9
 800f5ca:	493a      	ldr	r1, [pc, #232]	; (800f6b4 <pbuf_copy+0x194>)
 800f5cc:	4838      	ldr	r0, [pc, #224]	; (800f6b0 <pbuf_copy+0x190>)
 800f5ce:	f009 ffeb 	bl	80195a8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	895b      	ldrh	r3, [r3, #10]
 800f5d6:	461a      	mov	r2, r3
 800f5d8:	693b      	ldr	r3, [r7, #16]
 800f5da:	4293      	cmp	r3, r2
 800f5dc:	d906      	bls.n	800f5ec <pbuf_copy+0xcc>
 800f5de:	4b32      	ldr	r3, [pc, #200]	; (800f6a8 <pbuf_copy+0x188>)
 800f5e0:	f240 32da 	movw	r2, #986	; 0x3da
 800f5e4:	4934      	ldr	r1, [pc, #208]	; (800f6b8 <pbuf_copy+0x198>)
 800f5e6:	4832      	ldr	r0, [pc, #200]	; (800f6b0 <pbuf_copy+0x190>)
 800f5e8:	f009 ffde 	bl	80195a8 <iprintf>
    if (offset_from >= p_from->len) {
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	895b      	ldrh	r3, [r3, #10]
 800f5f0:	461a      	mov	r2, r3
 800f5f2:	693b      	ldr	r3, [r7, #16]
 800f5f4:	4293      	cmp	r3, r2
 800f5f6:	d304      	bcc.n	800f602 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	895b      	ldrh	r3, [r3, #10]
 800f606:	461a      	mov	r2, r3
 800f608:	697b      	ldr	r3, [r7, #20]
 800f60a:	4293      	cmp	r3, r2
 800f60c:	d114      	bne.n	800f638 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800f60e:	2300      	movs	r3, #0
 800f610:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d10c      	bne.n	800f638 <pbuf_copy+0x118>
 800f61e:	683b      	ldr	r3, [r7, #0]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d009      	beq.n	800f638 <pbuf_copy+0x118>
 800f624:	4b20      	ldr	r3, [pc, #128]	; (800f6a8 <pbuf_copy+0x188>)
 800f626:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800f62a:	4924      	ldr	r1, [pc, #144]	; (800f6bc <pbuf_copy+0x19c>)
 800f62c:	4820      	ldr	r0, [pc, #128]	; (800f6b0 <pbuf_copy+0x190>)
 800f62e:	f009 ffbb 	bl	80195a8 <iprintf>
 800f632:	f06f 030f 	mvn.w	r3, #15
 800f636:	e032      	b.n	800f69e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d013      	beq.n	800f666 <pbuf_copy+0x146>
 800f63e:	683b      	ldr	r3, [r7, #0]
 800f640:	895a      	ldrh	r2, [r3, #10]
 800f642:	683b      	ldr	r3, [r7, #0]
 800f644:	891b      	ldrh	r3, [r3, #8]
 800f646:	429a      	cmp	r2, r3
 800f648:	d10d      	bne.n	800f666 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d009      	beq.n	800f666 <pbuf_copy+0x146>
 800f652:	4b15      	ldr	r3, [pc, #84]	; (800f6a8 <pbuf_copy+0x188>)
 800f654:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800f658:	4919      	ldr	r1, [pc, #100]	; (800f6c0 <pbuf_copy+0x1a0>)
 800f65a:	4815      	ldr	r0, [pc, #84]	; (800f6b0 <pbuf_copy+0x190>)
 800f65c:	f009 ffa4 	bl	80195a8 <iprintf>
 800f660:	f06f 0305 	mvn.w	r3, #5
 800f664:	e01b      	b.n	800f69e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d013      	beq.n	800f694 <pbuf_copy+0x174>
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	895a      	ldrh	r2, [r3, #10]
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	891b      	ldrh	r3, [r3, #8]
 800f674:	429a      	cmp	r2, r3
 800f676:	d10d      	bne.n	800f694 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d009      	beq.n	800f694 <pbuf_copy+0x174>
 800f680:	4b09      	ldr	r3, [pc, #36]	; (800f6a8 <pbuf_copy+0x188>)
 800f682:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800f686:	490e      	ldr	r1, [pc, #56]	; (800f6c0 <pbuf_copy+0x1a0>)
 800f688:	4809      	ldr	r0, [pc, #36]	; (800f6b0 <pbuf_copy+0x190>)
 800f68a:	f009 ff8d 	bl	80195a8 <iprintf>
 800f68e:	f06f 0305 	mvn.w	r3, #5
 800f692:	e004      	b.n	800f69e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800f694:	683b      	ldr	r3, [r7, #0]
 800f696:	2b00      	cmp	r3, #0
 800f698:	f47f af61 	bne.w	800f55e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800f69c:	2300      	movs	r3, #0
}
 800f69e:	4618      	mov	r0, r3
 800f6a0:	3718      	adds	r7, #24
 800f6a2:	46bd      	mov	sp, r7
 800f6a4:	bd80      	pop	{r7, pc}
 800f6a6:	bf00      	nop
 800f6a8:	0801c338 	.word	0x0801c338
 800f6ac:	0801c5e0 	.word	0x0801c5e0
 800f6b0:	0801c398 	.word	0x0801c398
 800f6b4:	0801c610 	.word	0x0801c610
 800f6b8:	0801c628 	.word	0x0801c628
 800f6bc:	0801c644 	.word	0x0801c644
 800f6c0:	0801c654 	.word	0x0801c654

0800f6c4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800f6c4:	b580      	push	{r7, lr}
 800f6c6:	b088      	sub	sp, #32
 800f6c8:	af00      	add	r7, sp, #0
 800f6ca:	60f8      	str	r0, [r7, #12]
 800f6cc:	60b9      	str	r1, [r7, #8]
 800f6ce:	4611      	mov	r1, r2
 800f6d0:	461a      	mov	r2, r3
 800f6d2:	460b      	mov	r3, r1
 800f6d4:	80fb      	strh	r3, [r7, #6]
 800f6d6:	4613      	mov	r3, r2
 800f6d8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800f6da:	2300      	movs	r3, #0
 800f6dc:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d108      	bne.n	800f6fa <pbuf_copy_partial+0x36>
 800f6e8:	4b2b      	ldr	r3, [pc, #172]	; (800f798 <pbuf_copy_partial+0xd4>)
 800f6ea:	f240 420a 	movw	r2, #1034	; 0x40a
 800f6ee:	492b      	ldr	r1, [pc, #172]	; (800f79c <pbuf_copy_partial+0xd8>)
 800f6f0:	482b      	ldr	r0, [pc, #172]	; (800f7a0 <pbuf_copy_partial+0xdc>)
 800f6f2:	f009 ff59 	bl	80195a8 <iprintf>
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	e04a      	b.n	800f790 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800f6fa:	68bb      	ldr	r3, [r7, #8]
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d108      	bne.n	800f712 <pbuf_copy_partial+0x4e>
 800f700:	4b25      	ldr	r3, [pc, #148]	; (800f798 <pbuf_copy_partial+0xd4>)
 800f702:	f240 420b 	movw	r2, #1035	; 0x40b
 800f706:	4927      	ldr	r1, [pc, #156]	; (800f7a4 <pbuf_copy_partial+0xe0>)
 800f708:	4825      	ldr	r0, [pc, #148]	; (800f7a0 <pbuf_copy_partial+0xdc>)
 800f70a:	f009 ff4d 	bl	80195a8 <iprintf>
 800f70e:	2300      	movs	r3, #0
 800f710:	e03e      	b.n	800f790 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	61fb      	str	r3, [r7, #28]
 800f716:	e034      	b.n	800f782 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800f718:	88bb      	ldrh	r3, [r7, #4]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d00a      	beq.n	800f734 <pbuf_copy_partial+0x70>
 800f71e:	69fb      	ldr	r3, [r7, #28]
 800f720:	895b      	ldrh	r3, [r3, #10]
 800f722:	88ba      	ldrh	r2, [r7, #4]
 800f724:	429a      	cmp	r2, r3
 800f726:	d305      	bcc.n	800f734 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800f728:	69fb      	ldr	r3, [r7, #28]
 800f72a:	895b      	ldrh	r3, [r3, #10]
 800f72c:	88ba      	ldrh	r2, [r7, #4]
 800f72e:	1ad3      	subs	r3, r2, r3
 800f730:	80bb      	strh	r3, [r7, #4]
 800f732:	e023      	b.n	800f77c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800f734:	69fb      	ldr	r3, [r7, #28]
 800f736:	895a      	ldrh	r2, [r3, #10]
 800f738:	88bb      	ldrh	r3, [r7, #4]
 800f73a:	1ad3      	subs	r3, r2, r3
 800f73c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800f73e:	8b3a      	ldrh	r2, [r7, #24]
 800f740:	88fb      	ldrh	r3, [r7, #6]
 800f742:	429a      	cmp	r2, r3
 800f744:	d901      	bls.n	800f74a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800f746:	88fb      	ldrh	r3, [r7, #6]
 800f748:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800f74a:	8b7b      	ldrh	r3, [r7, #26]
 800f74c:	68ba      	ldr	r2, [r7, #8]
 800f74e:	18d0      	adds	r0, r2, r3
 800f750:	69fb      	ldr	r3, [r7, #28]
 800f752:	685a      	ldr	r2, [r3, #4]
 800f754:	88bb      	ldrh	r3, [r7, #4]
 800f756:	4413      	add	r3, r2
 800f758:	8b3a      	ldrh	r2, [r7, #24]
 800f75a:	4619      	mov	r1, r3
 800f75c:	f009 f9fa 	bl	8018b54 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800f760:	8afa      	ldrh	r2, [r7, #22]
 800f762:	8b3b      	ldrh	r3, [r7, #24]
 800f764:	4413      	add	r3, r2
 800f766:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800f768:	8b7a      	ldrh	r2, [r7, #26]
 800f76a:	8b3b      	ldrh	r3, [r7, #24]
 800f76c:	4413      	add	r3, r2
 800f76e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800f770:	88fa      	ldrh	r2, [r7, #6]
 800f772:	8b3b      	ldrh	r3, [r7, #24]
 800f774:	1ad3      	subs	r3, r2, r3
 800f776:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800f778:	2300      	movs	r3, #0
 800f77a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800f77c:	69fb      	ldr	r3, [r7, #28]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	61fb      	str	r3, [r7, #28]
 800f782:	88fb      	ldrh	r3, [r7, #6]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d002      	beq.n	800f78e <pbuf_copy_partial+0xca>
 800f788:	69fb      	ldr	r3, [r7, #28]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d1c4      	bne.n	800f718 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800f78e:	8afb      	ldrh	r3, [r7, #22]
}
 800f790:	4618      	mov	r0, r3
 800f792:	3720      	adds	r7, #32
 800f794:	46bd      	mov	sp, r7
 800f796:	bd80      	pop	{r7, pc}
 800f798:	0801c338 	.word	0x0801c338
 800f79c:	0801c680 	.word	0x0801c680
 800f7a0:	0801c398 	.word	0x0801c398
 800f7a4:	0801c6a0 	.word	0x0801c6a0

0800f7a8 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b088      	sub	sp, #32
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	60f8      	str	r0, [r7, #12]
 800f7b0:	60b9      	str	r1, [r7, #8]
 800f7b2:	4613      	mov	r3, r2
 800f7b4:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800f7b6:	88fb      	ldrh	r3, [r7, #6]
 800f7b8:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d109      	bne.n	800f7d8 <pbuf_take+0x30>
 800f7c4:	4b3a      	ldr	r3, [pc, #232]	; (800f8b0 <pbuf_take+0x108>)
 800f7c6:	f240 42b3 	movw	r2, #1203	; 0x4b3
 800f7ca:	493a      	ldr	r1, [pc, #232]	; (800f8b4 <pbuf_take+0x10c>)
 800f7cc:	483a      	ldr	r0, [pc, #232]	; (800f8b8 <pbuf_take+0x110>)
 800f7ce:	f009 feeb 	bl	80195a8 <iprintf>
 800f7d2:	f06f 030f 	mvn.w	r3, #15
 800f7d6:	e067      	b.n	800f8a8 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800f7d8:	68bb      	ldr	r3, [r7, #8]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d109      	bne.n	800f7f2 <pbuf_take+0x4a>
 800f7de:	4b34      	ldr	r3, [pc, #208]	; (800f8b0 <pbuf_take+0x108>)
 800f7e0:	f240 42b4 	movw	r2, #1204	; 0x4b4
 800f7e4:	4935      	ldr	r1, [pc, #212]	; (800f8bc <pbuf_take+0x114>)
 800f7e6:	4834      	ldr	r0, [pc, #208]	; (800f8b8 <pbuf_take+0x110>)
 800f7e8:	f009 fede 	bl	80195a8 <iprintf>
 800f7ec:	f06f 030f 	mvn.w	r3, #15
 800f7f0:	e05a      	b.n	800f8a8 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800f7f2:	68fb      	ldr	r3, [r7, #12]
 800f7f4:	891b      	ldrh	r3, [r3, #8]
 800f7f6:	88fa      	ldrh	r2, [r7, #6]
 800f7f8:	429a      	cmp	r2, r3
 800f7fa:	d909      	bls.n	800f810 <pbuf_take+0x68>
 800f7fc:	4b2c      	ldr	r3, [pc, #176]	; (800f8b0 <pbuf_take+0x108>)
 800f7fe:	f240 42b5 	movw	r2, #1205	; 0x4b5
 800f802:	492f      	ldr	r1, [pc, #188]	; (800f8c0 <pbuf_take+0x118>)
 800f804:	482c      	ldr	r0, [pc, #176]	; (800f8b8 <pbuf_take+0x110>)
 800f806:	f009 fecf 	bl	80195a8 <iprintf>
 800f80a:	f04f 33ff 	mov.w	r3, #4294967295
 800f80e:	e04b      	b.n	800f8a8 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d007      	beq.n	800f826 <pbuf_take+0x7e>
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d004      	beq.n	800f826 <pbuf_take+0x7e>
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	891b      	ldrh	r3, [r3, #8]
 800f820:	88fa      	ldrh	r2, [r7, #6]
 800f822:	429a      	cmp	r2, r3
 800f824:	d902      	bls.n	800f82c <pbuf_take+0x84>
    return ERR_ARG;
 800f826:	f06f 030f 	mvn.w	r3, #15
 800f82a:	e03d      	b.n	800f8a8 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	61fb      	str	r3, [r7, #28]
 800f830:	e028      	b.n	800f884 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800f832:	69fb      	ldr	r3, [r7, #28]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d106      	bne.n	800f846 <pbuf_take+0x9e>
 800f838:	4b1d      	ldr	r3, [pc, #116]	; (800f8b0 <pbuf_take+0x108>)
 800f83a:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800f83e:	4921      	ldr	r1, [pc, #132]	; (800f8c4 <pbuf_take+0x11c>)
 800f840:	481d      	ldr	r0, [pc, #116]	; (800f8b8 <pbuf_take+0x110>)
 800f842:	f009 feb1 	bl	80195a8 <iprintf>
    buf_copy_len = total_copy_len;
 800f846:	697b      	ldr	r3, [r7, #20]
 800f848:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800f84a:	69fb      	ldr	r3, [r7, #28]
 800f84c:	895b      	ldrh	r3, [r3, #10]
 800f84e:	461a      	mov	r2, r3
 800f850:	69bb      	ldr	r3, [r7, #24]
 800f852:	4293      	cmp	r3, r2
 800f854:	d902      	bls.n	800f85c <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800f856:	69fb      	ldr	r3, [r7, #28]
 800f858:	895b      	ldrh	r3, [r3, #10]
 800f85a:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800f85c:	69fb      	ldr	r3, [r7, #28]
 800f85e:	6858      	ldr	r0, [r3, #4]
 800f860:	68ba      	ldr	r2, [r7, #8]
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	4413      	add	r3, r2
 800f866:	69ba      	ldr	r2, [r7, #24]
 800f868:	4619      	mov	r1, r3
 800f86a:	f009 f973 	bl	8018b54 <memcpy>
    total_copy_len -= buf_copy_len;
 800f86e:	697a      	ldr	r2, [r7, #20]
 800f870:	69bb      	ldr	r3, [r7, #24]
 800f872:	1ad3      	subs	r3, r2, r3
 800f874:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800f876:	693a      	ldr	r2, [r7, #16]
 800f878:	69bb      	ldr	r3, [r7, #24]
 800f87a:	4413      	add	r3, r2
 800f87c:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800f87e:	69fb      	ldr	r3, [r7, #28]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	61fb      	str	r3, [r7, #28]
 800f884:	697b      	ldr	r3, [r7, #20]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d1d3      	bne.n	800f832 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800f88a:	697b      	ldr	r3, [r7, #20]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d103      	bne.n	800f898 <pbuf_take+0xf0>
 800f890:	88fb      	ldrh	r3, [r7, #6]
 800f892:	693a      	ldr	r2, [r7, #16]
 800f894:	429a      	cmp	r2, r3
 800f896:	d006      	beq.n	800f8a6 <pbuf_take+0xfe>
 800f898:	4b05      	ldr	r3, [pc, #20]	; (800f8b0 <pbuf_take+0x108>)
 800f89a:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 800f89e:	490a      	ldr	r1, [pc, #40]	; (800f8c8 <pbuf_take+0x120>)
 800f8a0:	4805      	ldr	r0, [pc, #20]	; (800f8b8 <pbuf_take+0x110>)
 800f8a2:	f009 fe81 	bl	80195a8 <iprintf>
  return ERR_OK;
 800f8a6:	2300      	movs	r3, #0
}
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	3720      	adds	r7, #32
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}
 800f8b0:	0801c338 	.word	0x0801c338
 800f8b4:	0801c710 	.word	0x0801c710
 800f8b8:	0801c398 	.word	0x0801c398
 800f8bc:	0801c728 	.word	0x0801c728
 800f8c0:	0801c744 	.word	0x0801c744
 800f8c4:	0801c764 	.word	0x0801c764
 800f8c8:	0801c77c 	.word	0x0801c77c

0800f8cc <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b084      	sub	sp, #16
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	4603      	mov	r3, r0
 800f8d4:	603a      	str	r2, [r7, #0]
 800f8d6:	71fb      	strb	r3, [r7, #7]
 800f8d8:	460b      	mov	r3, r1
 800f8da:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	8919      	ldrh	r1, [r3, #8]
 800f8e0:	88ba      	ldrh	r2, [r7, #4]
 800f8e2:	79fb      	ldrb	r3, [r7, #7]
 800f8e4:	4618      	mov	r0, r3
 800f8e6:	f7ff fa1f 	bl	800ed28 <pbuf_alloc>
 800f8ea:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d101      	bne.n	800f8f6 <pbuf_clone+0x2a>
    return NULL;
 800f8f2:	2300      	movs	r3, #0
 800f8f4:	e011      	b.n	800f91a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800f8f6:	6839      	ldr	r1, [r7, #0]
 800f8f8:	68f8      	ldr	r0, [r7, #12]
 800f8fa:	f7ff fe11 	bl	800f520 <pbuf_copy>
 800f8fe:	4603      	mov	r3, r0
 800f900:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800f902:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d006      	beq.n	800f918 <pbuf_clone+0x4c>
 800f90a:	4b06      	ldr	r3, [pc, #24]	; (800f924 <pbuf_clone+0x58>)
 800f90c:	f240 5224 	movw	r2, #1316	; 0x524
 800f910:	4905      	ldr	r1, [pc, #20]	; (800f928 <pbuf_clone+0x5c>)
 800f912:	4806      	ldr	r0, [pc, #24]	; (800f92c <pbuf_clone+0x60>)
 800f914:	f009 fe48 	bl	80195a8 <iprintf>
  return q;
 800f918:	68fb      	ldr	r3, [r7, #12]
}
 800f91a:	4618      	mov	r0, r3
 800f91c:	3710      	adds	r7, #16
 800f91e:	46bd      	mov	sp, r7
 800f920:	bd80      	pop	{r7, pc}
 800f922:	bf00      	nop
 800f924:	0801c338 	.word	0x0801c338
 800f928:	0801c7ac 	.word	0x0801c7ac
 800f92c:	0801c398 	.word	0x0801c398

0800f930 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800f930:	b580      	push	{r7, lr}
 800f932:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800f934:	f009 fe66 	bl	8019604 <rand>
 800f938:	4603      	mov	r3, r0
 800f93a:	b29b      	uxth	r3, r3
 800f93c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800f940:	b29b      	uxth	r3, r3
 800f942:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800f946:	b29a      	uxth	r2, r3
 800f948:	4b01      	ldr	r3, [pc, #4]	; (800f950 <tcp_init+0x20>)
 800f94a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800f94c:	bf00      	nop
 800f94e:	bd80      	pop	{r7, pc}
 800f950:	20000030 	.word	0x20000030

0800f954 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800f954:	b580      	push	{r7, lr}
 800f956:	b082      	sub	sp, #8
 800f958:	af00      	add	r7, sp, #0
 800f95a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	7d1b      	ldrb	r3, [r3, #20]
 800f960:	2b01      	cmp	r3, #1
 800f962:	d105      	bne.n	800f970 <tcp_free+0x1c>
 800f964:	4b06      	ldr	r3, [pc, #24]	; (800f980 <tcp_free+0x2c>)
 800f966:	22d4      	movs	r2, #212	; 0xd4
 800f968:	4906      	ldr	r1, [pc, #24]	; (800f984 <tcp_free+0x30>)
 800f96a:	4807      	ldr	r0, [pc, #28]	; (800f988 <tcp_free+0x34>)
 800f96c:	f009 fe1c 	bl	80195a8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800f970:	6879      	ldr	r1, [r7, #4]
 800f972:	2001      	movs	r0, #1
 800f974:	f7fe feaa 	bl	800e6cc <memp_free>
}
 800f978:	bf00      	nop
 800f97a:	3708      	adds	r7, #8
 800f97c:	46bd      	mov	sp, r7
 800f97e:	bd80      	pop	{r7, pc}
 800f980:	0801c838 	.word	0x0801c838
 800f984:	0801c868 	.word	0x0801c868
 800f988:	0801c87c 	.word	0x0801c87c

0800f98c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b082      	sub	sp, #8
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	7d1b      	ldrb	r3, [r3, #20]
 800f998:	2b01      	cmp	r3, #1
 800f99a:	d105      	bne.n	800f9a8 <tcp_free_listen+0x1c>
 800f99c:	4b06      	ldr	r3, [pc, #24]	; (800f9b8 <tcp_free_listen+0x2c>)
 800f99e:	22df      	movs	r2, #223	; 0xdf
 800f9a0:	4906      	ldr	r1, [pc, #24]	; (800f9bc <tcp_free_listen+0x30>)
 800f9a2:	4807      	ldr	r0, [pc, #28]	; (800f9c0 <tcp_free_listen+0x34>)
 800f9a4:	f009 fe00 	bl	80195a8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800f9a8:	6879      	ldr	r1, [r7, #4]
 800f9aa:	2002      	movs	r0, #2
 800f9ac:	f7fe fe8e 	bl	800e6cc <memp_free>
}
 800f9b0:	bf00      	nop
 800f9b2:	3708      	adds	r7, #8
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	bd80      	pop	{r7, pc}
 800f9b8:	0801c838 	.word	0x0801c838
 800f9bc:	0801c8a4 	.word	0x0801c8a4
 800f9c0:	0801c87c 	.word	0x0801c87c

0800f9c4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800f9c8:	f001 f800 	bl	80109cc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800f9cc:	4b07      	ldr	r3, [pc, #28]	; (800f9ec <tcp_tmr+0x28>)
 800f9ce:	781b      	ldrb	r3, [r3, #0]
 800f9d0:	3301      	adds	r3, #1
 800f9d2:	b2da      	uxtb	r2, r3
 800f9d4:	4b05      	ldr	r3, [pc, #20]	; (800f9ec <tcp_tmr+0x28>)
 800f9d6:	701a      	strb	r2, [r3, #0]
 800f9d8:	4b04      	ldr	r3, [pc, #16]	; (800f9ec <tcp_tmr+0x28>)
 800f9da:	781b      	ldrb	r3, [r3, #0]
 800f9dc:	f003 0301 	and.w	r3, r3, #1
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d001      	beq.n	800f9e8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800f9e4:	f000 fcb2 	bl	801034c <tcp_slowtmr>
  }
}
 800f9e8:	bf00      	nop
 800f9ea:	bd80      	pop	{r7, pc}
 800f9ec:	20000291 	.word	0x20000291

0800f9f0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b084      	sub	sp, #16
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	6078      	str	r0, [r7, #4]
 800f9f8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d105      	bne.n	800fa0c <tcp_remove_listener+0x1c>
 800fa00:	4b0d      	ldr	r3, [pc, #52]	; (800fa38 <tcp_remove_listener+0x48>)
 800fa02:	22ff      	movs	r2, #255	; 0xff
 800fa04:	490d      	ldr	r1, [pc, #52]	; (800fa3c <tcp_remove_listener+0x4c>)
 800fa06:	480e      	ldr	r0, [pc, #56]	; (800fa40 <tcp_remove_listener+0x50>)
 800fa08:	f009 fdce 	bl	80195a8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	60fb      	str	r3, [r7, #12]
 800fa10:	e00a      	b.n	800fa28 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fa16:	683a      	ldr	r2, [r7, #0]
 800fa18:	429a      	cmp	r2, r3
 800fa1a:	d102      	bne.n	800fa22 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	2200      	movs	r2, #0
 800fa20:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	68db      	ldr	r3, [r3, #12]
 800fa26:	60fb      	str	r3, [r7, #12]
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d1f1      	bne.n	800fa12 <tcp_remove_listener+0x22>
    }
  }
}
 800fa2e:	bf00      	nop
 800fa30:	bf00      	nop
 800fa32:	3710      	adds	r7, #16
 800fa34:	46bd      	mov	sp, r7
 800fa36:	bd80      	pop	{r7, pc}
 800fa38:	0801c838 	.word	0x0801c838
 800fa3c:	0801c8c0 	.word	0x0801c8c0
 800fa40:	0801c87c 	.word	0x0801c87c

0800fa44 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b084      	sub	sp, #16
 800fa48:	af00      	add	r7, sp, #0
 800fa4a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d106      	bne.n	800fa60 <tcp_listen_closed+0x1c>
 800fa52:	4b14      	ldr	r3, [pc, #80]	; (800faa4 <tcp_listen_closed+0x60>)
 800fa54:	f240 1211 	movw	r2, #273	; 0x111
 800fa58:	4913      	ldr	r1, [pc, #76]	; (800faa8 <tcp_listen_closed+0x64>)
 800fa5a:	4814      	ldr	r0, [pc, #80]	; (800faac <tcp_listen_closed+0x68>)
 800fa5c:	f009 fda4 	bl	80195a8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	7d1b      	ldrb	r3, [r3, #20]
 800fa64:	2b01      	cmp	r3, #1
 800fa66:	d006      	beq.n	800fa76 <tcp_listen_closed+0x32>
 800fa68:	4b0e      	ldr	r3, [pc, #56]	; (800faa4 <tcp_listen_closed+0x60>)
 800fa6a:	f44f 7289 	mov.w	r2, #274	; 0x112
 800fa6e:	4910      	ldr	r1, [pc, #64]	; (800fab0 <tcp_listen_closed+0x6c>)
 800fa70:	480e      	ldr	r0, [pc, #56]	; (800faac <tcp_listen_closed+0x68>)
 800fa72:	f009 fd99 	bl	80195a8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800fa76:	2301      	movs	r3, #1
 800fa78:	60fb      	str	r3, [r7, #12]
 800fa7a:	e00b      	b.n	800fa94 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800fa7c:	4a0d      	ldr	r2, [pc, #52]	; (800fab4 <tcp_listen_closed+0x70>)
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	6879      	ldr	r1, [r7, #4]
 800fa88:	4618      	mov	r0, r3
 800fa8a:	f7ff ffb1 	bl	800f9f0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	3301      	adds	r3, #1
 800fa92:	60fb      	str	r3, [r7, #12]
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	2b03      	cmp	r3, #3
 800fa98:	d9f0      	bls.n	800fa7c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800fa9a:	bf00      	nop
 800fa9c:	bf00      	nop
 800fa9e:	3710      	adds	r7, #16
 800faa0:	46bd      	mov	sp, r7
 800faa2:	bd80      	pop	{r7, pc}
 800faa4:	0801c838 	.word	0x0801c838
 800faa8:	0801c8e8 	.word	0x0801c8e8
 800faac:	0801c87c 	.word	0x0801c87c
 800fab0:	0801c8f4 	.word	0x0801c8f4
 800fab4:	0801e99c 	.word	0x0801e99c

0800fab8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800fab8:	b5b0      	push	{r4, r5, r7, lr}
 800faba:	b088      	sub	sp, #32
 800fabc:	af04      	add	r7, sp, #16
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	460b      	mov	r3, r1
 800fac2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d106      	bne.n	800fad8 <tcp_close_shutdown+0x20>
 800faca:	4b63      	ldr	r3, [pc, #396]	; (800fc58 <tcp_close_shutdown+0x1a0>)
 800facc:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800fad0:	4962      	ldr	r1, [pc, #392]	; (800fc5c <tcp_close_shutdown+0x1a4>)
 800fad2:	4863      	ldr	r0, [pc, #396]	; (800fc60 <tcp_close_shutdown+0x1a8>)
 800fad4:	f009 fd68 	bl	80195a8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800fad8:	78fb      	ldrb	r3, [r7, #3]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d066      	beq.n	800fbac <tcp_close_shutdown+0xf4>
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	7d1b      	ldrb	r3, [r3, #20]
 800fae2:	2b04      	cmp	r3, #4
 800fae4:	d003      	beq.n	800faee <tcp_close_shutdown+0x36>
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	7d1b      	ldrb	r3, [r3, #20]
 800faea:	2b07      	cmp	r3, #7
 800faec:	d15e      	bne.n	800fbac <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d104      	bne.n	800fb00 <tcp_close_shutdown+0x48>
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fafa:	f5b3 5faf 	cmp.w	r3, #5600	; 0x15e0
 800fafe:	d055      	beq.n	800fbac <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	8b5b      	ldrh	r3, [r3, #26]
 800fb04:	f003 0310 	and.w	r3, r3, #16
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d106      	bne.n	800fb1a <tcp_close_shutdown+0x62>
 800fb0c:	4b52      	ldr	r3, [pc, #328]	; (800fc58 <tcp_close_shutdown+0x1a0>)
 800fb0e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800fb12:	4954      	ldr	r1, [pc, #336]	; (800fc64 <tcp_close_shutdown+0x1ac>)
 800fb14:	4852      	ldr	r0, [pc, #328]	; (800fc60 <tcp_close_shutdown+0x1a8>)
 800fb16:	f009 fd47 	bl	80195a8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800fb22:	687d      	ldr	r5, [r7, #4]
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	3304      	adds	r3, #4
 800fb28:	687a      	ldr	r2, [r7, #4]
 800fb2a:	8ad2      	ldrh	r2, [r2, #22]
 800fb2c:	6879      	ldr	r1, [r7, #4]
 800fb2e:	8b09      	ldrh	r1, [r1, #24]
 800fb30:	9102      	str	r1, [sp, #8]
 800fb32:	9201      	str	r2, [sp, #4]
 800fb34:	9300      	str	r3, [sp, #0]
 800fb36:	462b      	mov	r3, r5
 800fb38:	4622      	mov	r2, r4
 800fb3a:	4601      	mov	r1, r0
 800fb3c:	6878      	ldr	r0, [r7, #4]
 800fb3e:	f005 fcf7 	bl	8015530 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f001 fad4 	bl	80110f0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800fb48:	4b47      	ldr	r3, [pc, #284]	; (800fc68 <tcp_close_shutdown+0x1b0>)
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	687a      	ldr	r2, [r7, #4]
 800fb4e:	429a      	cmp	r2, r3
 800fb50:	d105      	bne.n	800fb5e <tcp_close_shutdown+0xa6>
 800fb52:	4b45      	ldr	r3, [pc, #276]	; (800fc68 <tcp_close_shutdown+0x1b0>)
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	68db      	ldr	r3, [r3, #12]
 800fb58:	4a43      	ldr	r2, [pc, #268]	; (800fc68 <tcp_close_shutdown+0x1b0>)
 800fb5a:	6013      	str	r3, [r2, #0]
 800fb5c:	e013      	b.n	800fb86 <tcp_close_shutdown+0xce>
 800fb5e:	4b42      	ldr	r3, [pc, #264]	; (800fc68 <tcp_close_shutdown+0x1b0>)
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	60fb      	str	r3, [r7, #12]
 800fb64:	e00c      	b.n	800fb80 <tcp_close_shutdown+0xc8>
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	68db      	ldr	r3, [r3, #12]
 800fb6a:	687a      	ldr	r2, [r7, #4]
 800fb6c:	429a      	cmp	r2, r3
 800fb6e:	d104      	bne.n	800fb7a <tcp_close_shutdown+0xc2>
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	68da      	ldr	r2, [r3, #12]
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	60da      	str	r2, [r3, #12]
 800fb78:	e005      	b.n	800fb86 <tcp_close_shutdown+0xce>
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	68db      	ldr	r3, [r3, #12]
 800fb7e:	60fb      	str	r3, [r7, #12]
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d1ef      	bne.n	800fb66 <tcp_close_shutdown+0xae>
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	2200      	movs	r2, #0
 800fb8a:	60da      	str	r2, [r3, #12]
 800fb8c:	4b37      	ldr	r3, [pc, #220]	; (800fc6c <tcp_close_shutdown+0x1b4>)
 800fb8e:	2201      	movs	r2, #1
 800fb90:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800fb92:	4b37      	ldr	r3, [pc, #220]	; (800fc70 <tcp_close_shutdown+0x1b8>)
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	687a      	ldr	r2, [r7, #4]
 800fb98:	429a      	cmp	r2, r3
 800fb9a:	d102      	bne.n	800fba2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800fb9c:	f003 ff68 	bl	8013a70 <tcp_trigger_input_pcb_close>
 800fba0:	e002      	b.n	800fba8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800fba2:	6878      	ldr	r0, [r7, #4]
 800fba4:	f7ff fed6 	bl	800f954 <tcp_free>
      }
      return ERR_OK;
 800fba8:	2300      	movs	r3, #0
 800fbaa:	e050      	b.n	800fc4e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	7d1b      	ldrb	r3, [r3, #20]
 800fbb0:	2b02      	cmp	r3, #2
 800fbb2:	d03b      	beq.n	800fc2c <tcp_close_shutdown+0x174>
 800fbb4:	2b02      	cmp	r3, #2
 800fbb6:	dc44      	bgt.n	800fc42 <tcp_close_shutdown+0x18a>
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d002      	beq.n	800fbc2 <tcp_close_shutdown+0x10a>
 800fbbc:	2b01      	cmp	r3, #1
 800fbbe:	d02a      	beq.n	800fc16 <tcp_close_shutdown+0x15e>
 800fbc0:	e03f      	b.n	800fc42 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	8adb      	ldrh	r3, [r3, #22]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d021      	beq.n	800fc0e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800fbca:	4b2a      	ldr	r3, [pc, #168]	; (800fc74 <tcp_close_shutdown+0x1bc>)
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	687a      	ldr	r2, [r7, #4]
 800fbd0:	429a      	cmp	r2, r3
 800fbd2:	d105      	bne.n	800fbe0 <tcp_close_shutdown+0x128>
 800fbd4:	4b27      	ldr	r3, [pc, #156]	; (800fc74 <tcp_close_shutdown+0x1bc>)
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	68db      	ldr	r3, [r3, #12]
 800fbda:	4a26      	ldr	r2, [pc, #152]	; (800fc74 <tcp_close_shutdown+0x1bc>)
 800fbdc:	6013      	str	r3, [r2, #0]
 800fbde:	e013      	b.n	800fc08 <tcp_close_shutdown+0x150>
 800fbe0:	4b24      	ldr	r3, [pc, #144]	; (800fc74 <tcp_close_shutdown+0x1bc>)
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	60bb      	str	r3, [r7, #8]
 800fbe6:	e00c      	b.n	800fc02 <tcp_close_shutdown+0x14a>
 800fbe8:	68bb      	ldr	r3, [r7, #8]
 800fbea:	68db      	ldr	r3, [r3, #12]
 800fbec:	687a      	ldr	r2, [r7, #4]
 800fbee:	429a      	cmp	r2, r3
 800fbf0:	d104      	bne.n	800fbfc <tcp_close_shutdown+0x144>
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	68da      	ldr	r2, [r3, #12]
 800fbf6:	68bb      	ldr	r3, [r7, #8]
 800fbf8:	60da      	str	r2, [r3, #12]
 800fbfa:	e005      	b.n	800fc08 <tcp_close_shutdown+0x150>
 800fbfc:	68bb      	ldr	r3, [r7, #8]
 800fbfe:	68db      	ldr	r3, [r3, #12]
 800fc00:	60bb      	str	r3, [r7, #8]
 800fc02:	68bb      	ldr	r3, [r7, #8]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d1ef      	bne.n	800fbe8 <tcp_close_shutdown+0x130>
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800fc0e:	6878      	ldr	r0, [r7, #4]
 800fc10:	f7ff fea0 	bl	800f954 <tcp_free>
      break;
 800fc14:	e01a      	b.n	800fc4c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800fc16:	6878      	ldr	r0, [r7, #4]
 800fc18:	f7ff ff14 	bl	800fa44 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800fc1c:	6879      	ldr	r1, [r7, #4]
 800fc1e:	4816      	ldr	r0, [pc, #88]	; (800fc78 <tcp_close_shutdown+0x1c0>)
 800fc20:	f001 fab6 	bl	8011190 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800fc24:	6878      	ldr	r0, [r7, #4]
 800fc26:	f7ff feb1 	bl	800f98c <tcp_free_listen>
      break;
 800fc2a:	e00f      	b.n	800fc4c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800fc2c:	6879      	ldr	r1, [r7, #4]
 800fc2e:	480e      	ldr	r0, [pc, #56]	; (800fc68 <tcp_close_shutdown+0x1b0>)
 800fc30:	f001 faae 	bl	8011190 <tcp_pcb_remove>
 800fc34:	4b0d      	ldr	r3, [pc, #52]	; (800fc6c <tcp_close_shutdown+0x1b4>)
 800fc36:	2201      	movs	r2, #1
 800fc38:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800fc3a:	6878      	ldr	r0, [r7, #4]
 800fc3c:	f7ff fe8a 	bl	800f954 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800fc40:	e004      	b.n	800fc4c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	f000 f81a 	bl	800fc7c <tcp_close_shutdown_fin>
 800fc48:	4603      	mov	r3, r0
 800fc4a:	e000      	b.n	800fc4e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800fc4c:	2300      	movs	r3, #0
}
 800fc4e:	4618      	mov	r0, r3
 800fc50:	3710      	adds	r7, #16
 800fc52:	46bd      	mov	sp, r7
 800fc54:	bdb0      	pop	{r4, r5, r7, pc}
 800fc56:	bf00      	nop
 800fc58:	0801c838 	.word	0x0801c838
 800fc5c:	0801c90c 	.word	0x0801c90c
 800fc60:	0801c87c 	.word	0x0801c87c
 800fc64:	0801c92c 	.word	0x0801c92c
 800fc68:	20018388 	.word	0x20018388
 800fc6c:	20018384 	.word	0x20018384
 800fc70:	2001839c 	.word	0x2001839c
 800fc74:	20018394 	.word	0x20018394
 800fc78:	20018390 	.word	0x20018390

0800fc7c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b084      	sub	sp, #16
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d106      	bne.n	800fc98 <tcp_close_shutdown_fin+0x1c>
 800fc8a:	4b2e      	ldr	r3, [pc, #184]	; (800fd44 <tcp_close_shutdown_fin+0xc8>)
 800fc8c:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800fc90:	492d      	ldr	r1, [pc, #180]	; (800fd48 <tcp_close_shutdown_fin+0xcc>)
 800fc92:	482e      	ldr	r0, [pc, #184]	; (800fd4c <tcp_close_shutdown_fin+0xd0>)
 800fc94:	f009 fc88 	bl	80195a8 <iprintf>

  switch (pcb->state) {
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	7d1b      	ldrb	r3, [r3, #20]
 800fc9c:	2b07      	cmp	r3, #7
 800fc9e:	d020      	beq.n	800fce2 <tcp_close_shutdown_fin+0x66>
 800fca0:	2b07      	cmp	r3, #7
 800fca2:	dc2b      	bgt.n	800fcfc <tcp_close_shutdown_fin+0x80>
 800fca4:	2b03      	cmp	r3, #3
 800fca6:	d002      	beq.n	800fcae <tcp_close_shutdown_fin+0x32>
 800fca8:	2b04      	cmp	r3, #4
 800fcaa:	d00d      	beq.n	800fcc8 <tcp_close_shutdown_fin+0x4c>
 800fcac:	e026      	b.n	800fcfc <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f004 fd4c 	bl	801474c <tcp_send_fin>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800fcb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d11f      	bne.n	800fd00 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	2205      	movs	r2, #5
 800fcc4:	751a      	strb	r2, [r3, #20]
      }
      break;
 800fcc6:	e01b      	b.n	800fd00 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800fcc8:	6878      	ldr	r0, [r7, #4]
 800fcca:	f004 fd3f 	bl	801474c <tcp_send_fin>
 800fcce:	4603      	mov	r3, r0
 800fcd0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800fcd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d114      	bne.n	800fd04 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	2205      	movs	r2, #5
 800fcde:	751a      	strb	r2, [r3, #20]
      }
      break;
 800fce0:	e010      	b.n	800fd04 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800fce2:	6878      	ldr	r0, [r7, #4]
 800fce4:	f004 fd32 	bl	801474c <tcp_send_fin>
 800fce8:	4603      	mov	r3, r0
 800fcea:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800fcec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d109      	bne.n	800fd08 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	2209      	movs	r2, #9
 800fcf8:	751a      	strb	r2, [r3, #20]
      }
      break;
 800fcfa:	e005      	b.n	800fd08 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	e01c      	b.n	800fd3a <tcp_close_shutdown_fin+0xbe>
      break;
 800fd00:	bf00      	nop
 800fd02:	e002      	b.n	800fd0a <tcp_close_shutdown_fin+0x8e>
      break;
 800fd04:	bf00      	nop
 800fd06:	e000      	b.n	800fd0a <tcp_close_shutdown_fin+0x8e>
      break;
 800fd08:	bf00      	nop
  }

  if (err == ERR_OK) {
 800fd0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d103      	bne.n	800fd1a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800fd12:	6878      	ldr	r0, [r7, #4]
 800fd14:	f004 fe58 	bl	80149c8 <tcp_output>
 800fd18:	e00d      	b.n	800fd36 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800fd1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd22:	d108      	bne.n	800fd36 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	8b5b      	ldrh	r3, [r3, #26]
 800fd28:	f043 0308 	orr.w	r3, r3, #8
 800fd2c:	b29a      	uxth	r2, r3
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800fd32:	2300      	movs	r3, #0
 800fd34:	e001      	b.n	800fd3a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800fd36:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	3710      	adds	r7, #16
 800fd3e:	46bd      	mov	sp, r7
 800fd40:	bd80      	pop	{r7, pc}
 800fd42:	bf00      	nop
 800fd44:	0801c838 	.word	0x0801c838
 800fd48:	0801c8e8 	.word	0x0801c8e8
 800fd4c:	0801c87c 	.word	0x0801c87c

0800fd50 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800fd50:	b580      	push	{r7, lr}
 800fd52:	b082      	sub	sp, #8
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d109      	bne.n	800fd72 <tcp_close+0x22>
 800fd5e:	4b0f      	ldr	r3, [pc, #60]	; (800fd9c <tcp_close+0x4c>)
 800fd60:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800fd64:	490e      	ldr	r1, [pc, #56]	; (800fda0 <tcp_close+0x50>)
 800fd66:	480f      	ldr	r0, [pc, #60]	; (800fda4 <tcp_close+0x54>)
 800fd68:	f009 fc1e 	bl	80195a8 <iprintf>
 800fd6c:	f06f 030f 	mvn.w	r3, #15
 800fd70:	e00f      	b.n	800fd92 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	7d1b      	ldrb	r3, [r3, #20]
 800fd76:	2b01      	cmp	r3, #1
 800fd78:	d006      	beq.n	800fd88 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	8b5b      	ldrh	r3, [r3, #26]
 800fd7e:	f043 0310 	orr.w	r3, r3, #16
 800fd82:	b29a      	uxth	r2, r3
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800fd88:	2101      	movs	r1, #1
 800fd8a:	6878      	ldr	r0, [r7, #4]
 800fd8c:	f7ff fe94 	bl	800fab8 <tcp_close_shutdown>
 800fd90:	4603      	mov	r3, r0
}
 800fd92:	4618      	mov	r0, r3
 800fd94:	3708      	adds	r7, #8
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bd80      	pop	{r7, pc}
 800fd9a:	bf00      	nop
 800fd9c:	0801c838 	.word	0x0801c838
 800fda0:	0801c948 	.word	0x0801c948
 800fda4:	0801c87c 	.word	0x0801c87c

0800fda8 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800fda8:	b580      	push	{r7, lr}
 800fdaa:	b08e      	sub	sp, #56	; 0x38
 800fdac:	af04      	add	r7, sp, #16
 800fdae:	6078      	str	r0, [r7, #4]
 800fdb0:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d107      	bne.n	800fdc8 <tcp_abandon+0x20>
 800fdb8:	4b52      	ldr	r3, [pc, #328]	; (800ff04 <tcp_abandon+0x15c>)
 800fdba:	f240 223d 	movw	r2, #573	; 0x23d
 800fdbe:	4952      	ldr	r1, [pc, #328]	; (800ff08 <tcp_abandon+0x160>)
 800fdc0:	4852      	ldr	r0, [pc, #328]	; (800ff0c <tcp_abandon+0x164>)
 800fdc2:	f009 fbf1 	bl	80195a8 <iprintf>
 800fdc6:	e099      	b.n	800fefc <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	7d1b      	ldrb	r3, [r3, #20]
 800fdcc:	2b01      	cmp	r3, #1
 800fdce:	d106      	bne.n	800fdde <tcp_abandon+0x36>
 800fdd0:	4b4c      	ldr	r3, [pc, #304]	; (800ff04 <tcp_abandon+0x15c>)
 800fdd2:	f44f 7210 	mov.w	r2, #576	; 0x240
 800fdd6:	494e      	ldr	r1, [pc, #312]	; (800ff10 <tcp_abandon+0x168>)
 800fdd8:	484c      	ldr	r0, [pc, #304]	; (800ff0c <tcp_abandon+0x164>)
 800fdda:	f009 fbe5 	bl	80195a8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	7d1b      	ldrb	r3, [r3, #20]
 800fde2:	2b0a      	cmp	r3, #10
 800fde4:	d107      	bne.n	800fdf6 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800fde6:	6879      	ldr	r1, [r7, #4]
 800fde8:	484a      	ldr	r0, [pc, #296]	; (800ff14 <tcp_abandon+0x16c>)
 800fdea:	f001 f9d1 	bl	8011190 <tcp_pcb_remove>
    tcp_free(pcb);
 800fdee:	6878      	ldr	r0, [r7, #4]
 800fdf0:	f7ff fdb0 	bl	800f954 <tcp_free>
 800fdf4:	e082      	b.n	800fefc <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800fdf6:	2300      	movs	r3, #0
 800fdf8:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800fdfa:	2300      	movs	r3, #0
 800fdfc:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fe02:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe08:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fe10:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	691b      	ldr	r3, [r3, #16]
 800fe16:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	7d1b      	ldrb	r3, [r3, #20]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d126      	bne.n	800fe6e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	8adb      	ldrh	r3, [r3, #22]
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d02e      	beq.n	800fe86 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800fe28:	4b3b      	ldr	r3, [pc, #236]	; (800ff18 <tcp_abandon+0x170>)
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	687a      	ldr	r2, [r7, #4]
 800fe2e:	429a      	cmp	r2, r3
 800fe30:	d105      	bne.n	800fe3e <tcp_abandon+0x96>
 800fe32:	4b39      	ldr	r3, [pc, #228]	; (800ff18 <tcp_abandon+0x170>)
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	68db      	ldr	r3, [r3, #12]
 800fe38:	4a37      	ldr	r2, [pc, #220]	; (800ff18 <tcp_abandon+0x170>)
 800fe3a:	6013      	str	r3, [r2, #0]
 800fe3c:	e013      	b.n	800fe66 <tcp_abandon+0xbe>
 800fe3e:	4b36      	ldr	r3, [pc, #216]	; (800ff18 <tcp_abandon+0x170>)
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	61fb      	str	r3, [r7, #28]
 800fe44:	e00c      	b.n	800fe60 <tcp_abandon+0xb8>
 800fe46:	69fb      	ldr	r3, [r7, #28]
 800fe48:	68db      	ldr	r3, [r3, #12]
 800fe4a:	687a      	ldr	r2, [r7, #4]
 800fe4c:	429a      	cmp	r2, r3
 800fe4e:	d104      	bne.n	800fe5a <tcp_abandon+0xb2>
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	68da      	ldr	r2, [r3, #12]
 800fe54:	69fb      	ldr	r3, [r7, #28]
 800fe56:	60da      	str	r2, [r3, #12]
 800fe58:	e005      	b.n	800fe66 <tcp_abandon+0xbe>
 800fe5a:	69fb      	ldr	r3, [r7, #28]
 800fe5c:	68db      	ldr	r3, [r3, #12]
 800fe5e:	61fb      	str	r3, [r7, #28]
 800fe60:	69fb      	ldr	r3, [r7, #28]
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d1ef      	bne.n	800fe46 <tcp_abandon+0x9e>
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	2200      	movs	r2, #0
 800fe6a:	60da      	str	r2, [r3, #12]
 800fe6c:	e00b      	b.n	800fe86 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800fe6e:	683b      	ldr	r3, [r7, #0]
 800fe70:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	8adb      	ldrh	r3, [r3, #22]
 800fe76:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800fe78:	6879      	ldr	r1, [r7, #4]
 800fe7a:	4828      	ldr	r0, [pc, #160]	; (800ff1c <tcp_abandon+0x174>)
 800fe7c:	f001 f988 	bl	8011190 <tcp_pcb_remove>
 800fe80:	4b27      	ldr	r3, [pc, #156]	; (800ff20 <tcp_abandon+0x178>)
 800fe82:	2201      	movs	r2, #1
 800fe84:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d004      	beq.n	800fe98 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fe92:	4618      	mov	r0, r3
 800fe94:	f000 fe7a 	bl	8010b8c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d004      	beq.n	800feaa <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fea4:	4618      	mov	r0, r3
 800fea6:	f000 fe71 	bl	8010b8c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d004      	beq.n	800febc <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800feb6:	4618      	mov	r0, r3
 800feb8:	f000 fe68 	bl	8010b8c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800febc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d00e      	beq.n	800fee0 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800fec2:	6879      	ldr	r1, [r7, #4]
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	3304      	adds	r3, #4
 800fec8:	687a      	ldr	r2, [r7, #4]
 800feca:	8b12      	ldrh	r2, [r2, #24]
 800fecc:	9202      	str	r2, [sp, #8]
 800fece:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800fed0:	9201      	str	r2, [sp, #4]
 800fed2:	9300      	str	r3, [sp, #0]
 800fed4:	460b      	mov	r3, r1
 800fed6:	697a      	ldr	r2, [r7, #20]
 800fed8:	69b9      	ldr	r1, [r7, #24]
 800feda:	6878      	ldr	r0, [r7, #4]
 800fedc:	f005 fb28 	bl	8015530 <tcp_rst>
    }
    last_state = pcb->state;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	7d1b      	ldrb	r3, [r3, #20]
 800fee4:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800fee6:	6878      	ldr	r0, [r7, #4]
 800fee8:	f7ff fd34 	bl	800f954 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800feec:	693b      	ldr	r3, [r7, #16]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d004      	beq.n	800fefc <tcp_abandon+0x154>
 800fef2:	693b      	ldr	r3, [r7, #16]
 800fef4:	f06f 010c 	mvn.w	r1, #12
 800fef8:	68f8      	ldr	r0, [r7, #12]
 800fefa:	4798      	blx	r3
  }
}
 800fefc:	3728      	adds	r7, #40	; 0x28
 800fefe:	46bd      	mov	sp, r7
 800ff00:	bd80      	pop	{r7, pc}
 800ff02:	bf00      	nop
 800ff04:	0801c838 	.word	0x0801c838
 800ff08:	0801c97c 	.word	0x0801c97c
 800ff0c:	0801c87c 	.word	0x0801c87c
 800ff10:	0801c998 	.word	0x0801c998
 800ff14:	20018398 	.word	0x20018398
 800ff18:	20018394 	.word	0x20018394
 800ff1c:	20018388 	.word	0x20018388
 800ff20:	20018384 	.word	0x20018384

0800ff24 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b082      	sub	sp, #8
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800ff2c:	2101      	movs	r1, #1
 800ff2e:	6878      	ldr	r0, [r7, #4]
 800ff30:	f7ff ff3a 	bl	800fda8 <tcp_abandon>
}
 800ff34:	bf00      	nop
 800ff36:	3708      	adds	r7, #8
 800ff38:	46bd      	mov	sp, r7
 800ff3a:	bd80      	pop	{r7, pc}

0800ff3c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b084      	sub	sp, #16
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d106      	bne.n	800ff58 <tcp_update_rcv_ann_wnd+0x1c>
 800ff4a:	4b25      	ldr	r3, [pc, #148]	; (800ffe0 <tcp_update_rcv_ann_wnd+0xa4>)
 800ff4c:	f240 32a6 	movw	r2, #934	; 0x3a6
 800ff50:	4924      	ldr	r1, [pc, #144]	; (800ffe4 <tcp_update_rcv_ann_wnd+0xa8>)
 800ff52:	4825      	ldr	r0, [pc, #148]	; (800ffe8 <tcp_update_rcv_ann_wnd+0xac>)
 800ff54:	f009 fb28 	bl	80195a8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff5c:	687a      	ldr	r2, [r7, #4]
 800ff5e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800ff60:	4413      	add	r3, r2
 800ff62:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff68:	687a      	ldr	r2, [r7, #4]
 800ff6a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800ff6c:	f5b2 6f2f 	cmp.w	r2, #2800	; 0xaf0
 800ff70:	bf28      	it	cs
 800ff72:	f44f 622f 	movcs.w	r2, #2800	; 0xaf0
 800ff76:	b292      	uxth	r2, r2
 800ff78:	4413      	add	r3, r2
 800ff7a:	68fa      	ldr	r2, [r7, #12]
 800ff7c:	1ad3      	subs	r3, r2, r3
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	db08      	blt.n	800ff94 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff8e:	68fa      	ldr	r2, [r7, #12]
 800ff90:	1ad3      	subs	r3, r2, r3
 800ff92:	e020      	b.n	800ffd6 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff9c:	1ad3      	subs	r3, r2, r3
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	dd03      	ble.n	800ffaa <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	2200      	movs	r2, #0
 800ffa6:	855a      	strh	r2, [r3, #42]	; 0x2a
 800ffa8:	e014      	b.n	800ffd4 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ffb2:	1ad3      	subs	r3, r2, r3
 800ffb4:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800ffb6:	68bb      	ldr	r3, [r7, #8]
 800ffb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ffbc:	d306      	bcc.n	800ffcc <tcp_update_rcv_ann_wnd+0x90>
 800ffbe:	4b08      	ldr	r3, [pc, #32]	; (800ffe0 <tcp_update_rcv_ann_wnd+0xa4>)
 800ffc0:	f240 32b6 	movw	r2, #950	; 0x3b6
 800ffc4:	4909      	ldr	r1, [pc, #36]	; (800ffec <tcp_update_rcv_ann_wnd+0xb0>)
 800ffc6:	4808      	ldr	r0, [pc, #32]	; (800ffe8 <tcp_update_rcv_ann_wnd+0xac>)
 800ffc8:	f009 faee 	bl	80195a8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800ffcc:	68bb      	ldr	r3, [r7, #8]
 800ffce:	b29a      	uxth	r2, r3
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800ffd4:	2300      	movs	r3, #0
  }
}
 800ffd6:	4618      	mov	r0, r3
 800ffd8:	3710      	adds	r7, #16
 800ffda:	46bd      	mov	sp, r7
 800ffdc:	bd80      	pop	{r7, pc}
 800ffde:	bf00      	nop
 800ffe0:	0801c838 	.word	0x0801c838
 800ffe4:	0801ca94 	.word	0x0801ca94
 800ffe8:	0801c87c 	.word	0x0801c87c
 800ffec:	0801cab8 	.word	0x0801cab8

0800fff0 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800fff0:	b580      	push	{r7, lr}
 800fff2:	b084      	sub	sp, #16
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	6078      	str	r0, [r7, #4]
 800fff8:	460b      	mov	r3, r1
 800fffa:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d107      	bne.n	8010012 <tcp_recved+0x22>
 8010002:	4b1f      	ldr	r3, [pc, #124]	; (8010080 <tcp_recved+0x90>)
 8010004:	f240 32cf 	movw	r2, #975	; 0x3cf
 8010008:	491e      	ldr	r1, [pc, #120]	; (8010084 <tcp_recved+0x94>)
 801000a:	481f      	ldr	r0, [pc, #124]	; (8010088 <tcp_recved+0x98>)
 801000c:	f009 facc 	bl	80195a8 <iprintf>
 8010010:	e032      	b.n	8010078 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	7d1b      	ldrb	r3, [r3, #20]
 8010016:	2b01      	cmp	r3, #1
 8010018:	d106      	bne.n	8010028 <tcp_recved+0x38>
 801001a:	4b19      	ldr	r3, [pc, #100]	; (8010080 <tcp_recved+0x90>)
 801001c:	f240 32d2 	movw	r2, #978	; 0x3d2
 8010020:	491a      	ldr	r1, [pc, #104]	; (801008c <tcp_recved+0x9c>)
 8010022:	4819      	ldr	r0, [pc, #100]	; (8010088 <tcp_recved+0x98>)
 8010024:	f009 fac0 	bl	80195a8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801002c:	887b      	ldrh	r3, [r7, #2]
 801002e:	4413      	add	r3, r2
 8010030:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8010032:	89fb      	ldrh	r3, [r7, #14]
 8010034:	f5b3 5faf 	cmp.w	r3, #5600	; 0x15e0
 8010038:	d804      	bhi.n	8010044 <tcp_recved+0x54>
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801003e:	89fa      	ldrh	r2, [r7, #14]
 8010040:	429a      	cmp	r2, r3
 8010042:	d204      	bcs.n	801004e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
 801004a:	851a      	strh	r2, [r3, #40]	; 0x28
 801004c:	e002      	b.n	8010054 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	89fa      	ldrh	r2, [r7, #14]
 8010052:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8010054:	6878      	ldr	r0, [r7, #4]
 8010056:	f7ff ff71 	bl	800ff3c <tcp_update_rcv_ann_wnd>
 801005a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801005c:	68bb      	ldr	r3, [r7, #8]
 801005e:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8010062:	d309      	bcc.n	8010078 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	8b5b      	ldrh	r3, [r3, #26]
 8010068:	f043 0302 	orr.w	r3, r3, #2
 801006c:	b29a      	uxth	r2, r3
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8010072:	6878      	ldr	r0, [r7, #4]
 8010074:	f004 fca8 	bl	80149c8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8010078:	3710      	adds	r7, #16
 801007a:	46bd      	mov	sp, r7
 801007c:	bd80      	pop	{r7, pc}
 801007e:	bf00      	nop
 8010080:	0801c838 	.word	0x0801c838
 8010084:	0801cad4 	.word	0x0801cad4
 8010088:	0801c87c 	.word	0x0801c87c
 801008c:	0801caec 	.word	0x0801caec

08010090 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8010090:	b480      	push	{r7}
 8010092:	b083      	sub	sp, #12
 8010094:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8010096:	2300      	movs	r3, #0
 8010098:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 801009a:	4b1e      	ldr	r3, [pc, #120]	; (8010114 <tcp_new_port+0x84>)
 801009c:	881b      	ldrh	r3, [r3, #0]
 801009e:	3301      	adds	r3, #1
 80100a0:	b29a      	uxth	r2, r3
 80100a2:	4b1c      	ldr	r3, [pc, #112]	; (8010114 <tcp_new_port+0x84>)
 80100a4:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 80100a6:	4b1b      	ldr	r3, [pc, #108]	; (8010114 <tcp_new_port+0x84>)
 80100a8:	881b      	ldrh	r3, [r3, #0]
 80100aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80100ae:	4293      	cmp	r3, r2
 80100b0:	d103      	bne.n	80100ba <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 80100b2:	4b18      	ldr	r3, [pc, #96]	; (8010114 <tcp_new_port+0x84>)
 80100b4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80100b8:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80100ba:	2300      	movs	r3, #0
 80100bc:	71fb      	strb	r3, [r7, #7]
 80100be:	e01e      	b.n	80100fe <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80100c0:	79fb      	ldrb	r3, [r7, #7]
 80100c2:	4a15      	ldr	r2, [pc, #84]	; (8010118 <tcp_new_port+0x88>)
 80100c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	603b      	str	r3, [r7, #0]
 80100cc:	e011      	b.n	80100f2 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	8ada      	ldrh	r2, [r3, #22]
 80100d2:	4b10      	ldr	r3, [pc, #64]	; (8010114 <tcp_new_port+0x84>)
 80100d4:	881b      	ldrh	r3, [r3, #0]
 80100d6:	429a      	cmp	r2, r3
 80100d8:	d108      	bne.n	80100ec <tcp_new_port+0x5c>
        n++;
 80100da:	88bb      	ldrh	r3, [r7, #4]
 80100dc:	3301      	adds	r3, #1
 80100de:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 80100e0:	88bb      	ldrh	r3, [r7, #4]
 80100e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80100e6:	d3d8      	bcc.n	801009a <tcp_new_port+0xa>
          return 0;
 80100e8:	2300      	movs	r3, #0
 80100ea:	e00d      	b.n	8010108 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80100ec:	683b      	ldr	r3, [r7, #0]
 80100ee:	68db      	ldr	r3, [r3, #12]
 80100f0:	603b      	str	r3, [r7, #0]
 80100f2:	683b      	ldr	r3, [r7, #0]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d1ea      	bne.n	80100ce <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80100f8:	79fb      	ldrb	r3, [r7, #7]
 80100fa:	3301      	adds	r3, #1
 80100fc:	71fb      	strb	r3, [r7, #7]
 80100fe:	79fb      	ldrb	r3, [r7, #7]
 8010100:	2b03      	cmp	r3, #3
 8010102:	d9dd      	bls.n	80100c0 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8010104:	4b03      	ldr	r3, [pc, #12]	; (8010114 <tcp_new_port+0x84>)
 8010106:	881b      	ldrh	r3, [r3, #0]
}
 8010108:	4618      	mov	r0, r3
 801010a:	370c      	adds	r7, #12
 801010c:	46bd      	mov	sp, r7
 801010e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010112:	4770      	bx	lr
 8010114:	20000030 	.word	0x20000030
 8010118:	0801e99c 	.word	0x0801e99c

0801011c <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 801011c:	b580      	push	{r7, lr}
 801011e:	b08a      	sub	sp, #40	; 0x28
 8010120:	af00      	add	r7, sp, #0
 8010122:	60f8      	str	r0, [r7, #12]
 8010124:	60b9      	str	r1, [r7, #8]
 8010126:	603b      	str	r3, [r7, #0]
 8010128:	4613      	mov	r3, r2
 801012a:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 801012c:	2300      	movs	r3, #0
 801012e:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d109      	bne.n	801014a <tcp_connect+0x2e>
 8010136:	4b7d      	ldr	r3, [pc, #500]	; (801032c <tcp_connect+0x210>)
 8010138:	f240 4235 	movw	r2, #1077	; 0x435
 801013c:	497c      	ldr	r1, [pc, #496]	; (8010330 <tcp_connect+0x214>)
 801013e:	487d      	ldr	r0, [pc, #500]	; (8010334 <tcp_connect+0x218>)
 8010140:	f009 fa32 	bl	80195a8 <iprintf>
 8010144:	f06f 030f 	mvn.w	r3, #15
 8010148:	e0ec      	b.n	8010324 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801014a:	68bb      	ldr	r3, [r7, #8]
 801014c:	2b00      	cmp	r3, #0
 801014e:	d109      	bne.n	8010164 <tcp_connect+0x48>
 8010150:	4b76      	ldr	r3, [pc, #472]	; (801032c <tcp_connect+0x210>)
 8010152:	f240 4236 	movw	r2, #1078	; 0x436
 8010156:	4978      	ldr	r1, [pc, #480]	; (8010338 <tcp_connect+0x21c>)
 8010158:	4876      	ldr	r0, [pc, #472]	; (8010334 <tcp_connect+0x218>)
 801015a:	f009 fa25 	bl	80195a8 <iprintf>
 801015e:	f06f 030f 	mvn.w	r3, #15
 8010162:	e0df      	b.n	8010324 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	7d1b      	ldrb	r3, [r3, #20]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d009      	beq.n	8010180 <tcp_connect+0x64>
 801016c:	4b6f      	ldr	r3, [pc, #444]	; (801032c <tcp_connect+0x210>)
 801016e:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8010172:	4972      	ldr	r1, [pc, #456]	; (801033c <tcp_connect+0x220>)
 8010174:	486f      	ldr	r0, [pc, #444]	; (8010334 <tcp_connect+0x218>)
 8010176:	f009 fa17 	bl	80195a8 <iprintf>
 801017a:	f06f 0309 	mvn.w	r3, #9
 801017e:	e0d1      	b.n	8010324 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8010180:	68bb      	ldr	r3, [r7, #8]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d002      	beq.n	801018c <tcp_connect+0x70>
 8010186:	68bb      	ldr	r3, [r7, #8]
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	e000      	b.n	801018e <tcp_connect+0x72>
 801018c:	2300      	movs	r3, #0
 801018e:	68fa      	ldr	r2, [r7, #12]
 8010190:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	88fa      	ldrh	r2, [r7, #6]
 8010196:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	7a1b      	ldrb	r3, [r3, #8]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d006      	beq.n	80101ae <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	7a1b      	ldrb	r3, [r3, #8]
 80101a4:	4618      	mov	r0, r3
 80101a6:	f7fe fd43 	bl	800ec30 <netif_get_by_index>
 80101aa:	6278      	str	r0, [r7, #36]	; 0x24
 80101ac:	e005      	b.n	80101ba <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	3304      	adds	r3, #4
 80101b2:	4618      	mov	r0, r3
 80101b4:	f006 ff5c 	bl	8017070 <ip4_route>
 80101b8:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 80101ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d102      	bne.n	80101c6 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 80101c0:	f06f 0303 	mvn.w	r3, #3
 80101c4:	e0ae      	b.n	8010324 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d003      	beq.n	80101d4 <tcp_connect+0xb8>
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d111      	bne.n	80101f8 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 80101d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d002      	beq.n	80101e0 <tcp_connect+0xc4>
 80101da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101dc:	3304      	adds	r3, #4
 80101de:	e000      	b.n	80101e2 <tcp_connect+0xc6>
 80101e0:	2300      	movs	r3, #0
 80101e2:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 80101e4:	69fb      	ldr	r3, [r7, #28]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d102      	bne.n	80101f0 <tcp_connect+0xd4>
      return ERR_RTE;
 80101ea:	f06f 0303 	mvn.w	r3, #3
 80101ee:	e099      	b.n	8010324 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80101f0:	69fb      	ldr	r3, [r7, #28]
 80101f2:	681a      	ldr	r2, [r3, #0]
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	8adb      	ldrh	r3, [r3, #22]
 80101fc:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	8adb      	ldrh	r3, [r3, #22]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d10c      	bne.n	8010220 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8010206:	f7ff ff43 	bl	8010090 <tcp_new_port>
 801020a:	4603      	mov	r3, r0
 801020c:	461a      	mov	r2, r3
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	8adb      	ldrh	r3, [r3, #22]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d102      	bne.n	8010220 <tcp_connect+0x104>
      return ERR_BUF;
 801021a:	f06f 0301 	mvn.w	r3, #1
 801021e:	e081      	b.n	8010324 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8010220:	68f8      	ldr	r0, [r7, #12]
 8010222:	f001 f849 	bl	80112b8 <tcp_next_iss>
 8010226:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	2200      	movs	r2, #0
 801022c:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	697a      	ldr	r2, [r7, #20]
 8010232:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 8010234:	697b      	ldr	r3, [r7, #20]
 8010236:	1e5a      	subs	r2, r3, #1
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 801023c:	697b      	ldr	r3, [r7, #20]
 801023e:	1e5a      	subs	r2, r3, #1
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 8010244:	697b      	ldr	r3, [r7, #20]
 8010246:	1e5a      	subs	r2, r3, #1
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
 8010252:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
 801026a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	f44f 7206 	mov.w	r2, #536	; 0x218
 8010274:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 801027a:	68fb      	ldr	r3, [r7, #12]
 801027c:	3304      	adds	r3, #4
 801027e:	461a      	mov	r2, r3
 8010280:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010282:	f001 f83f 	bl	8011304 <tcp_eff_send_mss_netif>
 8010286:	4603      	mov	r3, r0
 8010288:	461a      	mov	r2, r3
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	2201      	movs	r2, #1
 8010292:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	683a      	ldr	r2, [r7, #0]
 801029a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801029e:	2102      	movs	r1, #2
 80102a0:	68f8      	ldr	r0, [r7, #12]
 80102a2:	f004 faa3 	bl	80147ec <tcp_enqueue_flags>
 80102a6:	4603      	mov	r3, r0
 80102a8:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 80102aa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d136      	bne.n	8010320 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	2202      	movs	r2, #2
 80102b6:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 80102b8:	8b7b      	ldrh	r3, [r7, #26]
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d021      	beq.n	8010302 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 80102be:	4b20      	ldr	r3, [pc, #128]	; (8010340 <tcp_connect+0x224>)
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	68fa      	ldr	r2, [r7, #12]
 80102c4:	429a      	cmp	r2, r3
 80102c6:	d105      	bne.n	80102d4 <tcp_connect+0x1b8>
 80102c8:	4b1d      	ldr	r3, [pc, #116]	; (8010340 <tcp_connect+0x224>)
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	68db      	ldr	r3, [r3, #12]
 80102ce:	4a1c      	ldr	r2, [pc, #112]	; (8010340 <tcp_connect+0x224>)
 80102d0:	6013      	str	r3, [r2, #0]
 80102d2:	e013      	b.n	80102fc <tcp_connect+0x1e0>
 80102d4:	4b1a      	ldr	r3, [pc, #104]	; (8010340 <tcp_connect+0x224>)
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	623b      	str	r3, [r7, #32]
 80102da:	e00c      	b.n	80102f6 <tcp_connect+0x1da>
 80102dc:	6a3b      	ldr	r3, [r7, #32]
 80102de:	68db      	ldr	r3, [r3, #12]
 80102e0:	68fa      	ldr	r2, [r7, #12]
 80102e2:	429a      	cmp	r2, r3
 80102e4:	d104      	bne.n	80102f0 <tcp_connect+0x1d4>
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	68da      	ldr	r2, [r3, #12]
 80102ea:	6a3b      	ldr	r3, [r7, #32]
 80102ec:	60da      	str	r2, [r3, #12]
 80102ee:	e005      	b.n	80102fc <tcp_connect+0x1e0>
 80102f0:	6a3b      	ldr	r3, [r7, #32]
 80102f2:	68db      	ldr	r3, [r3, #12]
 80102f4:	623b      	str	r3, [r7, #32]
 80102f6:	6a3b      	ldr	r3, [r7, #32]
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d1ef      	bne.n	80102dc <tcp_connect+0x1c0>
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	2200      	movs	r2, #0
 8010300:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 8010302:	4b10      	ldr	r3, [pc, #64]	; (8010344 <tcp_connect+0x228>)
 8010304:	681a      	ldr	r2, [r3, #0]
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	60da      	str	r2, [r3, #12]
 801030a:	4a0e      	ldr	r2, [pc, #56]	; (8010344 <tcp_connect+0x228>)
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	6013      	str	r3, [r2, #0]
 8010310:	f005 fad0 	bl	80158b4 <tcp_timer_needed>
 8010314:	4b0c      	ldr	r3, [pc, #48]	; (8010348 <tcp_connect+0x22c>)
 8010316:	2201      	movs	r2, #1
 8010318:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 801031a:	68f8      	ldr	r0, [r7, #12]
 801031c:	f004 fb54 	bl	80149c8 <tcp_output>
  }
  return ret;
 8010320:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8010324:	4618      	mov	r0, r3
 8010326:	3728      	adds	r7, #40	; 0x28
 8010328:	46bd      	mov	sp, r7
 801032a:	bd80      	pop	{r7, pc}
 801032c:	0801c838 	.word	0x0801c838
 8010330:	0801cb14 	.word	0x0801cb14
 8010334:	0801c87c 	.word	0x0801c87c
 8010338:	0801cb30 	.word	0x0801cb30
 801033c:	0801cb4c 	.word	0x0801cb4c
 8010340:	20018394 	.word	0x20018394
 8010344:	20018388 	.word	0x20018388
 8010348:	20018384 	.word	0x20018384

0801034c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 801034c:	b5b0      	push	{r4, r5, r7, lr}
 801034e:	b090      	sub	sp, #64	; 0x40
 8010350:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8010352:	2300      	movs	r3, #0
 8010354:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8010358:	4b94      	ldr	r3, [pc, #592]	; (80105ac <tcp_slowtmr+0x260>)
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	3301      	adds	r3, #1
 801035e:	4a93      	ldr	r2, [pc, #588]	; (80105ac <tcp_slowtmr+0x260>)
 8010360:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8010362:	4b93      	ldr	r3, [pc, #588]	; (80105b0 <tcp_slowtmr+0x264>)
 8010364:	781b      	ldrb	r3, [r3, #0]
 8010366:	3301      	adds	r3, #1
 8010368:	b2da      	uxtb	r2, r3
 801036a:	4b91      	ldr	r3, [pc, #580]	; (80105b0 <tcp_slowtmr+0x264>)
 801036c:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 801036e:	2300      	movs	r3, #0
 8010370:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8010372:	4b90      	ldr	r3, [pc, #576]	; (80105b4 <tcp_slowtmr+0x268>)
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8010378:	e29f      	b.n	80108ba <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801037a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801037c:	7d1b      	ldrb	r3, [r3, #20]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d106      	bne.n	8010390 <tcp_slowtmr+0x44>
 8010382:	4b8d      	ldr	r3, [pc, #564]	; (80105b8 <tcp_slowtmr+0x26c>)
 8010384:	f240 42be 	movw	r2, #1214	; 0x4be
 8010388:	498c      	ldr	r1, [pc, #560]	; (80105bc <tcp_slowtmr+0x270>)
 801038a:	488d      	ldr	r0, [pc, #564]	; (80105c0 <tcp_slowtmr+0x274>)
 801038c:	f009 f90c 	bl	80195a8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8010390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010392:	7d1b      	ldrb	r3, [r3, #20]
 8010394:	2b01      	cmp	r3, #1
 8010396:	d106      	bne.n	80103a6 <tcp_slowtmr+0x5a>
 8010398:	4b87      	ldr	r3, [pc, #540]	; (80105b8 <tcp_slowtmr+0x26c>)
 801039a:	f240 42bf 	movw	r2, #1215	; 0x4bf
 801039e:	4989      	ldr	r1, [pc, #548]	; (80105c4 <tcp_slowtmr+0x278>)
 80103a0:	4887      	ldr	r0, [pc, #540]	; (80105c0 <tcp_slowtmr+0x274>)
 80103a2:	f009 f901 	bl	80195a8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80103a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103a8:	7d1b      	ldrb	r3, [r3, #20]
 80103aa:	2b0a      	cmp	r3, #10
 80103ac:	d106      	bne.n	80103bc <tcp_slowtmr+0x70>
 80103ae:	4b82      	ldr	r3, [pc, #520]	; (80105b8 <tcp_slowtmr+0x26c>)
 80103b0:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80103b4:	4984      	ldr	r1, [pc, #528]	; (80105c8 <tcp_slowtmr+0x27c>)
 80103b6:	4882      	ldr	r0, [pc, #520]	; (80105c0 <tcp_slowtmr+0x274>)
 80103b8:	f009 f8f6 	bl	80195a8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80103bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103be:	7f9a      	ldrb	r2, [r3, #30]
 80103c0:	4b7b      	ldr	r3, [pc, #492]	; (80105b0 <tcp_slowtmr+0x264>)
 80103c2:	781b      	ldrb	r3, [r3, #0]
 80103c4:	429a      	cmp	r2, r3
 80103c6:	d105      	bne.n	80103d4 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 80103c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103ca:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80103cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103ce:	68db      	ldr	r3, [r3, #12]
 80103d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 80103d2:	e272      	b.n	80108ba <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 80103d4:	4b76      	ldr	r3, [pc, #472]	; (80105b0 <tcp_slowtmr+0x264>)
 80103d6:	781a      	ldrb	r2, [r3, #0]
 80103d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103da:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 80103dc:	2300      	movs	r3, #0
 80103de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 80103e2:	2300      	movs	r3, #0
 80103e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80103e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103ea:	7d1b      	ldrb	r3, [r3, #20]
 80103ec:	2b02      	cmp	r3, #2
 80103ee:	d10a      	bne.n	8010406 <tcp_slowtmr+0xba>
 80103f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80103f6:	2b05      	cmp	r3, #5
 80103f8:	d905      	bls.n	8010406 <tcp_slowtmr+0xba>
      ++pcb_remove;
 80103fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80103fe:	3301      	adds	r3, #1
 8010400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010404:	e11e      	b.n	8010644 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8010406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010408:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801040c:	2b0b      	cmp	r3, #11
 801040e:	d905      	bls.n	801041c <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8010410:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010414:	3301      	adds	r3, #1
 8010416:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801041a:	e113      	b.n	8010644 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 801041c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801041e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8010422:	2b00      	cmp	r3, #0
 8010424:	d075      	beq.n	8010512 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8010426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801042a:	2b00      	cmp	r3, #0
 801042c:	d006      	beq.n	801043c <tcp_slowtmr+0xf0>
 801042e:	4b62      	ldr	r3, [pc, #392]	; (80105b8 <tcp_slowtmr+0x26c>)
 8010430:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8010434:	4965      	ldr	r1, [pc, #404]	; (80105cc <tcp_slowtmr+0x280>)
 8010436:	4862      	ldr	r0, [pc, #392]	; (80105c0 <tcp_slowtmr+0x274>)
 8010438:	f009 f8b6 	bl	80195a8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801043c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801043e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010440:	2b00      	cmp	r3, #0
 8010442:	d106      	bne.n	8010452 <tcp_slowtmr+0x106>
 8010444:	4b5c      	ldr	r3, [pc, #368]	; (80105b8 <tcp_slowtmr+0x26c>)
 8010446:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801044a:	4961      	ldr	r1, [pc, #388]	; (80105d0 <tcp_slowtmr+0x284>)
 801044c:	485c      	ldr	r0, [pc, #368]	; (80105c0 <tcp_slowtmr+0x274>)
 801044e:	f009 f8ab 	bl	80195a8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8010452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010454:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8010458:	2b0b      	cmp	r3, #11
 801045a:	d905      	bls.n	8010468 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 801045c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010460:	3301      	adds	r3, #1
 8010462:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010466:	e0ed      	b.n	8010644 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8010468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801046a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801046e:	3b01      	subs	r3, #1
 8010470:	4a58      	ldr	r2, [pc, #352]	; (80105d4 <tcp_slowtmr+0x288>)
 8010472:	5cd3      	ldrb	r3, [r2, r3]
 8010474:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8010476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010478:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 801047c:	7c7a      	ldrb	r2, [r7, #17]
 801047e:	429a      	cmp	r2, r3
 8010480:	d907      	bls.n	8010492 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8010482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010484:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8010488:	3301      	adds	r3, #1
 801048a:	b2da      	uxtb	r2, r3
 801048c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801048e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8010492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010494:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8010498:	7c7a      	ldrb	r2, [r7, #17]
 801049a:	429a      	cmp	r2, r3
 801049c:	f200 80d2 	bhi.w	8010644 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 80104a0:	2301      	movs	r3, #1
 80104a2:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 80104a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d108      	bne.n	80104c0 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80104ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80104b0:	f005 f932 	bl	8015718 <tcp_zero_window_probe>
 80104b4:	4603      	mov	r3, r0
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d014      	beq.n	80104e4 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 80104ba:	2300      	movs	r3, #0
 80104bc:	623b      	str	r3, [r7, #32]
 80104be:	e011      	b.n	80104e4 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80104c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80104c6:	4619      	mov	r1, r3
 80104c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80104ca:	f003 fff7 	bl	80144bc <tcp_split_unsent_seg>
 80104ce:	4603      	mov	r3, r0
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d107      	bne.n	80104e4 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 80104d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80104d6:	f004 fa77 	bl	80149c8 <tcp_output>
 80104da:	4603      	mov	r3, r0
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d101      	bne.n	80104e4 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 80104e0:	2300      	movs	r3, #0
 80104e2:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 80104e4:	6a3b      	ldr	r3, [r7, #32]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	f000 80ac 	beq.w	8010644 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 80104ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104ee:	2200      	movs	r2, #0
 80104f0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80104f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104f6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80104fa:	2b06      	cmp	r3, #6
 80104fc:	f200 80a2 	bhi.w	8010644 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8010500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010502:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8010506:	3301      	adds	r3, #1
 8010508:	b2da      	uxtb	r2, r3
 801050a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801050c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8010510:	e098      	b.n	8010644 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8010512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010514:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010518:	2b00      	cmp	r3, #0
 801051a:	db0f      	blt.n	801053c <tcp_slowtmr+0x1f0>
 801051c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801051e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010522:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8010526:	4293      	cmp	r3, r2
 8010528:	d008      	beq.n	801053c <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 801052a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801052c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010530:	b29b      	uxth	r3, r3
 8010532:	3301      	adds	r3, #1
 8010534:	b29b      	uxth	r3, r3
 8010536:	b21a      	sxth	r2, r3
 8010538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801053a:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 801053c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801053e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8010542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010544:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8010548:	429a      	cmp	r2, r3
 801054a:	db7b      	blt.n	8010644 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801054c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801054e:	f004 fd2d 	bl	8014fac <tcp_rexmit_rto_prepare>
 8010552:	4603      	mov	r3, r0
 8010554:	2b00      	cmp	r3, #0
 8010556:	d007      	beq.n	8010568 <tcp_slowtmr+0x21c>
 8010558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801055a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801055c:	2b00      	cmp	r3, #0
 801055e:	d171      	bne.n	8010644 <tcp_slowtmr+0x2f8>
 8010560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010562:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010564:	2b00      	cmp	r3, #0
 8010566:	d06d      	beq.n	8010644 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8010568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801056a:	7d1b      	ldrb	r3, [r3, #20]
 801056c:	2b02      	cmp	r3, #2
 801056e:	d03a      	beq.n	80105e6 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8010570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010572:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010576:	2b0c      	cmp	r3, #12
 8010578:	bf28      	it	cs
 801057a:	230c      	movcs	r3, #12
 801057c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801057e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010580:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010584:	10db      	asrs	r3, r3, #3
 8010586:	b21b      	sxth	r3, r3
 8010588:	461a      	mov	r2, r3
 801058a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801058c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010590:	4413      	add	r3, r2
 8010592:	7efa      	ldrb	r2, [r7, #27]
 8010594:	4910      	ldr	r1, [pc, #64]	; (80105d8 <tcp_slowtmr+0x28c>)
 8010596:	5c8a      	ldrb	r2, [r1, r2]
 8010598:	4093      	lsls	r3, r2
 801059a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801059c:	697b      	ldr	r3, [r7, #20]
 801059e:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80105a2:	4293      	cmp	r3, r2
 80105a4:	dc1a      	bgt.n	80105dc <tcp_slowtmr+0x290>
 80105a6:	697b      	ldr	r3, [r7, #20]
 80105a8:	b21a      	sxth	r2, r3
 80105aa:	e019      	b.n	80105e0 <tcp_slowtmr+0x294>
 80105ac:	2001838c 	.word	0x2001838c
 80105b0:	20000292 	.word	0x20000292
 80105b4:	20018388 	.word	0x20018388
 80105b8:	0801c838 	.word	0x0801c838
 80105bc:	0801cb7c 	.word	0x0801cb7c
 80105c0:	0801c87c 	.word	0x0801c87c
 80105c4:	0801cba8 	.word	0x0801cba8
 80105c8:	0801cbd4 	.word	0x0801cbd4
 80105cc:	0801cc04 	.word	0x0801cc04
 80105d0:	0801cc38 	.word	0x0801cc38
 80105d4:	0801e994 	.word	0x0801e994
 80105d8:	0801e984 	.word	0x0801e984
 80105dc:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80105e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105e2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 80105e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105e8:	2200      	movs	r2, #0
 80105ea:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80105ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105ee:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80105f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105f4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80105f8:	4293      	cmp	r3, r2
 80105fa:	bf28      	it	cs
 80105fc:	4613      	movcs	r3, r2
 80105fe:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8010600:	8a7b      	ldrh	r3, [r7, #18]
 8010602:	085b      	lsrs	r3, r3, #1
 8010604:	b29a      	uxth	r2, r3
 8010606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010608:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801060c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801060e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8010612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010614:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010616:	005b      	lsls	r3, r3, #1
 8010618:	b29b      	uxth	r3, r3
 801061a:	429a      	cmp	r2, r3
 801061c:	d206      	bcs.n	801062c <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801061e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010620:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010622:	005b      	lsls	r3, r3, #1
 8010624:	b29a      	uxth	r2, r3
 8010626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010628:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 801062c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801062e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8010630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010632:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8010636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010638:	2200      	movs	r2, #0
 801063a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 801063e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010640:	f004 fd24 	bl	801508c <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8010644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010646:	7d1b      	ldrb	r3, [r3, #20]
 8010648:	2b06      	cmp	r3, #6
 801064a:	d111      	bne.n	8010670 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 801064c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801064e:	8b5b      	ldrh	r3, [r3, #26]
 8010650:	f003 0310 	and.w	r3, r3, #16
 8010654:	2b00      	cmp	r3, #0
 8010656:	d00b      	beq.n	8010670 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010658:	4b9d      	ldr	r3, [pc, #628]	; (80108d0 <tcp_slowtmr+0x584>)
 801065a:	681a      	ldr	r2, [r3, #0]
 801065c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801065e:	6a1b      	ldr	r3, [r3, #32]
 8010660:	1ad3      	subs	r3, r2, r3
 8010662:	2b28      	cmp	r3, #40	; 0x28
 8010664:	d904      	bls.n	8010670 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8010666:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801066a:	3301      	adds	r3, #1
 801066c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8010670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010672:	7a5b      	ldrb	r3, [r3, #9]
 8010674:	f003 0308 	and.w	r3, r3, #8
 8010678:	2b00      	cmp	r3, #0
 801067a:	d04c      	beq.n	8010716 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 801067c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801067e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8010680:	2b04      	cmp	r3, #4
 8010682:	d003      	beq.n	801068c <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8010684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010686:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8010688:	2b07      	cmp	r3, #7
 801068a:	d144      	bne.n	8010716 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801068c:	4b90      	ldr	r3, [pc, #576]	; (80108d0 <tcp_slowtmr+0x584>)
 801068e:	681a      	ldr	r2, [r3, #0]
 8010690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010692:	6a1b      	ldr	r3, [r3, #32]
 8010694:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8010696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010698:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801069c:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 80106a0:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 80106a4:	498b      	ldr	r1, [pc, #556]	; (80108d4 <tcp_slowtmr+0x588>)
 80106a6:	fba1 1303 	umull	r1, r3, r1, r3
 80106aa:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80106ac:	429a      	cmp	r2, r3
 80106ae:	d90a      	bls.n	80106c6 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80106b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80106b4:	3301      	adds	r3, #1
 80106b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80106ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80106be:	3301      	adds	r3, #1
 80106c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80106c4:	e027      	b.n	8010716 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80106c6:	4b82      	ldr	r3, [pc, #520]	; (80108d0 <tcp_slowtmr+0x584>)
 80106c8:	681a      	ldr	r2, [r3, #0]
 80106ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106cc:	6a1b      	ldr	r3, [r3, #32]
 80106ce:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80106d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106d2:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80106d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106d8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80106dc:	4618      	mov	r0, r3
 80106de:	4b7e      	ldr	r3, [pc, #504]	; (80108d8 <tcp_slowtmr+0x58c>)
 80106e0:	fb03 f300 	mul.w	r3, r3, r0
 80106e4:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80106e6:	497b      	ldr	r1, [pc, #492]	; (80108d4 <tcp_slowtmr+0x588>)
 80106e8:	fba1 1303 	umull	r1, r3, r1, r3
 80106ec:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80106ee:	429a      	cmp	r2, r3
 80106f0:	d911      	bls.n	8010716 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80106f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80106f4:	f004 ffd0 	bl	8015698 <tcp_keepalive>
 80106f8:	4603      	mov	r3, r0
 80106fa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80106fe:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8010702:	2b00      	cmp	r3, #0
 8010704:	d107      	bne.n	8010716 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8010706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010708:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801070c:	3301      	adds	r3, #1
 801070e:	b2da      	uxtb	r2, r3
 8010710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010712:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8010716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010718:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801071a:	2b00      	cmp	r3, #0
 801071c:	d011      	beq.n	8010742 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801071e:	4b6c      	ldr	r3, [pc, #432]	; (80108d0 <tcp_slowtmr+0x584>)
 8010720:	681a      	ldr	r2, [r3, #0]
 8010722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010724:	6a1b      	ldr	r3, [r3, #32]
 8010726:	1ad2      	subs	r2, r2, r3
 8010728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801072a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801072e:	4619      	mov	r1, r3
 8010730:	460b      	mov	r3, r1
 8010732:	005b      	lsls	r3, r3, #1
 8010734:	440b      	add	r3, r1
 8010736:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8010738:	429a      	cmp	r2, r3
 801073a:	d302      	bcc.n	8010742 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 801073c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801073e:	f000 fe8b 	bl	8011458 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8010742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010744:	7d1b      	ldrb	r3, [r3, #20]
 8010746:	2b03      	cmp	r3, #3
 8010748:	d10b      	bne.n	8010762 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801074a:	4b61      	ldr	r3, [pc, #388]	; (80108d0 <tcp_slowtmr+0x584>)
 801074c:	681a      	ldr	r2, [r3, #0]
 801074e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010750:	6a1b      	ldr	r3, [r3, #32]
 8010752:	1ad3      	subs	r3, r2, r3
 8010754:	2b28      	cmp	r3, #40	; 0x28
 8010756:	d904      	bls.n	8010762 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8010758:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801075c:	3301      	adds	r3, #1
 801075e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8010762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010764:	7d1b      	ldrb	r3, [r3, #20]
 8010766:	2b09      	cmp	r3, #9
 8010768:	d10b      	bne.n	8010782 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801076a:	4b59      	ldr	r3, [pc, #356]	; (80108d0 <tcp_slowtmr+0x584>)
 801076c:	681a      	ldr	r2, [r3, #0]
 801076e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010770:	6a1b      	ldr	r3, [r3, #32]
 8010772:	1ad3      	subs	r3, r2, r3
 8010774:	2bf0      	cmp	r3, #240	; 0xf0
 8010776:	d904      	bls.n	8010782 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8010778:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801077c:	3301      	adds	r3, #1
 801077e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8010782:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010786:	2b00      	cmp	r3, #0
 8010788:	d060      	beq.n	801084c <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801078a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801078c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010790:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8010792:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010794:	f000 fcac 	bl	80110f0 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8010798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801079a:	2b00      	cmp	r3, #0
 801079c:	d010      	beq.n	80107c0 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801079e:	4b4f      	ldr	r3, [pc, #316]	; (80108dc <tcp_slowtmr+0x590>)
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80107a4:	429a      	cmp	r2, r3
 80107a6:	d106      	bne.n	80107b6 <tcp_slowtmr+0x46a>
 80107a8:	4b4d      	ldr	r3, [pc, #308]	; (80108e0 <tcp_slowtmr+0x594>)
 80107aa:	f240 526d 	movw	r2, #1389	; 0x56d
 80107ae:	494d      	ldr	r1, [pc, #308]	; (80108e4 <tcp_slowtmr+0x598>)
 80107b0:	484d      	ldr	r0, [pc, #308]	; (80108e8 <tcp_slowtmr+0x59c>)
 80107b2:	f008 fef9 	bl	80195a8 <iprintf>
        prev->next = pcb->next;
 80107b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107b8:	68da      	ldr	r2, [r3, #12]
 80107ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107bc:	60da      	str	r2, [r3, #12]
 80107be:	e00f      	b.n	80107e0 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80107c0:	4b46      	ldr	r3, [pc, #280]	; (80108dc <tcp_slowtmr+0x590>)
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80107c6:	429a      	cmp	r2, r3
 80107c8:	d006      	beq.n	80107d8 <tcp_slowtmr+0x48c>
 80107ca:	4b45      	ldr	r3, [pc, #276]	; (80108e0 <tcp_slowtmr+0x594>)
 80107cc:	f240 5271 	movw	r2, #1393	; 0x571
 80107d0:	4946      	ldr	r1, [pc, #280]	; (80108ec <tcp_slowtmr+0x5a0>)
 80107d2:	4845      	ldr	r0, [pc, #276]	; (80108e8 <tcp_slowtmr+0x59c>)
 80107d4:	f008 fee8 	bl	80195a8 <iprintf>
        tcp_active_pcbs = pcb->next;
 80107d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107da:	68db      	ldr	r3, [r3, #12]
 80107dc:	4a3f      	ldr	r2, [pc, #252]	; (80108dc <tcp_slowtmr+0x590>)
 80107de:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 80107e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d013      	beq.n	8010810 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80107e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ea:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80107ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ee:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80107f0:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80107f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107f4:	3304      	adds	r3, #4
 80107f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80107f8:	8ad2      	ldrh	r2, [r2, #22]
 80107fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80107fc:	8b09      	ldrh	r1, [r1, #24]
 80107fe:	9102      	str	r1, [sp, #8]
 8010800:	9201      	str	r2, [sp, #4]
 8010802:	9300      	str	r3, [sp, #0]
 8010804:	462b      	mov	r3, r5
 8010806:	4622      	mov	r2, r4
 8010808:	4601      	mov	r1, r0
 801080a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801080c:	f004 fe90 	bl	8015530 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8010810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010812:	691b      	ldr	r3, [r3, #16]
 8010814:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8010816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010818:	7d1b      	ldrb	r3, [r3, #20]
 801081a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801081c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801081e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8010820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010822:	68db      	ldr	r3, [r3, #12]
 8010824:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8010826:	6838      	ldr	r0, [r7, #0]
 8010828:	f7ff f894 	bl	800f954 <tcp_free>

      tcp_active_pcbs_changed = 0;
 801082c:	4b30      	ldr	r3, [pc, #192]	; (80108f0 <tcp_slowtmr+0x5a4>)
 801082e:	2200      	movs	r2, #0
 8010830:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	2b00      	cmp	r3, #0
 8010836:	d004      	beq.n	8010842 <tcp_slowtmr+0x4f6>
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	f06f 010c 	mvn.w	r1, #12
 801083e:	68b8      	ldr	r0, [r7, #8]
 8010840:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8010842:	4b2b      	ldr	r3, [pc, #172]	; (80108f0 <tcp_slowtmr+0x5a4>)
 8010844:	781b      	ldrb	r3, [r3, #0]
 8010846:	2b00      	cmp	r3, #0
 8010848:	d037      	beq.n	80108ba <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 801084a:	e590      	b.n	801036e <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801084c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801084e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8010850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010852:	68db      	ldr	r3, [r3, #12]
 8010854:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8010856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010858:	7f1b      	ldrb	r3, [r3, #28]
 801085a:	3301      	adds	r3, #1
 801085c:	b2da      	uxtb	r2, r3
 801085e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010860:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8010862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010864:	7f1a      	ldrb	r2, [r3, #28]
 8010866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010868:	7f5b      	ldrb	r3, [r3, #29]
 801086a:	429a      	cmp	r2, r3
 801086c:	d325      	bcc.n	80108ba <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 801086e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010870:	2200      	movs	r2, #0
 8010872:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8010874:	4b1e      	ldr	r3, [pc, #120]	; (80108f0 <tcp_slowtmr+0x5a4>)
 8010876:	2200      	movs	r2, #0
 8010878:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801087a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801087c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010880:	2b00      	cmp	r3, #0
 8010882:	d00b      	beq.n	801089c <tcp_slowtmr+0x550>
 8010884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010886:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801088a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801088c:	6912      	ldr	r2, [r2, #16]
 801088e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010890:	4610      	mov	r0, r2
 8010892:	4798      	blx	r3
 8010894:	4603      	mov	r3, r0
 8010896:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801089a:	e002      	b.n	80108a2 <tcp_slowtmr+0x556>
 801089c:	2300      	movs	r3, #0
 801089e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 80108a2:	4b13      	ldr	r3, [pc, #76]	; (80108f0 <tcp_slowtmr+0x5a4>)
 80108a4:	781b      	ldrb	r3, [r3, #0]
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d000      	beq.n	80108ac <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 80108aa:	e560      	b.n	801036e <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80108ac:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d102      	bne.n	80108ba <tcp_slowtmr+0x56e>
          tcp_output(prev);
 80108b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80108b6:	f004 f887 	bl	80149c8 <tcp_output>
  while (pcb != NULL) {
 80108ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108bc:	2b00      	cmp	r3, #0
 80108be:	f47f ad5c 	bne.w	801037a <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80108c2:	2300      	movs	r3, #0
 80108c4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80108c6:	4b0b      	ldr	r3, [pc, #44]	; (80108f4 <tcp_slowtmr+0x5a8>)
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80108cc:	e067      	b.n	801099e <tcp_slowtmr+0x652>
 80108ce:	bf00      	nop
 80108d0:	2001838c 	.word	0x2001838c
 80108d4:	10624dd3 	.word	0x10624dd3
 80108d8:	000124f8 	.word	0x000124f8
 80108dc:	20018388 	.word	0x20018388
 80108e0:	0801c838 	.word	0x0801c838
 80108e4:	0801cc70 	.word	0x0801cc70
 80108e8:	0801c87c 	.word	0x0801c87c
 80108ec:	0801cc9c 	.word	0x0801cc9c
 80108f0:	20018384 	.word	0x20018384
 80108f4:	20018398 	.word	0x20018398
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80108f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108fa:	7d1b      	ldrb	r3, [r3, #20]
 80108fc:	2b0a      	cmp	r3, #10
 80108fe:	d006      	beq.n	801090e <tcp_slowtmr+0x5c2>
 8010900:	4b2b      	ldr	r3, [pc, #172]	; (80109b0 <tcp_slowtmr+0x664>)
 8010902:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8010906:	492b      	ldr	r1, [pc, #172]	; (80109b4 <tcp_slowtmr+0x668>)
 8010908:	482b      	ldr	r0, [pc, #172]	; (80109b8 <tcp_slowtmr+0x66c>)
 801090a:	f008 fe4d 	bl	80195a8 <iprintf>
    pcb_remove = 0;
 801090e:	2300      	movs	r3, #0
 8010910:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8010914:	4b29      	ldr	r3, [pc, #164]	; (80109bc <tcp_slowtmr+0x670>)
 8010916:	681a      	ldr	r2, [r3, #0]
 8010918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801091a:	6a1b      	ldr	r3, [r3, #32]
 801091c:	1ad3      	subs	r3, r2, r3
 801091e:	2bf0      	cmp	r3, #240	; 0xf0
 8010920:	d904      	bls.n	801092c <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8010922:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010926:	3301      	adds	r3, #1
 8010928:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801092c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010930:	2b00      	cmp	r3, #0
 8010932:	d02f      	beq.n	8010994 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8010934:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010936:	f000 fbdb 	bl	80110f0 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801093a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801093c:	2b00      	cmp	r3, #0
 801093e:	d010      	beq.n	8010962 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8010940:	4b1f      	ldr	r3, [pc, #124]	; (80109c0 <tcp_slowtmr+0x674>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010946:	429a      	cmp	r2, r3
 8010948:	d106      	bne.n	8010958 <tcp_slowtmr+0x60c>
 801094a:	4b19      	ldr	r3, [pc, #100]	; (80109b0 <tcp_slowtmr+0x664>)
 801094c:	f240 52af 	movw	r2, #1455	; 0x5af
 8010950:	491c      	ldr	r1, [pc, #112]	; (80109c4 <tcp_slowtmr+0x678>)
 8010952:	4819      	ldr	r0, [pc, #100]	; (80109b8 <tcp_slowtmr+0x66c>)
 8010954:	f008 fe28 	bl	80195a8 <iprintf>
        prev->next = pcb->next;
 8010958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801095a:	68da      	ldr	r2, [r3, #12]
 801095c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801095e:	60da      	str	r2, [r3, #12]
 8010960:	e00f      	b.n	8010982 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8010962:	4b17      	ldr	r3, [pc, #92]	; (80109c0 <tcp_slowtmr+0x674>)
 8010964:	681b      	ldr	r3, [r3, #0]
 8010966:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010968:	429a      	cmp	r2, r3
 801096a:	d006      	beq.n	801097a <tcp_slowtmr+0x62e>
 801096c:	4b10      	ldr	r3, [pc, #64]	; (80109b0 <tcp_slowtmr+0x664>)
 801096e:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8010972:	4915      	ldr	r1, [pc, #84]	; (80109c8 <tcp_slowtmr+0x67c>)
 8010974:	4810      	ldr	r0, [pc, #64]	; (80109b8 <tcp_slowtmr+0x66c>)
 8010976:	f008 fe17 	bl	80195a8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801097a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801097c:	68db      	ldr	r3, [r3, #12]
 801097e:	4a10      	ldr	r2, [pc, #64]	; (80109c0 <tcp_slowtmr+0x674>)
 8010980:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8010982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010984:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8010986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010988:	68db      	ldr	r3, [r3, #12]
 801098a:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 801098c:	69f8      	ldr	r0, [r7, #28]
 801098e:	f7fe ffe1 	bl	800f954 <tcp_free>
 8010992:	e004      	b.n	801099e <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8010994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010996:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8010998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801099a:	68db      	ldr	r3, [r3, #12]
 801099c:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 801099e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d1a9      	bne.n	80108f8 <tcp_slowtmr+0x5ac>
    }
  }
}
 80109a4:	bf00      	nop
 80109a6:	bf00      	nop
 80109a8:	3730      	adds	r7, #48	; 0x30
 80109aa:	46bd      	mov	sp, r7
 80109ac:	bdb0      	pop	{r4, r5, r7, pc}
 80109ae:	bf00      	nop
 80109b0:	0801c838 	.word	0x0801c838
 80109b4:	0801ccc8 	.word	0x0801ccc8
 80109b8:	0801c87c 	.word	0x0801c87c
 80109bc:	2001838c 	.word	0x2001838c
 80109c0:	20018398 	.word	0x20018398
 80109c4:	0801ccf8 	.word	0x0801ccf8
 80109c8:	0801cd20 	.word	0x0801cd20

080109cc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80109cc:	b580      	push	{r7, lr}
 80109ce:	b082      	sub	sp, #8
 80109d0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80109d2:	4b2d      	ldr	r3, [pc, #180]	; (8010a88 <tcp_fasttmr+0xbc>)
 80109d4:	781b      	ldrb	r3, [r3, #0]
 80109d6:	3301      	adds	r3, #1
 80109d8:	b2da      	uxtb	r2, r3
 80109da:	4b2b      	ldr	r3, [pc, #172]	; (8010a88 <tcp_fasttmr+0xbc>)
 80109dc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80109de:	4b2b      	ldr	r3, [pc, #172]	; (8010a8c <tcp_fasttmr+0xc0>)
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80109e4:	e048      	b.n	8010a78 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	7f9a      	ldrb	r2, [r3, #30]
 80109ea:	4b27      	ldr	r3, [pc, #156]	; (8010a88 <tcp_fasttmr+0xbc>)
 80109ec:	781b      	ldrb	r3, [r3, #0]
 80109ee:	429a      	cmp	r2, r3
 80109f0:	d03f      	beq.n	8010a72 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80109f2:	4b25      	ldr	r3, [pc, #148]	; (8010a88 <tcp_fasttmr+0xbc>)
 80109f4:	781a      	ldrb	r2, [r3, #0]
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	8b5b      	ldrh	r3, [r3, #26]
 80109fe:	f003 0301 	and.w	r3, r3, #1
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d010      	beq.n	8010a28 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	8b5b      	ldrh	r3, [r3, #26]
 8010a0a:	f043 0302 	orr.w	r3, r3, #2
 8010a0e:	b29a      	uxth	r2, r3
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8010a14:	6878      	ldr	r0, [r7, #4]
 8010a16:	f003 ffd7 	bl	80149c8 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	8b5b      	ldrh	r3, [r3, #26]
 8010a1e:	f023 0303 	bic.w	r3, r3, #3
 8010a22:	b29a      	uxth	r2, r3
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	8b5b      	ldrh	r3, [r3, #26]
 8010a2c:	f003 0308 	and.w	r3, r3, #8
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d009      	beq.n	8010a48 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	8b5b      	ldrh	r3, [r3, #26]
 8010a38:	f023 0308 	bic.w	r3, r3, #8
 8010a3c:	b29a      	uxth	r2, r3
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8010a42:	6878      	ldr	r0, [r7, #4]
 8010a44:	f7ff f91a 	bl	800fc7c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	68db      	ldr	r3, [r3, #12]
 8010a4c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d00a      	beq.n	8010a6c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8010a56:	4b0e      	ldr	r3, [pc, #56]	; (8010a90 <tcp_fasttmr+0xc4>)
 8010a58:	2200      	movs	r2, #0
 8010a5a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8010a5c:	6878      	ldr	r0, [r7, #4]
 8010a5e:	f000 f819 	bl	8010a94 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8010a62:	4b0b      	ldr	r3, [pc, #44]	; (8010a90 <tcp_fasttmr+0xc4>)
 8010a64:	781b      	ldrb	r3, [r3, #0]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d000      	beq.n	8010a6c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8010a6a:	e7b8      	b.n	80109de <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	607b      	str	r3, [r7, #4]
 8010a70:	e002      	b.n	8010a78 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	68db      	ldr	r3, [r3, #12]
 8010a76:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d1b3      	bne.n	80109e6 <tcp_fasttmr+0x1a>
    }
  }
}
 8010a7e:	bf00      	nop
 8010a80:	bf00      	nop
 8010a82:	3708      	adds	r7, #8
 8010a84:	46bd      	mov	sp, r7
 8010a86:	bd80      	pop	{r7, pc}
 8010a88:	20000292 	.word	0x20000292
 8010a8c:	20018388 	.word	0x20018388
 8010a90:	20018384 	.word	0x20018384

08010a94 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8010a94:	b590      	push	{r4, r7, lr}
 8010a96:	b085      	sub	sp, #20
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d109      	bne.n	8010ab6 <tcp_process_refused_data+0x22>
 8010aa2:	4b37      	ldr	r3, [pc, #220]	; (8010b80 <tcp_process_refused_data+0xec>)
 8010aa4:	f240 6209 	movw	r2, #1545	; 0x609
 8010aa8:	4936      	ldr	r1, [pc, #216]	; (8010b84 <tcp_process_refused_data+0xf0>)
 8010aaa:	4837      	ldr	r0, [pc, #220]	; (8010b88 <tcp_process_refused_data+0xf4>)
 8010aac:	f008 fd7c 	bl	80195a8 <iprintf>
 8010ab0:	f06f 030f 	mvn.w	r3, #15
 8010ab4:	e060      	b.n	8010b78 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010aba:	7b5b      	ldrb	r3, [r3, #13]
 8010abc:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010ac2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	2200      	movs	r2, #0
 8010ac8:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d00b      	beq.n	8010aec <tcp_process_refused_data+0x58>
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	6918      	ldr	r0, [r3, #16]
 8010ade:	2300      	movs	r3, #0
 8010ae0:	68ba      	ldr	r2, [r7, #8]
 8010ae2:	6879      	ldr	r1, [r7, #4]
 8010ae4:	47a0      	blx	r4
 8010ae6:	4603      	mov	r3, r0
 8010ae8:	73fb      	strb	r3, [r7, #15]
 8010aea:	e007      	b.n	8010afc <tcp_process_refused_data+0x68>
 8010aec:	2300      	movs	r3, #0
 8010aee:	68ba      	ldr	r2, [r7, #8]
 8010af0:	6879      	ldr	r1, [r7, #4]
 8010af2:	2000      	movs	r0, #0
 8010af4:	f000 f8a4 	bl	8010c40 <tcp_recv_null>
 8010af8:	4603      	mov	r3, r0
 8010afa:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8010afc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d12a      	bne.n	8010b5a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8010b04:	7bbb      	ldrb	r3, [r7, #14]
 8010b06:	f003 0320 	and.w	r3, r3, #32
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d033      	beq.n	8010b76 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010b12:	f5b3 5faf 	cmp.w	r3, #5600	; 0x15e0
 8010b16:	d005      	beq.n	8010b24 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010b1c:	3301      	adds	r3, #1
 8010b1e:	b29a      	uxth	r2, r3
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d00b      	beq.n	8010b46 <tcp_process_refused_data+0xb2>
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	6918      	ldr	r0, [r3, #16]
 8010b38:	2300      	movs	r3, #0
 8010b3a:	2200      	movs	r2, #0
 8010b3c:	6879      	ldr	r1, [r7, #4]
 8010b3e:	47a0      	blx	r4
 8010b40:	4603      	mov	r3, r0
 8010b42:	73fb      	strb	r3, [r7, #15]
 8010b44:	e001      	b.n	8010b4a <tcp_process_refused_data+0xb6>
 8010b46:	2300      	movs	r3, #0
 8010b48:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8010b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b4e:	f113 0f0d 	cmn.w	r3, #13
 8010b52:	d110      	bne.n	8010b76 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8010b54:	f06f 030c 	mvn.w	r3, #12
 8010b58:	e00e      	b.n	8010b78 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8010b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b5e:	f113 0f0d 	cmn.w	r3, #13
 8010b62:	d102      	bne.n	8010b6a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8010b64:	f06f 030c 	mvn.w	r3, #12
 8010b68:	e006      	b.n	8010b78 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	68ba      	ldr	r2, [r7, #8]
 8010b6e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8010b70:	f06f 0304 	mvn.w	r3, #4
 8010b74:	e000      	b.n	8010b78 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8010b76:	2300      	movs	r3, #0
}
 8010b78:	4618      	mov	r0, r3
 8010b7a:	3714      	adds	r7, #20
 8010b7c:	46bd      	mov	sp, r7
 8010b7e:	bd90      	pop	{r4, r7, pc}
 8010b80:	0801c838 	.word	0x0801c838
 8010b84:	0801cd48 	.word	0x0801cd48
 8010b88:	0801c87c 	.word	0x0801c87c

08010b8c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b084      	sub	sp, #16
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8010b94:	e007      	b.n	8010ba6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8010b9c:	6878      	ldr	r0, [r7, #4]
 8010b9e:	f000 f80a 	bl	8010bb6 <tcp_seg_free>
    seg = next;
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d1f4      	bne.n	8010b96 <tcp_segs_free+0xa>
  }
}
 8010bac:	bf00      	nop
 8010bae:	bf00      	nop
 8010bb0:	3710      	adds	r7, #16
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}

08010bb6 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b082      	sub	sp, #8
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d00c      	beq.n	8010bde <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	685b      	ldr	r3, [r3, #4]
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d004      	beq.n	8010bd6 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	685b      	ldr	r3, [r3, #4]
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f7fe fb8d 	bl	800f2f0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8010bd6:	6879      	ldr	r1, [r7, #4]
 8010bd8:	2003      	movs	r0, #3
 8010bda:	f7fd fd77 	bl	800e6cc <memp_free>
  }
}
 8010bde:	bf00      	nop
 8010be0:	3708      	adds	r7, #8
 8010be2:	46bd      	mov	sp, r7
 8010be4:	bd80      	pop	{r7, pc}
	...

08010be8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8010be8:	b580      	push	{r7, lr}
 8010bea:	b084      	sub	sp, #16
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	2b00      	cmp	r3, #0
 8010bf4:	d106      	bne.n	8010c04 <tcp_seg_copy+0x1c>
 8010bf6:	4b0f      	ldr	r3, [pc, #60]	; (8010c34 <tcp_seg_copy+0x4c>)
 8010bf8:	f240 6282 	movw	r2, #1666	; 0x682
 8010bfc:	490e      	ldr	r1, [pc, #56]	; (8010c38 <tcp_seg_copy+0x50>)
 8010bfe:	480f      	ldr	r0, [pc, #60]	; (8010c3c <tcp_seg_copy+0x54>)
 8010c00:	f008 fcd2 	bl	80195a8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8010c04:	2003      	movs	r0, #3
 8010c06:	f7fd fd15 	bl	800e634 <memp_malloc>
 8010c0a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d101      	bne.n	8010c16 <tcp_seg_copy+0x2e>
    return NULL;
 8010c12:	2300      	movs	r3, #0
 8010c14:	e00a      	b.n	8010c2c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8010c16:	2210      	movs	r2, #16
 8010c18:	6879      	ldr	r1, [r7, #4]
 8010c1a:	68f8      	ldr	r0, [r7, #12]
 8010c1c:	f007 ff9a 	bl	8018b54 <memcpy>
  pbuf_ref(cseg->p);
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	685b      	ldr	r3, [r3, #4]
 8010c24:	4618      	mov	r0, r3
 8010c26:	f7fe fc03 	bl	800f430 <pbuf_ref>
  return cseg;
 8010c2a:	68fb      	ldr	r3, [r7, #12]
}
 8010c2c:	4618      	mov	r0, r3
 8010c2e:	3710      	adds	r7, #16
 8010c30:	46bd      	mov	sp, r7
 8010c32:	bd80      	pop	{r7, pc}
 8010c34:	0801c838 	.word	0x0801c838
 8010c38:	0801cd8c 	.word	0x0801cd8c
 8010c3c:	0801c87c 	.word	0x0801c87c

08010c40 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8010c40:	b580      	push	{r7, lr}
 8010c42:	b084      	sub	sp, #16
 8010c44:	af00      	add	r7, sp, #0
 8010c46:	60f8      	str	r0, [r7, #12]
 8010c48:	60b9      	str	r1, [r7, #8]
 8010c4a:	607a      	str	r2, [r7, #4]
 8010c4c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8010c4e:	68bb      	ldr	r3, [r7, #8]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d109      	bne.n	8010c68 <tcp_recv_null+0x28>
 8010c54:	4b12      	ldr	r3, [pc, #72]	; (8010ca0 <tcp_recv_null+0x60>)
 8010c56:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8010c5a:	4912      	ldr	r1, [pc, #72]	; (8010ca4 <tcp_recv_null+0x64>)
 8010c5c:	4812      	ldr	r0, [pc, #72]	; (8010ca8 <tcp_recv_null+0x68>)
 8010c5e:	f008 fca3 	bl	80195a8 <iprintf>
 8010c62:	f06f 030f 	mvn.w	r3, #15
 8010c66:	e016      	b.n	8010c96 <tcp_recv_null+0x56>

  if (p != NULL) {
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d009      	beq.n	8010c82 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	891b      	ldrh	r3, [r3, #8]
 8010c72:	4619      	mov	r1, r3
 8010c74:	68b8      	ldr	r0, [r7, #8]
 8010c76:	f7ff f9bb 	bl	800fff0 <tcp_recved>
    pbuf_free(p);
 8010c7a:	6878      	ldr	r0, [r7, #4]
 8010c7c:	f7fe fb38 	bl	800f2f0 <pbuf_free>
 8010c80:	e008      	b.n	8010c94 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8010c82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d104      	bne.n	8010c94 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8010c8a:	68b8      	ldr	r0, [r7, #8]
 8010c8c:	f7ff f860 	bl	800fd50 <tcp_close>
 8010c90:	4603      	mov	r3, r0
 8010c92:	e000      	b.n	8010c96 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8010c94:	2300      	movs	r3, #0
}
 8010c96:	4618      	mov	r0, r3
 8010c98:	3710      	adds	r7, #16
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	bd80      	pop	{r7, pc}
 8010c9e:	bf00      	nop
 8010ca0:	0801c838 	.word	0x0801c838
 8010ca4:	0801cda8 	.word	0x0801cda8
 8010ca8:	0801c87c 	.word	0x0801c87c

08010cac <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	b086      	sub	sp, #24
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	4603      	mov	r3, r0
 8010cb4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8010cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	db01      	blt.n	8010cc2 <tcp_kill_prio+0x16>
 8010cbe:	79fb      	ldrb	r3, [r7, #7]
 8010cc0:	e000      	b.n	8010cc4 <tcp_kill_prio+0x18>
 8010cc2:	237f      	movs	r3, #127	; 0x7f
 8010cc4:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8010cc6:	7afb      	ldrb	r3, [r7, #11]
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d034      	beq.n	8010d36 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8010ccc:	7afb      	ldrb	r3, [r7, #11]
 8010cce:	3b01      	subs	r3, #1
 8010cd0:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8010cd2:	2300      	movs	r3, #0
 8010cd4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010cda:	4b19      	ldr	r3, [pc, #100]	; (8010d40 <tcp_kill_prio+0x94>)
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	617b      	str	r3, [r7, #20]
 8010ce0:	e01f      	b.n	8010d22 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8010ce2:	697b      	ldr	r3, [r7, #20]
 8010ce4:	7d5b      	ldrb	r3, [r3, #21]
 8010ce6:	7afa      	ldrb	r2, [r7, #11]
 8010ce8:	429a      	cmp	r2, r3
 8010cea:	d80c      	bhi.n	8010d06 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8010cec:	697b      	ldr	r3, [r7, #20]
 8010cee:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8010cf0:	7afa      	ldrb	r2, [r7, #11]
 8010cf2:	429a      	cmp	r2, r3
 8010cf4:	d112      	bne.n	8010d1c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8010cf6:	4b13      	ldr	r3, [pc, #76]	; (8010d44 <tcp_kill_prio+0x98>)
 8010cf8:	681a      	ldr	r2, [r3, #0]
 8010cfa:	697b      	ldr	r3, [r7, #20]
 8010cfc:	6a1b      	ldr	r3, [r3, #32]
 8010cfe:	1ad3      	subs	r3, r2, r3
 8010d00:	68fa      	ldr	r2, [r7, #12]
 8010d02:	429a      	cmp	r2, r3
 8010d04:	d80a      	bhi.n	8010d1c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8010d06:	4b0f      	ldr	r3, [pc, #60]	; (8010d44 <tcp_kill_prio+0x98>)
 8010d08:	681a      	ldr	r2, [r3, #0]
 8010d0a:	697b      	ldr	r3, [r7, #20]
 8010d0c:	6a1b      	ldr	r3, [r3, #32]
 8010d0e:	1ad3      	subs	r3, r2, r3
 8010d10:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8010d12:	697b      	ldr	r3, [r7, #20]
 8010d14:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8010d16:	697b      	ldr	r3, [r7, #20]
 8010d18:	7d5b      	ldrb	r3, [r3, #21]
 8010d1a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010d1c:	697b      	ldr	r3, [r7, #20]
 8010d1e:	68db      	ldr	r3, [r3, #12]
 8010d20:	617b      	str	r3, [r7, #20]
 8010d22:	697b      	ldr	r3, [r7, #20]
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d1dc      	bne.n	8010ce2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8010d28:	693b      	ldr	r3, [r7, #16]
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d004      	beq.n	8010d38 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8010d2e:	6938      	ldr	r0, [r7, #16]
 8010d30:	f7ff f8f8 	bl	800ff24 <tcp_abort>
 8010d34:	e000      	b.n	8010d38 <tcp_kill_prio+0x8c>
    return;
 8010d36:	bf00      	nop
  }
}
 8010d38:	3718      	adds	r7, #24
 8010d3a:	46bd      	mov	sp, r7
 8010d3c:	bd80      	pop	{r7, pc}
 8010d3e:	bf00      	nop
 8010d40:	20018388 	.word	0x20018388
 8010d44:	2001838c 	.word	0x2001838c

08010d48 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b086      	sub	sp, #24
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	4603      	mov	r3, r0
 8010d50:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8010d52:	79fb      	ldrb	r3, [r7, #7]
 8010d54:	2b08      	cmp	r3, #8
 8010d56:	d009      	beq.n	8010d6c <tcp_kill_state+0x24>
 8010d58:	79fb      	ldrb	r3, [r7, #7]
 8010d5a:	2b09      	cmp	r3, #9
 8010d5c:	d006      	beq.n	8010d6c <tcp_kill_state+0x24>
 8010d5e:	4b1a      	ldr	r3, [pc, #104]	; (8010dc8 <tcp_kill_state+0x80>)
 8010d60:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8010d64:	4919      	ldr	r1, [pc, #100]	; (8010dcc <tcp_kill_state+0x84>)
 8010d66:	481a      	ldr	r0, [pc, #104]	; (8010dd0 <tcp_kill_state+0x88>)
 8010d68:	f008 fc1e 	bl	80195a8 <iprintf>

  inactivity = 0;
 8010d6c:	2300      	movs	r3, #0
 8010d6e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8010d70:	2300      	movs	r3, #0
 8010d72:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010d74:	4b17      	ldr	r3, [pc, #92]	; (8010dd4 <tcp_kill_state+0x8c>)
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	617b      	str	r3, [r7, #20]
 8010d7a:	e017      	b.n	8010dac <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8010d7c:	697b      	ldr	r3, [r7, #20]
 8010d7e:	7d1b      	ldrb	r3, [r3, #20]
 8010d80:	79fa      	ldrb	r2, [r7, #7]
 8010d82:	429a      	cmp	r2, r3
 8010d84:	d10f      	bne.n	8010da6 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8010d86:	4b14      	ldr	r3, [pc, #80]	; (8010dd8 <tcp_kill_state+0x90>)
 8010d88:	681a      	ldr	r2, [r3, #0]
 8010d8a:	697b      	ldr	r3, [r7, #20]
 8010d8c:	6a1b      	ldr	r3, [r3, #32]
 8010d8e:	1ad3      	subs	r3, r2, r3
 8010d90:	68fa      	ldr	r2, [r7, #12]
 8010d92:	429a      	cmp	r2, r3
 8010d94:	d807      	bhi.n	8010da6 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8010d96:	4b10      	ldr	r3, [pc, #64]	; (8010dd8 <tcp_kill_state+0x90>)
 8010d98:	681a      	ldr	r2, [r3, #0]
 8010d9a:	697b      	ldr	r3, [r7, #20]
 8010d9c:	6a1b      	ldr	r3, [r3, #32]
 8010d9e:	1ad3      	subs	r3, r2, r3
 8010da0:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8010da2:	697b      	ldr	r3, [r7, #20]
 8010da4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8010da6:	697b      	ldr	r3, [r7, #20]
 8010da8:	68db      	ldr	r3, [r3, #12]
 8010daa:	617b      	str	r3, [r7, #20]
 8010dac:	697b      	ldr	r3, [r7, #20]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d1e4      	bne.n	8010d7c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8010db2:	693b      	ldr	r3, [r7, #16]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d003      	beq.n	8010dc0 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8010db8:	2100      	movs	r1, #0
 8010dba:	6938      	ldr	r0, [r7, #16]
 8010dbc:	f7fe fff4 	bl	800fda8 <tcp_abandon>
  }
}
 8010dc0:	bf00      	nop
 8010dc2:	3718      	adds	r7, #24
 8010dc4:	46bd      	mov	sp, r7
 8010dc6:	bd80      	pop	{r7, pc}
 8010dc8:	0801c838 	.word	0x0801c838
 8010dcc:	0801cdc4 	.word	0x0801cdc4
 8010dd0:	0801c87c 	.word	0x0801c87c
 8010dd4:	20018388 	.word	0x20018388
 8010dd8:	2001838c 	.word	0x2001838c

08010ddc <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b084      	sub	sp, #16
 8010de0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8010de2:	2300      	movs	r3, #0
 8010de4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8010de6:	2300      	movs	r3, #0
 8010de8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8010dea:	4b12      	ldr	r3, [pc, #72]	; (8010e34 <tcp_kill_timewait+0x58>)
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	60fb      	str	r3, [r7, #12]
 8010df0:	e012      	b.n	8010e18 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8010df2:	4b11      	ldr	r3, [pc, #68]	; (8010e38 <tcp_kill_timewait+0x5c>)
 8010df4:	681a      	ldr	r2, [r3, #0]
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	6a1b      	ldr	r3, [r3, #32]
 8010dfa:	1ad3      	subs	r3, r2, r3
 8010dfc:	687a      	ldr	r2, [r7, #4]
 8010dfe:	429a      	cmp	r2, r3
 8010e00:	d807      	bhi.n	8010e12 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8010e02:	4b0d      	ldr	r3, [pc, #52]	; (8010e38 <tcp_kill_timewait+0x5c>)
 8010e04:	681a      	ldr	r2, [r3, #0]
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	6a1b      	ldr	r3, [r3, #32]
 8010e0a:	1ad3      	subs	r3, r2, r3
 8010e0c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	68db      	ldr	r3, [r3, #12]
 8010e16:	60fb      	str	r3, [r7, #12]
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d1e9      	bne.n	8010df2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8010e1e:	68bb      	ldr	r3, [r7, #8]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d002      	beq.n	8010e2a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8010e24:	68b8      	ldr	r0, [r7, #8]
 8010e26:	f7ff f87d 	bl	800ff24 <tcp_abort>
  }
}
 8010e2a:	bf00      	nop
 8010e2c:	3710      	adds	r7, #16
 8010e2e:	46bd      	mov	sp, r7
 8010e30:	bd80      	pop	{r7, pc}
 8010e32:	bf00      	nop
 8010e34:	20018398 	.word	0x20018398
 8010e38:	2001838c 	.word	0x2001838c

08010e3c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b082      	sub	sp, #8
 8010e40:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8010e42:	4b10      	ldr	r3, [pc, #64]	; (8010e84 <tcp_handle_closepend+0x48>)
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8010e48:	e014      	b.n	8010e74 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	68db      	ldr	r3, [r3, #12]
 8010e4e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	8b5b      	ldrh	r3, [r3, #26]
 8010e54:	f003 0308 	and.w	r3, r3, #8
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d009      	beq.n	8010e70 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	8b5b      	ldrh	r3, [r3, #26]
 8010e60:	f023 0308 	bic.w	r3, r3, #8
 8010e64:	b29a      	uxth	r2, r3
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8010e6a:	6878      	ldr	r0, [r7, #4]
 8010e6c:	f7fe ff06 	bl	800fc7c <tcp_close_shutdown_fin>
    }
    pcb = next;
 8010e70:	683b      	ldr	r3, [r7, #0]
 8010e72:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d1e7      	bne.n	8010e4a <tcp_handle_closepend+0xe>
  }
}
 8010e7a:	bf00      	nop
 8010e7c:	bf00      	nop
 8010e7e:	3708      	adds	r7, #8
 8010e80:	46bd      	mov	sp, r7
 8010e82:	bd80      	pop	{r7, pc}
 8010e84:	20018388 	.word	0x20018388

08010e88 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b084      	sub	sp, #16
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	4603      	mov	r3, r0
 8010e90:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010e92:	2001      	movs	r0, #1
 8010e94:	f7fd fbce 	bl	800e634 <memp_malloc>
 8010e98:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d126      	bne.n	8010eee <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8010ea0:	f7ff ffcc 	bl	8010e3c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8010ea4:	f7ff ff9a 	bl	8010ddc <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010ea8:	2001      	movs	r0, #1
 8010eaa:	f7fd fbc3 	bl	800e634 <memp_malloc>
 8010eae:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d11b      	bne.n	8010eee <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8010eb6:	2009      	movs	r0, #9
 8010eb8:	f7ff ff46 	bl	8010d48 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010ebc:	2001      	movs	r0, #1
 8010ebe:	f7fd fbb9 	bl	800e634 <memp_malloc>
 8010ec2:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8010ec4:	68fb      	ldr	r3, [r7, #12]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d111      	bne.n	8010eee <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8010eca:	2008      	movs	r0, #8
 8010ecc:	f7ff ff3c 	bl	8010d48 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010ed0:	2001      	movs	r0, #1
 8010ed2:	f7fd fbaf 	bl	800e634 <memp_malloc>
 8010ed6:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d107      	bne.n	8010eee <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8010ede:	79fb      	ldrb	r3, [r7, #7]
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	f7ff fee3 	bl	8010cac <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8010ee6:	2001      	movs	r0, #1
 8010ee8:	f7fd fba4 	bl	800e634 <memp_malloc>
 8010eec:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d03f      	beq.n	8010f74 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8010ef4:	229c      	movs	r2, #156	; 0x9c
 8010ef6:	2100      	movs	r1, #0
 8010ef8:	68f8      	ldr	r0, [r7, #12]
 8010efa:	f007 fe39 	bl	8018b70 <memset>
    pcb->prio = prio;
 8010efe:	68fb      	ldr	r3, [r7, #12]
 8010f00:	79fa      	ldrb	r2, [r7, #7]
 8010f02:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8010f0a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
 8010f14:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	22ff      	movs	r2, #255	; 0xff
 8010f22:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	f44f 7206 	mov.w	r2, #536	; 0x218
 8010f2a:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	2206      	movs	r2, #6
 8010f30:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	2206      	movs	r2, #6
 8010f38:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010f40:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	2201      	movs	r2, #1
 8010f46:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8010f4a:	4b0d      	ldr	r3, [pc, #52]	; (8010f80 <tcp_alloc+0xf8>)
 8010f4c:	681a      	ldr	r2, [r3, #0]
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8010f52:	4b0c      	ldr	r3, [pc, #48]	; (8010f84 <tcp_alloc+0xfc>)
 8010f54:	781a      	ldrb	r2, [r3, #0]
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8010f60:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	4a08      	ldr	r2, [pc, #32]	; (8010f88 <tcp_alloc+0x100>)
 8010f68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	4a07      	ldr	r2, [pc, #28]	; (8010f8c <tcp_alloc+0x104>)
 8010f70:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8010f74:	68fb      	ldr	r3, [r7, #12]
}
 8010f76:	4618      	mov	r0, r3
 8010f78:	3710      	adds	r7, #16
 8010f7a:	46bd      	mov	sp, r7
 8010f7c:	bd80      	pop	{r7, pc}
 8010f7e:	bf00      	nop
 8010f80:	2001838c 	.word	0x2001838c
 8010f84:	20000292 	.word	0x20000292
 8010f88:	08010c41 	.word	0x08010c41
 8010f8c:	006ddd00 	.word	0x006ddd00

08010f90 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 8010f90:	b580      	push	{r7, lr}
 8010f92:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 8010f94:	2040      	movs	r0, #64	; 0x40
 8010f96:	f7ff ff77 	bl	8010e88 <tcp_alloc>
 8010f9a:	4603      	mov	r3, r0
}
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	bd80      	pop	{r7, pc}

08010fa0 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8010fa0:	b480      	push	{r7}
 8010fa2:	b083      	sub	sp, #12
 8010fa4:	af00      	add	r7, sp, #0
 8010fa6:	6078      	str	r0, [r7, #4]
 8010fa8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d002      	beq.n	8010fb6 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	683a      	ldr	r2, [r7, #0]
 8010fb4:	611a      	str	r2, [r3, #16]
  }
}
 8010fb6:	bf00      	nop
 8010fb8:	370c      	adds	r7, #12
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc0:	4770      	bx	lr
	...

08010fc4 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b082      	sub	sp, #8
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	6078      	str	r0, [r7, #4]
 8010fcc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d00e      	beq.n	8010ff2 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	7d1b      	ldrb	r3, [r3, #20]
 8010fd8:	2b01      	cmp	r3, #1
 8010fda:	d106      	bne.n	8010fea <tcp_recv+0x26>
 8010fdc:	4b07      	ldr	r3, [pc, #28]	; (8010ffc <tcp_recv+0x38>)
 8010fde:	f240 72df 	movw	r2, #2015	; 0x7df
 8010fe2:	4907      	ldr	r1, [pc, #28]	; (8011000 <tcp_recv+0x3c>)
 8010fe4:	4807      	ldr	r0, [pc, #28]	; (8011004 <tcp_recv+0x40>)
 8010fe6:	f008 fadf 	bl	80195a8 <iprintf>
    pcb->recv = recv;
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	683a      	ldr	r2, [r7, #0]
 8010fee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8010ff2:	bf00      	nop
 8010ff4:	3708      	adds	r7, #8
 8010ff6:	46bd      	mov	sp, r7
 8010ff8:	bd80      	pop	{r7, pc}
 8010ffa:	bf00      	nop
 8010ffc:	0801c838 	.word	0x0801c838
 8011000:	0801cdd4 	.word	0x0801cdd4
 8011004:	0801c87c 	.word	0x0801c87c

08011008 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8011008:	b580      	push	{r7, lr}
 801100a:	b082      	sub	sp, #8
 801100c:	af00      	add	r7, sp, #0
 801100e:	6078      	str	r0, [r7, #4]
 8011010:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	2b00      	cmp	r3, #0
 8011016:	d00e      	beq.n	8011036 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	7d1b      	ldrb	r3, [r3, #20]
 801101c:	2b01      	cmp	r3, #1
 801101e:	d106      	bne.n	801102e <tcp_sent+0x26>
 8011020:	4b07      	ldr	r3, [pc, #28]	; (8011040 <tcp_sent+0x38>)
 8011022:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8011026:	4907      	ldr	r1, [pc, #28]	; (8011044 <tcp_sent+0x3c>)
 8011028:	4807      	ldr	r0, [pc, #28]	; (8011048 <tcp_sent+0x40>)
 801102a:	f008 fabd 	bl	80195a8 <iprintf>
    pcb->sent = sent;
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	683a      	ldr	r2, [r7, #0]
 8011032:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8011036:	bf00      	nop
 8011038:	3708      	adds	r7, #8
 801103a:	46bd      	mov	sp, r7
 801103c:	bd80      	pop	{r7, pc}
 801103e:	bf00      	nop
 8011040:	0801c838 	.word	0x0801c838
 8011044:	0801cdfc 	.word	0x0801cdfc
 8011048:	0801c87c 	.word	0x0801c87c

0801104c <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 801104c:	b580      	push	{r7, lr}
 801104e:	b082      	sub	sp, #8
 8011050:	af00      	add	r7, sp, #0
 8011052:	6078      	str	r0, [r7, #4]
 8011054:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	2b00      	cmp	r3, #0
 801105a:	d00e      	beq.n	801107a <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	7d1b      	ldrb	r3, [r3, #20]
 8011060:	2b01      	cmp	r3, #1
 8011062:	d106      	bne.n	8011072 <tcp_err+0x26>
 8011064:	4b07      	ldr	r3, [pc, #28]	; (8011084 <tcp_err+0x38>)
 8011066:	f640 020d 	movw	r2, #2061	; 0x80d
 801106a:	4907      	ldr	r1, [pc, #28]	; (8011088 <tcp_err+0x3c>)
 801106c:	4807      	ldr	r0, [pc, #28]	; (801108c <tcp_err+0x40>)
 801106e:	f008 fa9b 	bl	80195a8 <iprintf>
    pcb->errf = err;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	683a      	ldr	r2, [r7, #0]
 8011076:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 801107a:	bf00      	nop
 801107c:	3708      	adds	r7, #8
 801107e:	46bd      	mov	sp, r7
 8011080:	bd80      	pop	{r7, pc}
 8011082:	bf00      	nop
 8011084:	0801c838 	.word	0x0801c838
 8011088:	0801ce24 	.word	0x0801ce24
 801108c:	0801c87c 	.word	0x0801c87c

08011090 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b084      	sub	sp, #16
 8011094:	af00      	add	r7, sp, #0
 8011096:	60f8      	str	r0, [r7, #12]
 8011098:	60b9      	str	r1, [r7, #8]
 801109a:	4613      	mov	r3, r2
 801109c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d107      	bne.n	80110b4 <tcp_poll+0x24>
 80110a4:	4b0e      	ldr	r3, [pc, #56]	; (80110e0 <tcp_poll+0x50>)
 80110a6:	f640 023d 	movw	r2, #2109	; 0x83d
 80110aa:	490e      	ldr	r1, [pc, #56]	; (80110e4 <tcp_poll+0x54>)
 80110ac:	480e      	ldr	r0, [pc, #56]	; (80110e8 <tcp_poll+0x58>)
 80110ae:	f008 fa7b 	bl	80195a8 <iprintf>
 80110b2:	e011      	b.n	80110d8 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	7d1b      	ldrb	r3, [r3, #20]
 80110b8:	2b01      	cmp	r3, #1
 80110ba:	d106      	bne.n	80110ca <tcp_poll+0x3a>
 80110bc:	4b08      	ldr	r3, [pc, #32]	; (80110e0 <tcp_poll+0x50>)
 80110be:	f640 023e 	movw	r2, #2110	; 0x83e
 80110c2:	490a      	ldr	r1, [pc, #40]	; (80110ec <tcp_poll+0x5c>)
 80110c4:	4808      	ldr	r0, [pc, #32]	; (80110e8 <tcp_poll+0x58>)
 80110c6:	f008 fa6f 	bl	80195a8 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	68ba      	ldr	r2, [r7, #8]
 80110ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 80110d2:	68fb      	ldr	r3, [r7, #12]
 80110d4:	79fa      	ldrb	r2, [r7, #7]
 80110d6:	775a      	strb	r2, [r3, #29]
}
 80110d8:	3710      	adds	r7, #16
 80110da:	46bd      	mov	sp, r7
 80110dc:	bd80      	pop	{r7, pc}
 80110de:	bf00      	nop
 80110e0:	0801c838 	.word	0x0801c838
 80110e4:	0801ce4c 	.word	0x0801ce4c
 80110e8:	0801c87c 	.word	0x0801c87c
 80110ec:	0801ce64 	.word	0x0801ce64

080110f0 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80110f0:	b580      	push	{r7, lr}
 80110f2:	b082      	sub	sp, #8
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d107      	bne.n	801110e <tcp_pcb_purge+0x1e>
 80110fe:	4b21      	ldr	r3, [pc, #132]	; (8011184 <tcp_pcb_purge+0x94>)
 8011100:	f640 0251 	movw	r2, #2129	; 0x851
 8011104:	4920      	ldr	r1, [pc, #128]	; (8011188 <tcp_pcb_purge+0x98>)
 8011106:	4821      	ldr	r0, [pc, #132]	; (801118c <tcp_pcb_purge+0x9c>)
 8011108:	f008 fa4e 	bl	80195a8 <iprintf>
 801110c:	e037      	b.n	801117e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	7d1b      	ldrb	r3, [r3, #20]
 8011112:	2b00      	cmp	r3, #0
 8011114:	d033      	beq.n	801117e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801111a:	2b0a      	cmp	r3, #10
 801111c:	d02f      	beq.n	801117e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8011122:	2b01      	cmp	r3, #1
 8011124:	d02b      	beq.n	801117e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801112a:	2b00      	cmp	r3, #0
 801112c:	d007      	beq.n	801113e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011132:	4618      	mov	r0, r3
 8011134:	f7fe f8dc 	bl	800f2f0 <pbuf_free>
      pcb->refused_data = NULL;
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	2200      	movs	r2, #0
 801113c:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011142:	2b00      	cmp	r3, #0
 8011144:	d002      	beq.n	801114c <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8011146:	6878      	ldr	r0, [r7, #4]
 8011148:	f000 f986 	bl	8011458 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011152:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011158:	4618      	mov	r0, r3
 801115a:	f7ff fd17 	bl	8010b8c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011162:	4618      	mov	r0, r3
 8011164:	f7ff fd12 	bl	8010b8c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	2200      	movs	r2, #0
 801116c:	66da      	str	r2, [r3, #108]	; 0x6c
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	2200      	movs	r2, #0
 801117a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801117e:	3708      	adds	r7, #8
 8011180:	46bd      	mov	sp, r7
 8011182:	bd80      	pop	{r7, pc}
 8011184:	0801c838 	.word	0x0801c838
 8011188:	0801ce84 	.word	0x0801ce84
 801118c:	0801c87c 	.word	0x0801c87c

08011190 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8011190:	b580      	push	{r7, lr}
 8011192:	b084      	sub	sp, #16
 8011194:	af00      	add	r7, sp, #0
 8011196:	6078      	str	r0, [r7, #4]
 8011198:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801119a:	683b      	ldr	r3, [r7, #0]
 801119c:	2b00      	cmp	r3, #0
 801119e:	d106      	bne.n	80111ae <tcp_pcb_remove+0x1e>
 80111a0:	4b3e      	ldr	r3, [pc, #248]	; (801129c <tcp_pcb_remove+0x10c>)
 80111a2:	f640 0283 	movw	r2, #2179	; 0x883
 80111a6:	493e      	ldr	r1, [pc, #248]	; (80112a0 <tcp_pcb_remove+0x110>)
 80111a8:	483e      	ldr	r0, [pc, #248]	; (80112a4 <tcp_pcb_remove+0x114>)
 80111aa:	f008 f9fd 	bl	80195a8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d106      	bne.n	80111c2 <tcp_pcb_remove+0x32>
 80111b4:	4b39      	ldr	r3, [pc, #228]	; (801129c <tcp_pcb_remove+0x10c>)
 80111b6:	f640 0284 	movw	r2, #2180	; 0x884
 80111ba:	493b      	ldr	r1, [pc, #236]	; (80112a8 <tcp_pcb_remove+0x118>)
 80111bc:	4839      	ldr	r0, [pc, #228]	; (80112a4 <tcp_pcb_remove+0x114>)
 80111be:	f008 f9f3 	bl	80195a8 <iprintf>

  TCP_RMV(pcblist, pcb);
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	683a      	ldr	r2, [r7, #0]
 80111c8:	429a      	cmp	r2, r3
 80111ca:	d105      	bne.n	80111d8 <tcp_pcb_remove+0x48>
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	68da      	ldr	r2, [r3, #12]
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	601a      	str	r2, [r3, #0]
 80111d6:	e013      	b.n	8011200 <tcp_pcb_remove+0x70>
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	60fb      	str	r3, [r7, #12]
 80111de:	e00c      	b.n	80111fa <tcp_pcb_remove+0x6a>
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	68db      	ldr	r3, [r3, #12]
 80111e4:	683a      	ldr	r2, [r7, #0]
 80111e6:	429a      	cmp	r2, r3
 80111e8:	d104      	bne.n	80111f4 <tcp_pcb_remove+0x64>
 80111ea:	683b      	ldr	r3, [r7, #0]
 80111ec:	68da      	ldr	r2, [r3, #12]
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	60da      	str	r2, [r3, #12]
 80111f2:	e005      	b.n	8011200 <tcp_pcb_remove+0x70>
 80111f4:	68fb      	ldr	r3, [r7, #12]
 80111f6:	68db      	ldr	r3, [r3, #12]
 80111f8:	60fb      	str	r3, [r7, #12]
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d1ef      	bne.n	80111e0 <tcp_pcb_remove+0x50>
 8011200:	683b      	ldr	r3, [r7, #0]
 8011202:	2200      	movs	r2, #0
 8011204:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8011206:	6838      	ldr	r0, [r7, #0]
 8011208:	f7ff ff72 	bl	80110f0 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 801120c:	683b      	ldr	r3, [r7, #0]
 801120e:	7d1b      	ldrb	r3, [r3, #20]
 8011210:	2b0a      	cmp	r3, #10
 8011212:	d013      	beq.n	801123c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8011214:	683b      	ldr	r3, [r7, #0]
 8011216:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8011218:	2b01      	cmp	r3, #1
 801121a:	d00f      	beq.n	801123c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 801121c:	683b      	ldr	r3, [r7, #0]
 801121e:	8b5b      	ldrh	r3, [r3, #26]
 8011220:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8011224:	2b00      	cmp	r3, #0
 8011226:	d009      	beq.n	801123c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8011228:	683b      	ldr	r3, [r7, #0]
 801122a:	8b5b      	ldrh	r3, [r3, #26]
 801122c:	f043 0302 	orr.w	r3, r3, #2
 8011230:	b29a      	uxth	r2, r3
 8011232:	683b      	ldr	r3, [r7, #0]
 8011234:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8011236:	6838      	ldr	r0, [r7, #0]
 8011238:	f003 fbc6 	bl	80149c8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 801123c:	683b      	ldr	r3, [r7, #0]
 801123e:	7d1b      	ldrb	r3, [r3, #20]
 8011240:	2b01      	cmp	r3, #1
 8011242:	d020      	beq.n	8011286 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8011244:	683b      	ldr	r3, [r7, #0]
 8011246:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011248:	2b00      	cmp	r3, #0
 801124a:	d006      	beq.n	801125a <tcp_pcb_remove+0xca>
 801124c:	4b13      	ldr	r3, [pc, #76]	; (801129c <tcp_pcb_remove+0x10c>)
 801124e:	f640 0293 	movw	r2, #2195	; 0x893
 8011252:	4916      	ldr	r1, [pc, #88]	; (80112ac <tcp_pcb_remove+0x11c>)
 8011254:	4813      	ldr	r0, [pc, #76]	; (80112a4 <tcp_pcb_remove+0x114>)
 8011256:	f008 f9a7 	bl	80195a8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801125a:	683b      	ldr	r3, [r7, #0]
 801125c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801125e:	2b00      	cmp	r3, #0
 8011260:	d006      	beq.n	8011270 <tcp_pcb_remove+0xe0>
 8011262:	4b0e      	ldr	r3, [pc, #56]	; (801129c <tcp_pcb_remove+0x10c>)
 8011264:	f640 0294 	movw	r2, #2196	; 0x894
 8011268:	4911      	ldr	r1, [pc, #68]	; (80112b0 <tcp_pcb_remove+0x120>)
 801126a:	480e      	ldr	r0, [pc, #56]	; (80112a4 <tcp_pcb_remove+0x114>)
 801126c:	f008 f99c 	bl	80195a8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8011270:	683b      	ldr	r3, [r7, #0]
 8011272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011274:	2b00      	cmp	r3, #0
 8011276:	d006      	beq.n	8011286 <tcp_pcb_remove+0xf6>
 8011278:	4b08      	ldr	r3, [pc, #32]	; (801129c <tcp_pcb_remove+0x10c>)
 801127a:	f640 0296 	movw	r2, #2198	; 0x896
 801127e:	490d      	ldr	r1, [pc, #52]	; (80112b4 <tcp_pcb_remove+0x124>)
 8011280:	4808      	ldr	r0, [pc, #32]	; (80112a4 <tcp_pcb_remove+0x114>)
 8011282:	f008 f991 	bl	80195a8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8011286:	683b      	ldr	r3, [r7, #0]
 8011288:	2200      	movs	r2, #0
 801128a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 801128c:	683b      	ldr	r3, [r7, #0]
 801128e:	2200      	movs	r2, #0
 8011290:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8011292:	bf00      	nop
 8011294:	3710      	adds	r7, #16
 8011296:	46bd      	mov	sp, r7
 8011298:	bd80      	pop	{r7, pc}
 801129a:	bf00      	nop
 801129c:	0801c838 	.word	0x0801c838
 80112a0:	0801cea0 	.word	0x0801cea0
 80112a4:	0801c87c 	.word	0x0801c87c
 80112a8:	0801cebc 	.word	0x0801cebc
 80112ac:	0801cedc 	.word	0x0801cedc
 80112b0:	0801cef4 	.word	0x0801cef4
 80112b4:	0801cf10 	.word	0x0801cf10

080112b8 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80112b8:	b580      	push	{r7, lr}
 80112ba:	b082      	sub	sp, #8
 80112bc:	af00      	add	r7, sp, #0
 80112be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d106      	bne.n	80112d4 <tcp_next_iss+0x1c>
 80112c6:	4b0a      	ldr	r3, [pc, #40]	; (80112f0 <tcp_next_iss+0x38>)
 80112c8:	f640 02af 	movw	r2, #2223	; 0x8af
 80112cc:	4909      	ldr	r1, [pc, #36]	; (80112f4 <tcp_next_iss+0x3c>)
 80112ce:	480a      	ldr	r0, [pc, #40]	; (80112f8 <tcp_next_iss+0x40>)
 80112d0:	f008 f96a 	bl	80195a8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80112d4:	4b09      	ldr	r3, [pc, #36]	; (80112fc <tcp_next_iss+0x44>)
 80112d6:	681a      	ldr	r2, [r3, #0]
 80112d8:	4b09      	ldr	r3, [pc, #36]	; (8011300 <tcp_next_iss+0x48>)
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	4413      	add	r3, r2
 80112de:	4a07      	ldr	r2, [pc, #28]	; (80112fc <tcp_next_iss+0x44>)
 80112e0:	6013      	str	r3, [r2, #0]
  return iss;
 80112e2:	4b06      	ldr	r3, [pc, #24]	; (80112fc <tcp_next_iss+0x44>)
 80112e4:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80112e6:	4618      	mov	r0, r3
 80112e8:	3708      	adds	r7, #8
 80112ea:	46bd      	mov	sp, r7
 80112ec:	bd80      	pop	{r7, pc}
 80112ee:	bf00      	nop
 80112f0:	0801c838 	.word	0x0801c838
 80112f4:	0801cf28 	.word	0x0801cf28
 80112f8:	0801c87c 	.word	0x0801c87c
 80112fc:	20000034 	.word	0x20000034
 8011300:	2001838c 	.word	0x2001838c

08011304 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8011304:	b580      	push	{r7, lr}
 8011306:	b086      	sub	sp, #24
 8011308:	af00      	add	r7, sp, #0
 801130a:	4603      	mov	r3, r0
 801130c:	60b9      	str	r1, [r7, #8]
 801130e:	607a      	str	r2, [r7, #4]
 8011310:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	2b00      	cmp	r3, #0
 8011316:	d106      	bne.n	8011326 <tcp_eff_send_mss_netif+0x22>
 8011318:	4b14      	ldr	r3, [pc, #80]	; (801136c <tcp_eff_send_mss_netif+0x68>)
 801131a:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801131e:	4914      	ldr	r1, [pc, #80]	; (8011370 <tcp_eff_send_mss_netif+0x6c>)
 8011320:	4814      	ldr	r0, [pc, #80]	; (8011374 <tcp_eff_send_mss_netif+0x70>)
 8011322:	f008 f941 	bl	80195a8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8011326:	68bb      	ldr	r3, [r7, #8]
 8011328:	2b00      	cmp	r3, #0
 801132a:	d101      	bne.n	8011330 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 801132c:	89fb      	ldrh	r3, [r7, #14]
 801132e:	e019      	b.n	8011364 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8011330:	68bb      	ldr	r3, [r7, #8]
 8011332:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8011334:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8011336:	8afb      	ldrh	r3, [r7, #22]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d012      	beq.n	8011362 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 801133c:	2328      	movs	r3, #40	; 0x28
 801133e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8011340:	8afa      	ldrh	r2, [r7, #22]
 8011342:	8abb      	ldrh	r3, [r7, #20]
 8011344:	429a      	cmp	r2, r3
 8011346:	d904      	bls.n	8011352 <tcp_eff_send_mss_netif+0x4e>
 8011348:	8afa      	ldrh	r2, [r7, #22]
 801134a:	8abb      	ldrh	r3, [r7, #20]
 801134c:	1ad3      	subs	r3, r2, r3
 801134e:	b29b      	uxth	r3, r3
 8011350:	e000      	b.n	8011354 <tcp_eff_send_mss_netif+0x50>
 8011352:	2300      	movs	r3, #0
 8011354:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8011356:	8a7a      	ldrh	r2, [r7, #18]
 8011358:	89fb      	ldrh	r3, [r7, #14]
 801135a:	4293      	cmp	r3, r2
 801135c:	bf28      	it	cs
 801135e:	4613      	movcs	r3, r2
 8011360:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8011362:	89fb      	ldrh	r3, [r7, #14]
}
 8011364:	4618      	mov	r0, r3
 8011366:	3718      	adds	r7, #24
 8011368:	46bd      	mov	sp, r7
 801136a:	bd80      	pop	{r7, pc}
 801136c:	0801c838 	.word	0x0801c838
 8011370:	0801cf44 	.word	0x0801cf44
 8011374:	0801c87c 	.word	0x0801c87c

08011378 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8011378:	b580      	push	{r7, lr}
 801137a:	b084      	sub	sp, #16
 801137c:	af00      	add	r7, sp, #0
 801137e:	6078      	str	r0, [r7, #4]
 8011380:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8011382:	683b      	ldr	r3, [r7, #0]
 8011384:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d119      	bne.n	80113c0 <tcp_netif_ip_addr_changed_pcblist+0x48>
 801138c:	4b10      	ldr	r3, [pc, #64]	; (80113d0 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801138e:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8011392:	4910      	ldr	r1, [pc, #64]	; (80113d4 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8011394:	4810      	ldr	r0, [pc, #64]	; (80113d8 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8011396:	f008 f907 	bl	80195a8 <iprintf>

  while (pcb != NULL) {
 801139a:	e011      	b.n	80113c0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	681a      	ldr	r2, [r3, #0]
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	429a      	cmp	r2, r3
 80113a6:	d108      	bne.n	80113ba <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	68db      	ldr	r3, [r3, #12]
 80113ac:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80113ae:	68f8      	ldr	r0, [r7, #12]
 80113b0:	f7fe fdb8 	bl	800ff24 <tcp_abort>
      pcb = next;
 80113b4:	68bb      	ldr	r3, [r7, #8]
 80113b6:	60fb      	str	r3, [r7, #12]
 80113b8:	e002      	b.n	80113c0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	68db      	ldr	r3, [r3, #12]
 80113be:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d1ea      	bne.n	801139c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80113c6:	bf00      	nop
 80113c8:	bf00      	nop
 80113ca:	3710      	adds	r7, #16
 80113cc:	46bd      	mov	sp, r7
 80113ce:	bd80      	pop	{r7, pc}
 80113d0:	0801c838 	.word	0x0801c838
 80113d4:	0801cf6c 	.word	0x0801cf6c
 80113d8:	0801c87c 	.word	0x0801c87c

080113dc <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80113dc:	b580      	push	{r7, lr}
 80113de:	b084      	sub	sp, #16
 80113e0:	af00      	add	r7, sp, #0
 80113e2:	6078      	str	r0, [r7, #4]
 80113e4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	d02a      	beq.n	8011442 <tcp_netif_ip_addr_changed+0x66>
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d026      	beq.n	8011442 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80113f4:	4b15      	ldr	r3, [pc, #84]	; (801144c <tcp_netif_ip_addr_changed+0x70>)
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	4619      	mov	r1, r3
 80113fa:	6878      	ldr	r0, [r7, #4]
 80113fc:	f7ff ffbc 	bl	8011378 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8011400:	4b13      	ldr	r3, [pc, #76]	; (8011450 <tcp_netif_ip_addr_changed+0x74>)
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	4619      	mov	r1, r3
 8011406:	6878      	ldr	r0, [r7, #4]
 8011408:	f7ff ffb6 	bl	8011378 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801140c:	683b      	ldr	r3, [r7, #0]
 801140e:	2b00      	cmp	r3, #0
 8011410:	d017      	beq.n	8011442 <tcp_netif_ip_addr_changed+0x66>
 8011412:	683b      	ldr	r3, [r7, #0]
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d013      	beq.n	8011442 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801141a:	4b0e      	ldr	r3, [pc, #56]	; (8011454 <tcp_netif_ip_addr_changed+0x78>)
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	60fb      	str	r3, [r7, #12]
 8011420:	e00c      	b.n	801143c <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8011422:	68fb      	ldr	r3, [r7, #12]
 8011424:	681a      	ldr	r2, [r3, #0]
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	429a      	cmp	r2, r3
 801142c:	d103      	bne.n	8011436 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801142e:	683b      	ldr	r3, [r7, #0]
 8011430:	681a      	ldr	r2, [r3, #0]
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	68db      	ldr	r3, [r3, #12]
 801143a:	60fb      	str	r3, [r7, #12]
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	2b00      	cmp	r3, #0
 8011440:	d1ef      	bne.n	8011422 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8011442:	bf00      	nop
 8011444:	3710      	adds	r7, #16
 8011446:	46bd      	mov	sp, r7
 8011448:	bd80      	pop	{r7, pc}
 801144a:	bf00      	nop
 801144c:	20018388 	.word	0x20018388
 8011450:	20018394 	.word	0x20018394
 8011454:	20018390 	.word	0x20018390

08011458 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b082      	sub	sp, #8
 801145c:	af00      	add	r7, sp, #0
 801145e:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011464:	2b00      	cmp	r3, #0
 8011466:	d007      	beq.n	8011478 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801146c:	4618      	mov	r0, r3
 801146e:	f7ff fb8d 	bl	8010b8c <tcp_segs_free>
    pcb->ooseq = NULL;
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	2200      	movs	r2, #0
 8011476:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8011478:	bf00      	nop
 801147a:	3708      	adds	r7, #8
 801147c:	46bd      	mov	sp, r7
 801147e:	bd80      	pop	{r7, pc}

08011480 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8011480:	b590      	push	{r4, r7, lr}
 8011482:	b08d      	sub	sp, #52	; 0x34
 8011484:	af04      	add	r7, sp, #16
 8011486:	6078      	str	r0, [r7, #4]
 8011488:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	2b00      	cmp	r3, #0
 801148e:	d105      	bne.n	801149c <tcp_input+0x1c>
 8011490:	4b9b      	ldr	r3, [pc, #620]	; (8011700 <tcp_input+0x280>)
 8011492:	2283      	movs	r2, #131	; 0x83
 8011494:	499b      	ldr	r1, [pc, #620]	; (8011704 <tcp_input+0x284>)
 8011496:	489c      	ldr	r0, [pc, #624]	; (8011708 <tcp_input+0x288>)
 8011498:	f008 f886 	bl	80195a8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	685b      	ldr	r3, [r3, #4]
 80114a0:	4a9a      	ldr	r2, [pc, #616]	; (801170c <tcp_input+0x28c>)
 80114a2:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	895b      	ldrh	r3, [r3, #10]
 80114a8:	2b13      	cmp	r3, #19
 80114aa:	f240 83c4 	bls.w	8011c36 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80114ae:	4b98      	ldr	r3, [pc, #608]	; (8011710 <tcp_input+0x290>)
 80114b0:	695b      	ldr	r3, [r3, #20]
 80114b2:	4a97      	ldr	r2, [pc, #604]	; (8011710 <tcp_input+0x290>)
 80114b4:	6812      	ldr	r2, [r2, #0]
 80114b6:	4611      	mov	r1, r2
 80114b8:	4618      	mov	r0, r3
 80114ba:	f006 f86f 	bl	801759c <ip4_addr_isbroadcast_u32>
 80114be:	4603      	mov	r3, r0
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	f040 83ba 	bne.w	8011c3a <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80114c6:	4b92      	ldr	r3, [pc, #584]	; (8011710 <tcp_input+0x290>)
 80114c8:	695b      	ldr	r3, [r3, #20]
 80114ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80114ce:	2be0      	cmp	r3, #224	; 0xe0
 80114d0:	f000 83b3 	beq.w	8011c3a <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80114d4:	4b8d      	ldr	r3, [pc, #564]	; (801170c <tcp_input+0x28c>)
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	899b      	ldrh	r3, [r3, #12]
 80114da:	b29b      	uxth	r3, r3
 80114dc:	4618      	mov	r0, r3
 80114de:	f7fc fc44 	bl	800dd6a <lwip_htons>
 80114e2:	4603      	mov	r3, r0
 80114e4:	0b1b      	lsrs	r3, r3, #12
 80114e6:	b29b      	uxth	r3, r3
 80114e8:	b2db      	uxtb	r3, r3
 80114ea:	009b      	lsls	r3, r3, #2
 80114ec:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80114ee:	7cbb      	ldrb	r3, [r7, #18]
 80114f0:	2b13      	cmp	r3, #19
 80114f2:	f240 83a4 	bls.w	8011c3e <tcp_input+0x7be>
 80114f6:	7cbb      	ldrb	r3, [r7, #18]
 80114f8:	b29a      	uxth	r2, r3
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	891b      	ldrh	r3, [r3, #8]
 80114fe:	429a      	cmp	r2, r3
 8011500:	f200 839d 	bhi.w	8011c3e <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8011504:	7cbb      	ldrb	r3, [r7, #18]
 8011506:	b29b      	uxth	r3, r3
 8011508:	3b14      	subs	r3, #20
 801150a:	b29a      	uxth	r2, r3
 801150c:	4b81      	ldr	r3, [pc, #516]	; (8011714 <tcp_input+0x294>)
 801150e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8011510:	4b81      	ldr	r3, [pc, #516]	; (8011718 <tcp_input+0x298>)
 8011512:	2200      	movs	r2, #0
 8011514:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	895a      	ldrh	r2, [r3, #10]
 801151a:	7cbb      	ldrb	r3, [r7, #18]
 801151c:	b29b      	uxth	r3, r3
 801151e:	429a      	cmp	r2, r3
 8011520:	d309      	bcc.n	8011536 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8011522:	4b7c      	ldr	r3, [pc, #496]	; (8011714 <tcp_input+0x294>)
 8011524:	881a      	ldrh	r2, [r3, #0]
 8011526:	4b7d      	ldr	r3, [pc, #500]	; (801171c <tcp_input+0x29c>)
 8011528:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801152a:	7cbb      	ldrb	r3, [r7, #18]
 801152c:	4619      	mov	r1, r3
 801152e:	6878      	ldr	r0, [r7, #4]
 8011530:	f7fd fe58 	bl	800f1e4 <pbuf_remove_header>
 8011534:	e04e      	b.n	80115d4 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	2b00      	cmp	r3, #0
 801153c:	d105      	bne.n	801154a <tcp_input+0xca>
 801153e:	4b70      	ldr	r3, [pc, #448]	; (8011700 <tcp_input+0x280>)
 8011540:	22c2      	movs	r2, #194	; 0xc2
 8011542:	4977      	ldr	r1, [pc, #476]	; (8011720 <tcp_input+0x2a0>)
 8011544:	4870      	ldr	r0, [pc, #448]	; (8011708 <tcp_input+0x288>)
 8011546:	f008 f82f 	bl	80195a8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801154a:	2114      	movs	r1, #20
 801154c:	6878      	ldr	r0, [r7, #4]
 801154e:	f7fd fe49 	bl	800f1e4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	895a      	ldrh	r2, [r3, #10]
 8011556:	4b71      	ldr	r3, [pc, #452]	; (801171c <tcp_input+0x29c>)
 8011558:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801155a:	4b6e      	ldr	r3, [pc, #440]	; (8011714 <tcp_input+0x294>)
 801155c:	881a      	ldrh	r2, [r3, #0]
 801155e:	4b6f      	ldr	r3, [pc, #444]	; (801171c <tcp_input+0x29c>)
 8011560:	881b      	ldrh	r3, [r3, #0]
 8011562:	1ad3      	subs	r3, r2, r3
 8011564:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8011566:	4b6d      	ldr	r3, [pc, #436]	; (801171c <tcp_input+0x29c>)
 8011568:	881b      	ldrh	r3, [r3, #0]
 801156a:	4619      	mov	r1, r3
 801156c:	6878      	ldr	r0, [r7, #4]
 801156e:	f7fd fe39 	bl	800f1e4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	895b      	ldrh	r3, [r3, #10]
 8011578:	8a3a      	ldrh	r2, [r7, #16]
 801157a:	429a      	cmp	r2, r3
 801157c:	f200 8361 	bhi.w	8011c42 <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	685b      	ldr	r3, [r3, #4]
 8011586:	4a64      	ldr	r2, [pc, #400]	; (8011718 <tcp_input+0x298>)
 8011588:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	8a3a      	ldrh	r2, [r7, #16]
 8011590:	4611      	mov	r1, r2
 8011592:	4618      	mov	r0, r3
 8011594:	f7fd fe26 	bl	800f1e4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	891a      	ldrh	r2, [r3, #8]
 801159c:	8a3b      	ldrh	r3, [r7, #16]
 801159e:	1ad3      	subs	r3, r2, r3
 80115a0:	b29a      	uxth	r2, r3
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	895b      	ldrh	r3, [r3, #10]
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d005      	beq.n	80115ba <tcp_input+0x13a>
 80115ae:	4b54      	ldr	r3, [pc, #336]	; (8011700 <tcp_input+0x280>)
 80115b0:	22df      	movs	r2, #223	; 0xdf
 80115b2:	495c      	ldr	r1, [pc, #368]	; (8011724 <tcp_input+0x2a4>)
 80115b4:	4854      	ldr	r0, [pc, #336]	; (8011708 <tcp_input+0x288>)
 80115b6:	f007 fff7 	bl	80195a8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	891a      	ldrh	r2, [r3, #8]
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	891b      	ldrh	r3, [r3, #8]
 80115c4:	429a      	cmp	r2, r3
 80115c6:	d005      	beq.n	80115d4 <tcp_input+0x154>
 80115c8:	4b4d      	ldr	r3, [pc, #308]	; (8011700 <tcp_input+0x280>)
 80115ca:	22e0      	movs	r2, #224	; 0xe0
 80115cc:	4956      	ldr	r1, [pc, #344]	; (8011728 <tcp_input+0x2a8>)
 80115ce:	484e      	ldr	r0, [pc, #312]	; (8011708 <tcp_input+0x288>)
 80115d0:	f007 ffea 	bl	80195a8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80115d4:	4b4d      	ldr	r3, [pc, #308]	; (801170c <tcp_input+0x28c>)
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	881b      	ldrh	r3, [r3, #0]
 80115da:	b29b      	uxth	r3, r3
 80115dc:	4a4b      	ldr	r2, [pc, #300]	; (801170c <tcp_input+0x28c>)
 80115de:	6814      	ldr	r4, [r2, #0]
 80115e0:	4618      	mov	r0, r3
 80115e2:	f7fc fbc2 	bl	800dd6a <lwip_htons>
 80115e6:	4603      	mov	r3, r0
 80115e8:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80115ea:	4b48      	ldr	r3, [pc, #288]	; (801170c <tcp_input+0x28c>)
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	885b      	ldrh	r3, [r3, #2]
 80115f0:	b29b      	uxth	r3, r3
 80115f2:	4a46      	ldr	r2, [pc, #280]	; (801170c <tcp_input+0x28c>)
 80115f4:	6814      	ldr	r4, [r2, #0]
 80115f6:	4618      	mov	r0, r3
 80115f8:	f7fc fbb7 	bl	800dd6a <lwip_htons>
 80115fc:	4603      	mov	r3, r0
 80115fe:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8011600:	4b42      	ldr	r3, [pc, #264]	; (801170c <tcp_input+0x28c>)
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	685b      	ldr	r3, [r3, #4]
 8011606:	4a41      	ldr	r2, [pc, #260]	; (801170c <tcp_input+0x28c>)
 8011608:	6814      	ldr	r4, [r2, #0]
 801160a:	4618      	mov	r0, r3
 801160c:	f7fc fbc2 	bl	800dd94 <lwip_htonl>
 8011610:	4603      	mov	r3, r0
 8011612:	6063      	str	r3, [r4, #4]
 8011614:	6863      	ldr	r3, [r4, #4]
 8011616:	4a45      	ldr	r2, [pc, #276]	; (801172c <tcp_input+0x2ac>)
 8011618:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801161a:	4b3c      	ldr	r3, [pc, #240]	; (801170c <tcp_input+0x28c>)
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	689b      	ldr	r3, [r3, #8]
 8011620:	4a3a      	ldr	r2, [pc, #232]	; (801170c <tcp_input+0x28c>)
 8011622:	6814      	ldr	r4, [r2, #0]
 8011624:	4618      	mov	r0, r3
 8011626:	f7fc fbb5 	bl	800dd94 <lwip_htonl>
 801162a:	4603      	mov	r3, r0
 801162c:	60a3      	str	r3, [r4, #8]
 801162e:	68a3      	ldr	r3, [r4, #8]
 8011630:	4a3f      	ldr	r2, [pc, #252]	; (8011730 <tcp_input+0x2b0>)
 8011632:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8011634:	4b35      	ldr	r3, [pc, #212]	; (801170c <tcp_input+0x28c>)
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	89db      	ldrh	r3, [r3, #14]
 801163a:	b29b      	uxth	r3, r3
 801163c:	4a33      	ldr	r2, [pc, #204]	; (801170c <tcp_input+0x28c>)
 801163e:	6814      	ldr	r4, [r2, #0]
 8011640:	4618      	mov	r0, r3
 8011642:	f7fc fb92 	bl	800dd6a <lwip_htons>
 8011646:	4603      	mov	r3, r0
 8011648:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801164a:	4b30      	ldr	r3, [pc, #192]	; (801170c <tcp_input+0x28c>)
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	899b      	ldrh	r3, [r3, #12]
 8011650:	b29b      	uxth	r3, r3
 8011652:	4618      	mov	r0, r3
 8011654:	f7fc fb89 	bl	800dd6a <lwip_htons>
 8011658:	4603      	mov	r3, r0
 801165a:	b2db      	uxtb	r3, r3
 801165c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011660:	b2da      	uxtb	r2, r3
 8011662:	4b34      	ldr	r3, [pc, #208]	; (8011734 <tcp_input+0x2b4>)
 8011664:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	891a      	ldrh	r2, [r3, #8]
 801166a:	4b33      	ldr	r3, [pc, #204]	; (8011738 <tcp_input+0x2b8>)
 801166c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801166e:	4b31      	ldr	r3, [pc, #196]	; (8011734 <tcp_input+0x2b4>)
 8011670:	781b      	ldrb	r3, [r3, #0]
 8011672:	f003 0303 	and.w	r3, r3, #3
 8011676:	2b00      	cmp	r3, #0
 8011678:	d00c      	beq.n	8011694 <tcp_input+0x214>
    tcplen++;
 801167a:	4b2f      	ldr	r3, [pc, #188]	; (8011738 <tcp_input+0x2b8>)
 801167c:	881b      	ldrh	r3, [r3, #0]
 801167e:	3301      	adds	r3, #1
 8011680:	b29a      	uxth	r2, r3
 8011682:	4b2d      	ldr	r3, [pc, #180]	; (8011738 <tcp_input+0x2b8>)
 8011684:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	891a      	ldrh	r2, [r3, #8]
 801168a:	4b2b      	ldr	r3, [pc, #172]	; (8011738 <tcp_input+0x2b8>)
 801168c:	881b      	ldrh	r3, [r3, #0]
 801168e:	429a      	cmp	r2, r3
 8011690:	f200 82d9 	bhi.w	8011c46 <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8011694:	2300      	movs	r3, #0
 8011696:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011698:	4b28      	ldr	r3, [pc, #160]	; (801173c <tcp_input+0x2bc>)
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	61fb      	str	r3, [r7, #28]
 801169e:	e09d      	b.n	80117dc <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80116a0:	69fb      	ldr	r3, [r7, #28]
 80116a2:	7d1b      	ldrb	r3, [r3, #20]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d105      	bne.n	80116b4 <tcp_input+0x234>
 80116a8:	4b15      	ldr	r3, [pc, #84]	; (8011700 <tcp_input+0x280>)
 80116aa:	22fb      	movs	r2, #251	; 0xfb
 80116ac:	4924      	ldr	r1, [pc, #144]	; (8011740 <tcp_input+0x2c0>)
 80116ae:	4816      	ldr	r0, [pc, #88]	; (8011708 <tcp_input+0x288>)
 80116b0:	f007 ff7a 	bl	80195a8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80116b4:	69fb      	ldr	r3, [r7, #28]
 80116b6:	7d1b      	ldrb	r3, [r3, #20]
 80116b8:	2b0a      	cmp	r3, #10
 80116ba:	d105      	bne.n	80116c8 <tcp_input+0x248>
 80116bc:	4b10      	ldr	r3, [pc, #64]	; (8011700 <tcp_input+0x280>)
 80116be:	22fc      	movs	r2, #252	; 0xfc
 80116c0:	4920      	ldr	r1, [pc, #128]	; (8011744 <tcp_input+0x2c4>)
 80116c2:	4811      	ldr	r0, [pc, #68]	; (8011708 <tcp_input+0x288>)
 80116c4:	f007 ff70 	bl	80195a8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80116c8:	69fb      	ldr	r3, [r7, #28]
 80116ca:	7d1b      	ldrb	r3, [r3, #20]
 80116cc:	2b01      	cmp	r3, #1
 80116ce:	d105      	bne.n	80116dc <tcp_input+0x25c>
 80116d0:	4b0b      	ldr	r3, [pc, #44]	; (8011700 <tcp_input+0x280>)
 80116d2:	22fd      	movs	r2, #253	; 0xfd
 80116d4:	491c      	ldr	r1, [pc, #112]	; (8011748 <tcp_input+0x2c8>)
 80116d6:	480c      	ldr	r0, [pc, #48]	; (8011708 <tcp_input+0x288>)
 80116d8:	f007 ff66 	bl	80195a8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80116dc:	69fb      	ldr	r3, [r7, #28]
 80116de:	7a1b      	ldrb	r3, [r3, #8]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d033      	beq.n	801174c <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80116e4:	69fb      	ldr	r3, [r7, #28]
 80116e6:	7a1a      	ldrb	r2, [r3, #8]
 80116e8:	4b09      	ldr	r3, [pc, #36]	; (8011710 <tcp_input+0x290>)
 80116ea:	685b      	ldr	r3, [r3, #4]
 80116ec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80116f0:	3301      	adds	r3, #1
 80116f2:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80116f4:	429a      	cmp	r2, r3
 80116f6:	d029      	beq.n	801174c <tcp_input+0x2cc>
      prev = pcb;
 80116f8:	69fb      	ldr	r3, [r7, #28]
 80116fa:	61bb      	str	r3, [r7, #24]
      continue;
 80116fc:	e06b      	b.n	80117d6 <tcp_input+0x356>
 80116fe:	bf00      	nop
 8011700:	0801cfa0 	.word	0x0801cfa0
 8011704:	0801cfd4 	.word	0x0801cfd4
 8011708:	0801cfec 	.word	0x0801cfec
 801170c:	200002a4 	.word	0x200002a4
 8011710:	20007724 	.word	0x20007724
 8011714:	200002a8 	.word	0x200002a8
 8011718:	200002ac 	.word	0x200002ac
 801171c:	200002aa 	.word	0x200002aa
 8011720:	0801d014 	.word	0x0801d014
 8011724:	0801d024 	.word	0x0801d024
 8011728:	0801d030 	.word	0x0801d030
 801172c:	200002b4 	.word	0x200002b4
 8011730:	200002b8 	.word	0x200002b8
 8011734:	200002c0 	.word	0x200002c0
 8011738:	200002be 	.word	0x200002be
 801173c:	20018388 	.word	0x20018388
 8011740:	0801d050 	.word	0x0801d050
 8011744:	0801d078 	.word	0x0801d078
 8011748:	0801d0a4 	.word	0x0801d0a4
    }

    if (pcb->remote_port == tcphdr->src &&
 801174c:	69fb      	ldr	r3, [r7, #28]
 801174e:	8b1a      	ldrh	r2, [r3, #24]
 8011750:	4b94      	ldr	r3, [pc, #592]	; (80119a4 <tcp_input+0x524>)
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	881b      	ldrh	r3, [r3, #0]
 8011756:	b29b      	uxth	r3, r3
 8011758:	429a      	cmp	r2, r3
 801175a:	d13a      	bne.n	80117d2 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 801175c:	69fb      	ldr	r3, [r7, #28]
 801175e:	8ada      	ldrh	r2, [r3, #22]
 8011760:	4b90      	ldr	r3, [pc, #576]	; (80119a4 <tcp_input+0x524>)
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	885b      	ldrh	r3, [r3, #2]
 8011766:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8011768:	429a      	cmp	r2, r3
 801176a:	d132      	bne.n	80117d2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801176c:	69fb      	ldr	r3, [r7, #28]
 801176e:	685a      	ldr	r2, [r3, #4]
 8011770:	4b8d      	ldr	r3, [pc, #564]	; (80119a8 <tcp_input+0x528>)
 8011772:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8011774:	429a      	cmp	r2, r3
 8011776:	d12c      	bne.n	80117d2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8011778:	69fb      	ldr	r3, [r7, #28]
 801177a:	681a      	ldr	r2, [r3, #0]
 801177c:	4b8a      	ldr	r3, [pc, #552]	; (80119a8 <tcp_input+0x528>)
 801177e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8011780:	429a      	cmp	r2, r3
 8011782:	d126      	bne.n	80117d2 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8011784:	69fb      	ldr	r3, [r7, #28]
 8011786:	68db      	ldr	r3, [r3, #12]
 8011788:	69fa      	ldr	r2, [r7, #28]
 801178a:	429a      	cmp	r2, r3
 801178c:	d106      	bne.n	801179c <tcp_input+0x31c>
 801178e:	4b87      	ldr	r3, [pc, #540]	; (80119ac <tcp_input+0x52c>)
 8011790:	f240 120d 	movw	r2, #269	; 0x10d
 8011794:	4986      	ldr	r1, [pc, #536]	; (80119b0 <tcp_input+0x530>)
 8011796:	4887      	ldr	r0, [pc, #540]	; (80119b4 <tcp_input+0x534>)
 8011798:	f007 ff06 	bl	80195a8 <iprintf>
      if (prev != NULL) {
 801179c:	69bb      	ldr	r3, [r7, #24]
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d00a      	beq.n	80117b8 <tcp_input+0x338>
        prev->next = pcb->next;
 80117a2:	69fb      	ldr	r3, [r7, #28]
 80117a4:	68da      	ldr	r2, [r3, #12]
 80117a6:	69bb      	ldr	r3, [r7, #24]
 80117a8:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80117aa:	4b83      	ldr	r3, [pc, #524]	; (80119b8 <tcp_input+0x538>)
 80117ac:	681a      	ldr	r2, [r3, #0]
 80117ae:	69fb      	ldr	r3, [r7, #28]
 80117b0:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80117b2:	4a81      	ldr	r2, [pc, #516]	; (80119b8 <tcp_input+0x538>)
 80117b4:	69fb      	ldr	r3, [r7, #28]
 80117b6:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80117b8:	69fb      	ldr	r3, [r7, #28]
 80117ba:	68db      	ldr	r3, [r3, #12]
 80117bc:	69fa      	ldr	r2, [r7, #28]
 80117be:	429a      	cmp	r2, r3
 80117c0:	d111      	bne.n	80117e6 <tcp_input+0x366>
 80117c2:	4b7a      	ldr	r3, [pc, #488]	; (80119ac <tcp_input+0x52c>)
 80117c4:	f240 1215 	movw	r2, #277	; 0x115
 80117c8:	497c      	ldr	r1, [pc, #496]	; (80119bc <tcp_input+0x53c>)
 80117ca:	487a      	ldr	r0, [pc, #488]	; (80119b4 <tcp_input+0x534>)
 80117cc:	f007 feec 	bl	80195a8 <iprintf>
      break;
 80117d0:	e009      	b.n	80117e6 <tcp_input+0x366>
    }
    prev = pcb;
 80117d2:	69fb      	ldr	r3, [r7, #28]
 80117d4:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80117d6:	69fb      	ldr	r3, [r7, #28]
 80117d8:	68db      	ldr	r3, [r3, #12]
 80117da:	61fb      	str	r3, [r7, #28]
 80117dc:	69fb      	ldr	r3, [r7, #28]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	f47f af5e 	bne.w	80116a0 <tcp_input+0x220>
 80117e4:	e000      	b.n	80117e8 <tcp_input+0x368>
      break;
 80117e6:	bf00      	nop
  }

  if (pcb == NULL) {
 80117e8:	69fb      	ldr	r3, [r7, #28]
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	f040 8095 	bne.w	801191a <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80117f0:	4b73      	ldr	r3, [pc, #460]	; (80119c0 <tcp_input+0x540>)
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	61fb      	str	r3, [r7, #28]
 80117f6:	e03f      	b.n	8011878 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80117f8:	69fb      	ldr	r3, [r7, #28]
 80117fa:	7d1b      	ldrb	r3, [r3, #20]
 80117fc:	2b0a      	cmp	r3, #10
 80117fe:	d006      	beq.n	801180e <tcp_input+0x38e>
 8011800:	4b6a      	ldr	r3, [pc, #424]	; (80119ac <tcp_input+0x52c>)
 8011802:	f240 121f 	movw	r2, #287	; 0x11f
 8011806:	496f      	ldr	r1, [pc, #444]	; (80119c4 <tcp_input+0x544>)
 8011808:	486a      	ldr	r0, [pc, #424]	; (80119b4 <tcp_input+0x534>)
 801180a:	f007 fecd 	bl	80195a8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801180e:	69fb      	ldr	r3, [r7, #28]
 8011810:	7a1b      	ldrb	r3, [r3, #8]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d009      	beq.n	801182a <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8011816:	69fb      	ldr	r3, [r7, #28]
 8011818:	7a1a      	ldrb	r2, [r3, #8]
 801181a:	4b63      	ldr	r3, [pc, #396]	; (80119a8 <tcp_input+0x528>)
 801181c:	685b      	ldr	r3, [r3, #4]
 801181e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011822:	3301      	adds	r3, #1
 8011824:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011826:	429a      	cmp	r2, r3
 8011828:	d122      	bne.n	8011870 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801182a:	69fb      	ldr	r3, [r7, #28]
 801182c:	8b1a      	ldrh	r2, [r3, #24]
 801182e:	4b5d      	ldr	r3, [pc, #372]	; (80119a4 <tcp_input+0x524>)
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	881b      	ldrh	r3, [r3, #0]
 8011834:	b29b      	uxth	r3, r3
 8011836:	429a      	cmp	r2, r3
 8011838:	d11b      	bne.n	8011872 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801183a:	69fb      	ldr	r3, [r7, #28]
 801183c:	8ada      	ldrh	r2, [r3, #22]
 801183e:	4b59      	ldr	r3, [pc, #356]	; (80119a4 <tcp_input+0x524>)
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	885b      	ldrh	r3, [r3, #2]
 8011844:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8011846:	429a      	cmp	r2, r3
 8011848:	d113      	bne.n	8011872 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801184a:	69fb      	ldr	r3, [r7, #28]
 801184c:	685a      	ldr	r2, [r3, #4]
 801184e:	4b56      	ldr	r3, [pc, #344]	; (80119a8 <tcp_input+0x528>)
 8011850:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8011852:	429a      	cmp	r2, r3
 8011854:	d10d      	bne.n	8011872 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8011856:	69fb      	ldr	r3, [r7, #28]
 8011858:	681a      	ldr	r2, [r3, #0]
 801185a:	4b53      	ldr	r3, [pc, #332]	; (80119a8 <tcp_input+0x528>)
 801185c:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801185e:	429a      	cmp	r2, r3
 8011860:	d107      	bne.n	8011872 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8011862:	69f8      	ldr	r0, [r7, #28]
 8011864:	f000 fb54 	bl	8011f10 <tcp_timewait_input>
        }
        pbuf_free(p);
 8011868:	6878      	ldr	r0, [r7, #4]
 801186a:	f7fd fd41 	bl	800f2f0 <pbuf_free>
        return;
 801186e:	e1f0      	b.n	8011c52 <tcp_input+0x7d2>
        continue;
 8011870:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011872:	69fb      	ldr	r3, [r7, #28]
 8011874:	68db      	ldr	r3, [r3, #12]
 8011876:	61fb      	str	r3, [r7, #28]
 8011878:	69fb      	ldr	r3, [r7, #28]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d1bc      	bne.n	80117f8 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801187e:	2300      	movs	r3, #0
 8011880:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011882:	4b51      	ldr	r3, [pc, #324]	; (80119c8 <tcp_input+0x548>)
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	617b      	str	r3, [r7, #20]
 8011888:	e02a      	b.n	80118e0 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801188a:	697b      	ldr	r3, [r7, #20]
 801188c:	7a1b      	ldrb	r3, [r3, #8]
 801188e:	2b00      	cmp	r3, #0
 8011890:	d00c      	beq.n	80118ac <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8011892:	697b      	ldr	r3, [r7, #20]
 8011894:	7a1a      	ldrb	r2, [r3, #8]
 8011896:	4b44      	ldr	r3, [pc, #272]	; (80119a8 <tcp_input+0x528>)
 8011898:	685b      	ldr	r3, [r3, #4]
 801189a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801189e:	3301      	adds	r3, #1
 80118a0:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80118a2:	429a      	cmp	r2, r3
 80118a4:	d002      	beq.n	80118ac <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80118a6:	697b      	ldr	r3, [r7, #20]
 80118a8:	61bb      	str	r3, [r7, #24]
        continue;
 80118aa:	e016      	b.n	80118da <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80118ac:	697b      	ldr	r3, [r7, #20]
 80118ae:	8ada      	ldrh	r2, [r3, #22]
 80118b0:	4b3c      	ldr	r3, [pc, #240]	; (80119a4 <tcp_input+0x524>)
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	885b      	ldrh	r3, [r3, #2]
 80118b6:	b29b      	uxth	r3, r3
 80118b8:	429a      	cmp	r2, r3
 80118ba:	d10c      	bne.n	80118d6 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80118bc:	697b      	ldr	r3, [r7, #20]
 80118be:	681a      	ldr	r2, [r3, #0]
 80118c0:	4b39      	ldr	r3, [pc, #228]	; (80119a8 <tcp_input+0x528>)
 80118c2:	695b      	ldr	r3, [r3, #20]
 80118c4:	429a      	cmp	r2, r3
 80118c6:	d00f      	beq.n	80118e8 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80118c8:	697b      	ldr	r3, [r7, #20]
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d00d      	beq.n	80118ea <tcp_input+0x46a>
 80118ce:	697b      	ldr	r3, [r7, #20]
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d009      	beq.n	80118ea <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80118d6:	697b      	ldr	r3, [r7, #20]
 80118d8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80118da:	697b      	ldr	r3, [r7, #20]
 80118dc:	68db      	ldr	r3, [r3, #12]
 80118de:	617b      	str	r3, [r7, #20]
 80118e0:	697b      	ldr	r3, [r7, #20]
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d1d1      	bne.n	801188a <tcp_input+0x40a>
 80118e6:	e000      	b.n	80118ea <tcp_input+0x46a>
            break;
 80118e8:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80118ea:	697b      	ldr	r3, [r7, #20]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d014      	beq.n	801191a <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80118f0:	69bb      	ldr	r3, [r7, #24]
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d00a      	beq.n	801190c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80118f6:	697b      	ldr	r3, [r7, #20]
 80118f8:	68da      	ldr	r2, [r3, #12]
 80118fa:	69bb      	ldr	r3, [r7, #24]
 80118fc:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80118fe:	4b32      	ldr	r3, [pc, #200]	; (80119c8 <tcp_input+0x548>)
 8011900:	681a      	ldr	r2, [r3, #0]
 8011902:	697b      	ldr	r3, [r7, #20]
 8011904:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8011906:	4a30      	ldr	r2, [pc, #192]	; (80119c8 <tcp_input+0x548>)
 8011908:	697b      	ldr	r3, [r7, #20]
 801190a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 801190c:	6978      	ldr	r0, [r7, #20]
 801190e:	f000 fa01 	bl	8011d14 <tcp_listen_input>
      }
      pbuf_free(p);
 8011912:	6878      	ldr	r0, [r7, #4]
 8011914:	f7fd fcec 	bl	800f2f0 <pbuf_free>
      return;
 8011918:	e19b      	b.n	8011c52 <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 801191a:	69fb      	ldr	r3, [r7, #28]
 801191c:	2b00      	cmp	r3, #0
 801191e:	f000 8160 	beq.w	8011be2 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8011922:	4b2a      	ldr	r3, [pc, #168]	; (80119cc <tcp_input+0x54c>)
 8011924:	2200      	movs	r2, #0
 8011926:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	891a      	ldrh	r2, [r3, #8]
 801192c:	4b27      	ldr	r3, [pc, #156]	; (80119cc <tcp_input+0x54c>)
 801192e:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8011930:	4a26      	ldr	r2, [pc, #152]	; (80119cc <tcp_input+0x54c>)
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8011936:	4b1b      	ldr	r3, [pc, #108]	; (80119a4 <tcp_input+0x524>)
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	4a24      	ldr	r2, [pc, #144]	; (80119cc <tcp_input+0x54c>)
 801193c:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801193e:	4b24      	ldr	r3, [pc, #144]	; (80119d0 <tcp_input+0x550>)
 8011940:	2200      	movs	r2, #0
 8011942:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8011944:	4b23      	ldr	r3, [pc, #140]	; (80119d4 <tcp_input+0x554>)
 8011946:	2200      	movs	r2, #0
 8011948:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801194a:	4b23      	ldr	r3, [pc, #140]	; (80119d8 <tcp_input+0x558>)
 801194c:	2200      	movs	r2, #0
 801194e:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8011950:	4b22      	ldr	r3, [pc, #136]	; (80119dc <tcp_input+0x55c>)
 8011952:	781b      	ldrb	r3, [r3, #0]
 8011954:	f003 0308 	and.w	r3, r3, #8
 8011958:	2b00      	cmp	r3, #0
 801195a:	d006      	beq.n	801196a <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	7b5b      	ldrb	r3, [r3, #13]
 8011960:	f043 0301 	orr.w	r3, r3, #1
 8011964:	b2da      	uxtb	r2, r3
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801196a:	69fb      	ldr	r3, [r7, #28]
 801196c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801196e:	2b00      	cmp	r3, #0
 8011970:	d038      	beq.n	80119e4 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8011972:	69f8      	ldr	r0, [r7, #28]
 8011974:	f7ff f88e 	bl	8010a94 <tcp_process_refused_data>
 8011978:	4603      	mov	r3, r0
 801197a:	f113 0f0d 	cmn.w	r3, #13
 801197e:	d007      	beq.n	8011990 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8011980:	69fb      	ldr	r3, [r7, #28]
 8011982:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8011984:	2b00      	cmp	r3, #0
 8011986:	d02d      	beq.n	80119e4 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8011988:	4b15      	ldr	r3, [pc, #84]	; (80119e0 <tcp_input+0x560>)
 801198a:	881b      	ldrh	r3, [r3, #0]
 801198c:	2b00      	cmp	r3, #0
 801198e:	d029      	beq.n	80119e4 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8011990:	69fb      	ldr	r3, [r7, #28]
 8011992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011994:	2b00      	cmp	r3, #0
 8011996:	f040 8104 	bne.w	8011ba2 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801199a:	69f8      	ldr	r0, [r7, #28]
 801199c:	f003 fe1a 	bl	80155d4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80119a0:	e0ff      	b.n	8011ba2 <tcp_input+0x722>
 80119a2:	bf00      	nop
 80119a4:	200002a4 	.word	0x200002a4
 80119a8:	20007724 	.word	0x20007724
 80119ac:	0801cfa0 	.word	0x0801cfa0
 80119b0:	0801d0cc 	.word	0x0801d0cc
 80119b4:	0801cfec 	.word	0x0801cfec
 80119b8:	20018388 	.word	0x20018388
 80119bc:	0801d0f8 	.word	0x0801d0f8
 80119c0:	20018398 	.word	0x20018398
 80119c4:	0801d124 	.word	0x0801d124
 80119c8:	20018390 	.word	0x20018390
 80119cc:	20000294 	.word	0x20000294
 80119d0:	200002c4 	.word	0x200002c4
 80119d4:	200002c1 	.word	0x200002c1
 80119d8:	200002bc 	.word	0x200002bc
 80119dc:	200002c0 	.word	0x200002c0
 80119e0:	200002be 	.word	0x200002be
      }
    }
    tcp_input_pcb = pcb;
 80119e4:	4a9c      	ldr	r2, [pc, #624]	; (8011c58 <tcp_input+0x7d8>)
 80119e6:	69fb      	ldr	r3, [r7, #28]
 80119e8:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80119ea:	69f8      	ldr	r0, [r7, #28]
 80119ec:	f000 fb0a 	bl	8012004 <tcp_process>
 80119f0:	4603      	mov	r3, r0
 80119f2:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80119f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80119f8:	f113 0f0d 	cmn.w	r3, #13
 80119fc:	f000 80d3 	beq.w	8011ba6 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8011a00:	4b96      	ldr	r3, [pc, #600]	; (8011c5c <tcp_input+0x7dc>)
 8011a02:	781b      	ldrb	r3, [r3, #0]
 8011a04:	f003 0308 	and.w	r3, r3, #8
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d015      	beq.n	8011a38 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8011a0c:	69fb      	ldr	r3, [r7, #28]
 8011a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d008      	beq.n	8011a28 <tcp_input+0x5a8>
 8011a16:	69fb      	ldr	r3, [r7, #28]
 8011a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011a1c:	69fa      	ldr	r2, [r7, #28]
 8011a1e:	6912      	ldr	r2, [r2, #16]
 8011a20:	f06f 010d 	mvn.w	r1, #13
 8011a24:	4610      	mov	r0, r2
 8011a26:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8011a28:	69f9      	ldr	r1, [r7, #28]
 8011a2a:	488d      	ldr	r0, [pc, #564]	; (8011c60 <tcp_input+0x7e0>)
 8011a2c:	f7ff fbb0 	bl	8011190 <tcp_pcb_remove>
        tcp_free(pcb);
 8011a30:	69f8      	ldr	r0, [r7, #28]
 8011a32:	f7fd ff8f 	bl	800f954 <tcp_free>
 8011a36:	e0c1      	b.n	8011bbc <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 8011a38:	2300      	movs	r3, #0
 8011a3a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8011a3c:	4b89      	ldr	r3, [pc, #548]	; (8011c64 <tcp_input+0x7e4>)
 8011a3e:	881b      	ldrh	r3, [r3, #0]
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d01d      	beq.n	8011a80 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8011a44:	4b87      	ldr	r3, [pc, #540]	; (8011c64 <tcp_input+0x7e4>)
 8011a46:	881b      	ldrh	r3, [r3, #0]
 8011a48:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8011a4a:	69fb      	ldr	r3, [r7, #28]
 8011a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d00a      	beq.n	8011a6a <tcp_input+0x5ea>
 8011a54:	69fb      	ldr	r3, [r7, #28]
 8011a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8011a5a:	69fa      	ldr	r2, [r7, #28]
 8011a5c:	6910      	ldr	r0, [r2, #16]
 8011a5e:	89fa      	ldrh	r2, [r7, #14]
 8011a60:	69f9      	ldr	r1, [r7, #28]
 8011a62:	4798      	blx	r3
 8011a64:	4603      	mov	r3, r0
 8011a66:	74fb      	strb	r3, [r7, #19]
 8011a68:	e001      	b.n	8011a6e <tcp_input+0x5ee>
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8011a6e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011a72:	f113 0f0d 	cmn.w	r3, #13
 8011a76:	f000 8098 	beq.w	8011baa <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 8011a7a:	4b7a      	ldr	r3, [pc, #488]	; (8011c64 <tcp_input+0x7e4>)
 8011a7c:	2200      	movs	r2, #0
 8011a7e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8011a80:	69f8      	ldr	r0, [r7, #28]
 8011a82:	f000 f907 	bl	8011c94 <tcp_input_delayed_close>
 8011a86:	4603      	mov	r3, r0
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	f040 8090 	bne.w	8011bae <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8011a8e:	4b76      	ldr	r3, [pc, #472]	; (8011c68 <tcp_input+0x7e8>)
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d041      	beq.n	8011b1a <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8011a96:	69fb      	ldr	r3, [r7, #28]
 8011a98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d006      	beq.n	8011aac <tcp_input+0x62c>
 8011a9e:	4b73      	ldr	r3, [pc, #460]	; (8011c6c <tcp_input+0x7ec>)
 8011aa0:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8011aa4:	4972      	ldr	r1, [pc, #456]	; (8011c70 <tcp_input+0x7f0>)
 8011aa6:	4873      	ldr	r0, [pc, #460]	; (8011c74 <tcp_input+0x7f4>)
 8011aa8:	f007 fd7e 	bl	80195a8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8011aac:	69fb      	ldr	r3, [r7, #28]
 8011aae:	8b5b      	ldrh	r3, [r3, #26]
 8011ab0:	f003 0310 	and.w	r3, r3, #16
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d008      	beq.n	8011aca <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8011ab8:	4b6b      	ldr	r3, [pc, #428]	; (8011c68 <tcp_input+0x7e8>)
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	4618      	mov	r0, r3
 8011abe:	f7fd fc17 	bl	800f2f0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8011ac2:	69f8      	ldr	r0, [r7, #28]
 8011ac4:	f7fe fa2e 	bl	800ff24 <tcp_abort>
            goto aborted;
 8011ac8:	e078      	b.n	8011bbc <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8011aca:	69fb      	ldr	r3, [r7, #28]
 8011acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d00c      	beq.n	8011aee <tcp_input+0x66e>
 8011ad4:	69fb      	ldr	r3, [r7, #28]
 8011ad6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011ada:	69fb      	ldr	r3, [r7, #28]
 8011adc:	6918      	ldr	r0, [r3, #16]
 8011ade:	4b62      	ldr	r3, [pc, #392]	; (8011c68 <tcp_input+0x7e8>)
 8011ae0:	681a      	ldr	r2, [r3, #0]
 8011ae2:	2300      	movs	r3, #0
 8011ae4:	69f9      	ldr	r1, [r7, #28]
 8011ae6:	47a0      	blx	r4
 8011ae8:	4603      	mov	r3, r0
 8011aea:	74fb      	strb	r3, [r7, #19]
 8011aec:	e008      	b.n	8011b00 <tcp_input+0x680>
 8011aee:	4b5e      	ldr	r3, [pc, #376]	; (8011c68 <tcp_input+0x7e8>)
 8011af0:	681a      	ldr	r2, [r3, #0]
 8011af2:	2300      	movs	r3, #0
 8011af4:	69f9      	ldr	r1, [r7, #28]
 8011af6:	2000      	movs	r0, #0
 8011af8:	f7ff f8a2 	bl	8010c40 <tcp_recv_null>
 8011afc:	4603      	mov	r3, r0
 8011afe:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8011b00:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011b04:	f113 0f0d 	cmn.w	r3, #13
 8011b08:	d053      	beq.n	8011bb2 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8011b0a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d003      	beq.n	8011b1a <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8011b12:	4b55      	ldr	r3, [pc, #340]	; (8011c68 <tcp_input+0x7e8>)
 8011b14:	681a      	ldr	r2, [r3, #0]
 8011b16:	69fb      	ldr	r3, [r7, #28]
 8011b18:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8011b1a:	4b50      	ldr	r3, [pc, #320]	; (8011c5c <tcp_input+0x7dc>)
 8011b1c:	781b      	ldrb	r3, [r3, #0]
 8011b1e:	f003 0320 	and.w	r3, r3, #32
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d030      	beq.n	8011b88 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 8011b26:	69fb      	ldr	r3, [r7, #28]
 8011b28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	d009      	beq.n	8011b42 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8011b2e:	69fb      	ldr	r3, [r7, #28]
 8011b30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011b32:	7b5a      	ldrb	r2, [r3, #13]
 8011b34:	69fb      	ldr	r3, [r7, #28]
 8011b36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011b38:	f042 0220 	orr.w	r2, r2, #32
 8011b3c:	b2d2      	uxtb	r2, r2
 8011b3e:	735a      	strb	r2, [r3, #13]
 8011b40:	e022      	b.n	8011b88 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011b42:	69fb      	ldr	r3, [r7, #28]
 8011b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011b46:	f5b3 5faf 	cmp.w	r3, #5600	; 0x15e0
 8011b4a:	d005      	beq.n	8011b58 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8011b4c:	69fb      	ldr	r3, [r7, #28]
 8011b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011b50:	3301      	adds	r3, #1
 8011b52:	b29a      	uxth	r2, r3
 8011b54:	69fb      	ldr	r3, [r7, #28]
 8011b56:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8011b58:	69fb      	ldr	r3, [r7, #28]
 8011b5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d00b      	beq.n	8011b7a <tcp_input+0x6fa>
 8011b62:	69fb      	ldr	r3, [r7, #28]
 8011b64:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011b68:	69fb      	ldr	r3, [r7, #28]
 8011b6a:	6918      	ldr	r0, [r3, #16]
 8011b6c:	2300      	movs	r3, #0
 8011b6e:	2200      	movs	r2, #0
 8011b70:	69f9      	ldr	r1, [r7, #28]
 8011b72:	47a0      	blx	r4
 8011b74:	4603      	mov	r3, r0
 8011b76:	74fb      	strb	r3, [r7, #19]
 8011b78:	e001      	b.n	8011b7e <tcp_input+0x6fe>
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8011b7e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011b82:	f113 0f0d 	cmn.w	r3, #13
 8011b86:	d016      	beq.n	8011bb6 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8011b88:	4b33      	ldr	r3, [pc, #204]	; (8011c58 <tcp_input+0x7d8>)
 8011b8a:	2200      	movs	r2, #0
 8011b8c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8011b8e:	69f8      	ldr	r0, [r7, #28]
 8011b90:	f000 f880 	bl	8011c94 <tcp_input_delayed_close>
 8011b94:	4603      	mov	r3, r0
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d10f      	bne.n	8011bba <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8011b9a:	69f8      	ldr	r0, [r7, #28]
 8011b9c:	f002 ff14 	bl	80149c8 <tcp_output>
 8011ba0:	e00c      	b.n	8011bbc <tcp_input+0x73c>
        goto aborted;
 8011ba2:	bf00      	nop
 8011ba4:	e00a      	b.n	8011bbc <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8011ba6:	bf00      	nop
 8011ba8:	e008      	b.n	8011bbc <tcp_input+0x73c>
              goto aborted;
 8011baa:	bf00      	nop
 8011bac:	e006      	b.n	8011bbc <tcp_input+0x73c>
          goto aborted;
 8011bae:	bf00      	nop
 8011bb0:	e004      	b.n	8011bbc <tcp_input+0x73c>
            goto aborted;
 8011bb2:	bf00      	nop
 8011bb4:	e002      	b.n	8011bbc <tcp_input+0x73c>
              goto aborted;
 8011bb6:	bf00      	nop
 8011bb8:	e000      	b.n	8011bbc <tcp_input+0x73c>
          goto aborted;
 8011bba:	bf00      	nop
    tcp_input_pcb = NULL;
 8011bbc:	4b26      	ldr	r3, [pc, #152]	; (8011c58 <tcp_input+0x7d8>)
 8011bbe:	2200      	movs	r2, #0
 8011bc0:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8011bc2:	4b29      	ldr	r3, [pc, #164]	; (8011c68 <tcp_input+0x7e8>)
 8011bc4:	2200      	movs	r2, #0
 8011bc6:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8011bc8:	4b2b      	ldr	r3, [pc, #172]	; (8011c78 <tcp_input+0x7f8>)
 8011bca:	685b      	ldr	r3, [r3, #4]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d03f      	beq.n	8011c50 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 8011bd0:	4b29      	ldr	r3, [pc, #164]	; (8011c78 <tcp_input+0x7f8>)
 8011bd2:	685b      	ldr	r3, [r3, #4]
 8011bd4:	4618      	mov	r0, r3
 8011bd6:	f7fd fb8b 	bl	800f2f0 <pbuf_free>
      inseg.p = NULL;
 8011bda:	4b27      	ldr	r3, [pc, #156]	; (8011c78 <tcp_input+0x7f8>)
 8011bdc:	2200      	movs	r2, #0
 8011bde:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8011be0:	e036      	b.n	8011c50 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8011be2:	4b26      	ldr	r3, [pc, #152]	; (8011c7c <tcp_input+0x7fc>)
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	899b      	ldrh	r3, [r3, #12]
 8011be8:	b29b      	uxth	r3, r3
 8011bea:	4618      	mov	r0, r3
 8011bec:	f7fc f8bd 	bl	800dd6a <lwip_htons>
 8011bf0:	4603      	mov	r3, r0
 8011bf2:	b2db      	uxtb	r3, r3
 8011bf4:	f003 0304 	and.w	r3, r3, #4
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d118      	bne.n	8011c2e <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011bfc:	4b20      	ldr	r3, [pc, #128]	; (8011c80 <tcp_input+0x800>)
 8011bfe:	6819      	ldr	r1, [r3, #0]
 8011c00:	4b20      	ldr	r3, [pc, #128]	; (8011c84 <tcp_input+0x804>)
 8011c02:	881b      	ldrh	r3, [r3, #0]
 8011c04:	461a      	mov	r2, r3
 8011c06:	4b20      	ldr	r3, [pc, #128]	; (8011c88 <tcp_input+0x808>)
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011c0c:	4b1b      	ldr	r3, [pc, #108]	; (8011c7c <tcp_input+0x7fc>)
 8011c0e:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011c10:	885b      	ldrh	r3, [r3, #2]
 8011c12:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011c14:	4a19      	ldr	r2, [pc, #100]	; (8011c7c <tcp_input+0x7fc>)
 8011c16:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011c18:	8812      	ldrh	r2, [r2, #0]
 8011c1a:	b292      	uxth	r2, r2
 8011c1c:	9202      	str	r2, [sp, #8]
 8011c1e:	9301      	str	r3, [sp, #4]
 8011c20:	4b1a      	ldr	r3, [pc, #104]	; (8011c8c <tcp_input+0x80c>)
 8011c22:	9300      	str	r3, [sp, #0]
 8011c24:	4b1a      	ldr	r3, [pc, #104]	; (8011c90 <tcp_input+0x810>)
 8011c26:	4602      	mov	r2, r0
 8011c28:	2000      	movs	r0, #0
 8011c2a:	f003 fc81 	bl	8015530 <tcp_rst>
    pbuf_free(p);
 8011c2e:	6878      	ldr	r0, [r7, #4]
 8011c30:	f7fd fb5e 	bl	800f2f0 <pbuf_free>
  return;
 8011c34:	e00c      	b.n	8011c50 <tcp_input+0x7d0>
    goto dropped;
 8011c36:	bf00      	nop
 8011c38:	e006      	b.n	8011c48 <tcp_input+0x7c8>
    goto dropped;
 8011c3a:	bf00      	nop
 8011c3c:	e004      	b.n	8011c48 <tcp_input+0x7c8>
    goto dropped;
 8011c3e:	bf00      	nop
 8011c40:	e002      	b.n	8011c48 <tcp_input+0x7c8>
      goto dropped;
 8011c42:	bf00      	nop
 8011c44:	e000      	b.n	8011c48 <tcp_input+0x7c8>
      goto dropped;
 8011c46:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8011c48:	6878      	ldr	r0, [r7, #4]
 8011c4a:	f7fd fb51 	bl	800f2f0 <pbuf_free>
 8011c4e:	e000      	b.n	8011c52 <tcp_input+0x7d2>
  return;
 8011c50:	bf00      	nop
}
 8011c52:	3724      	adds	r7, #36	; 0x24
 8011c54:	46bd      	mov	sp, r7
 8011c56:	bd90      	pop	{r4, r7, pc}
 8011c58:	2001839c 	.word	0x2001839c
 8011c5c:	200002c1 	.word	0x200002c1
 8011c60:	20018388 	.word	0x20018388
 8011c64:	200002bc 	.word	0x200002bc
 8011c68:	200002c4 	.word	0x200002c4
 8011c6c:	0801cfa0 	.word	0x0801cfa0
 8011c70:	0801d154 	.word	0x0801d154
 8011c74:	0801cfec 	.word	0x0801cfec
 8011c78:	20000294 	.word	0x20000294
 8011c7c:	200002a4 	.word	0x200002a4
 8011c80:	200002b8 	.word	0x200002b8
 8011c84:	200002be 	.word	0x200002be
 8011c88:	200002b4 	.word	0x200002b4
 8011c8c:	20007734 	.word	0x20007734
 8011c90:	20007738 	.word	0x20007738

08011c94 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8011c94:	b580      	push	{r7, lr}
 8011c96:	b082      	sub	sp, #8
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d106      	bne.n	8011cb0 <tcp_input_delayed_close+0x1c>
 8011ca2:	4b17      	ldr	r3, [pc, #92]	; (8011d00 <tcp_input_delayed_close+0x6c>)
 8011ca4:	f240 225a 	movw	r2, #602	; 0x25a
 8011ca8:	4916      	ldr	r1, [pc, #88]	; (8011d04 <tcp_input_delayed_close+0x70>)
 8011caa:	4817      	ldr	r0, [pc, #92]	; (8011d08 <tcp_input_delayed_close+0x74>)
 8011cac:	f007 fc7c 	bl	80195a8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8011cb0:	4b16      	ldr	r3, [pc, #88]	; (8011d0c <tcp_input_delayed_close+0x78>)
 8011cb2:	781b      	ldrb	r3, [r3, #0]
 8011cb4:	f003 0310 	and.w	r3, r3, #16
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d01c      	beq.n	8011cf6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	8b5b      	ldrh	r3, [r3, #26]
 8011cc0:	f003 0310 	and.w	r3, r3, #16
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d10d      	bne.n	8011ce4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d008      	beq.n	8011ce4 <tcp_input_delayed_close+0x50>
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011cd8:	687a      	ldr	r2, [r7, #4]
 8011cda:	6912      	ldr	r2, [r2, #16]
 8011cdc:	f06f 010e 	mvn.w	r1, #14
 8011ce0:	4610      	mov	r0, r2
 8011ce2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8011ce4:	6879      	ldr	r1, [r7, #4]
 8011ce6:	480a      	ldr	r0, [pc, #40]	; (8011d10 <tcp_input_delayed_close+0x7c>)
 8011ce8:	f7ff fa52 	bl	8011190 <tcp_pcb_remove>
    tcp_free(pcb);
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f7fd fe31 	bl	800f954 <tcp_free>
    return 1;
 8011cf2:	2301      	movs	r3, #1
 8011cf4:	e000      	b.n	8011cf8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8011cf6:	2300      	movs	r3, #0
}
 8011cf8:	4618      	mov	r0, r3
 8011cfa:	3708      	adds	r7, #8
 8011cfc:	46bd      	mov	sp, r7
 8011cfe:	bd80      	pop	{r7, pc}
 8011d00:	0801cfa0 	.word	0x0801cfa0
 8011d04:	0801d170 	.word	0x0801d170
 8011d08:	0801cfec 	.word	0x0801cfec
 8011d0c:	200002c1 	.word	0x200002c1
 8011d10:	20018388 	.word	0x20018388

08011d14 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8011d14:	b590      	push	{r4, r7, lr}
 8011d16:	b08b      	sub	sp, #44	; 0x2c
 8011d18:	af04      	add	r7, sp, #16
 8011d1a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8011d1c:	4b6f      	ldr	r3, [pc, #444]	; (8011edc <tcp_listen_input+0x1c8>)
 8011d1e:	781b      	ldrb	r3, [r3, #0]
 8011d20:	f003 0304 	and.w	r3, r3, #4
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	f040 80d2 	bne.w	8011ece <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d106      	bne.n	8011d3e <tcp_listen_input+0x2a>
 8011d30:	4b6b      	ldr	r3, [pc, #428]	; (8011ee0 <tcp_listen_input+0x1cc>)
 8011d32:	f240 2281 	movw	r2, #641	; 0x281
 8011d36:	496b      	ldr	r1, [pc, #428]	; (8011ee4 <tcp_listen_input+0x1d0>)
 8011d38:	486b      	ldr	r0, [pc, #428]	; (8011ee8 <tcp_listen_input+0x1d4>)
 8011d3a:	f007 fc35 	bl	80195a8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8011d3e:	4b67      	ldr	r3, [pc, #412]	; (8011edc <tcp_listen_input+0x1c8>)
 8011d40:	781b      	ldrb	r3, [r3, #0]
 8011d42:	f003 0310 	and.w	r3, r3, #16
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d019      	beq.n	8011d7e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011d4a:	4b68      	ldr	r3, [pc, #416]	; (8011eec <tcp_listen_input+0x1d8>)
 8011d4c:	6819      	ldr	r1, [r3, #0]
 8011d4e:	4b68      	ldr	r3, [pc, #416]	; (8011ef0 <tcp_listen_input+0x1dc>)
 8011d50:	881b      	ldrh	r3, [r3, #0]
 8011d52:	461a      	mov	r2, r3
 8011d54:	4b67      	ldr	r3, [pc, #412]	; (8011ef4 <tcp_listen_input+0x1e0>)
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011d5a:	4b67      	ldr	r3, [pc, #412]	; (8011ef8 <tcp_listen_input+0x1e4>)
 8011d5c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011d5e:	885b      	ldrh	r3, [r3, #2]
 8011d60:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011d62:	4a65      	ldr	r2, [pc, #404]	; (8011ef8 <tcp_listen_input+0x1e4>)
 8011d64:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011d66:	8812      	ldrh	r2, [r2, #0]
 8011d68:	b292      	uxth	r2, r2
 8011d6a:	9202      	str	r2, [sp, #8]
 8011d6c:	9301      	str	r3, [sp, #4]
 8011d6e:	4b63      	ldr	r3, [pc, #396]	; (8011efc <tcp_listen_input+0x1e8>)
 8011d70:	9300      	str	r3, [sp, #0]
 8011d72:	4b63      	ldr	r3, [pc, #396]	; (8011f00 <tcp_listen_input+0x1ec>)
 8011d74:	4602      	mov	r2, r0
 8011d76:	6878      	ldr	r0, [r7, #4]
 8011d78:	f003 fbda 	bl	8015530 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8011d7c:	e0a9      	b.n	8011ed2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8011d7e:	4b57      	ldr	r3, [pc, #348]	; (8011edc <tcp_listen_input+0x1c8>)
 8011d80:	781b      	ldrb	r3, [r3, #0]
 8011d82:	f003 0302 	and.w	r3, r3, #2
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	f000 80a3 	beq.w	8011ed2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	7d5b      	ldrb	r3, [r3, #21]
 8011d90:	4618      	mov	r0, r3
 8011d92:	f7ff f879 	bl	8010e88 <tcp_alloc>
 8011d96:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8011d98:	697b      	ldr	r3, [r7, #20]
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d111      	bne.n	8011dc2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	699b      	ldr	r3, [r3, #24]
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d00a      	beq.n	8011dbc <tcp_listen_input+0xa8>
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	699b      	ldr	r3, [r3, #24]
 8011daa:	687a      	ldr	r2, [r7, #4]
 8011dac:	6910      	ldr	r0, [r2, #16]
 8011dae:	f04f 32ff 	mov.w	r2, #4294967295
 8011db2:	2100      	movs	r1, #0
 8011db4:	4798      	blx	r3
 8011db6:	4603      	mov	r3, r0
 8011db8:	73bb      	strb	r3, [r7, #14]
      return;
 8011dba:	e08b      	b.n	8011ed4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8011dbc:	23f0      	movs	r3, #240	; 0xf0
 8011dbe:	73bb      	strb	r3, [r7, #14]
      return;
 8011dc0:	e088      	b.n	8011ed4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8011dc2:	4b50      	ldr	r3, [pc, #320]	; (8011f04 <tcp_listen_input+0x1f0>)
 8011dc4:	695a      	ldr	r2, [r3, #20]
 8011dc6:	697b      	ldr	r3, [r7, #20]
 8011dc8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8011dca:	4b4e      	ldr	r3, [pc, #312]	; (8011f04 <tcp_listen_input+0x1f0>)
 8011dcc:	691a      	ldr	r2, [r3, #16]
 8011dce:	697b      	ldr	r3, [r7, #20]
 8011dd0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	8ada      	ldrh	r2, [r3, #22]
 8011dd6:	697b      	ldr	r3, [r7, #20]
 8011dd8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8011dda:	4b47      	ldr	r3, [pc, #284]	; (8011ef8 <tcp_listen_input+0x1e4>)
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	881b      	ldrh	r3, [r3, #0]
 8011de0:	b29a      	uxth	r2, r3
 8011de2:	697b      	ldr	r3, [r7, #20]
 8011de4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8011de6:	697b      	ldr	r3, [r7, #20]
 8011de8:	2203      	movs	r2, #3
 8011dea:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8011dec:	4b41      	ldr	r3, [pc, #260]	; (8011ef4 <tcp_listen_input+0x1e0>)
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	1c5a      	adds	r2, r3, #1
 8011df2:	697b      	ldr	r3, [r7, #20]
 8011df4:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8011df6:	697b      	ldr	r3, [r7, #20]
 8011df8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011dfa:	697b      	ldr	r3, [r7, #20]
 8011dfc:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8011dfe:	6978      	ldr	r0, [r7, #20]
 8011e00:	f7ff fa5a 	bl	80112b8 <tcp_next_iss>
 8011e04:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8011e06:	697b      	ldr	r3, [r7, #20]
 8011e08:	693a      	ldr	r2, [r7, #16]
 8011e0a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8011e0c:	697b      	ldr	r3, [r7, #20]
 8011e0e:	693a      	ldr	r2, [r7, #16]
 8011e10:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8011e12:	697b      	ldr	r3, [r7, #20]
 8011e14:	693a      	ldr	r2, [r7, #16]
 8011e16:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8011e18:	697b      	ldr	r3, [r7, #20]
 8011e1a:	693a      	ldr	r2, [r7, #16]
 8011e1c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8011e1e:	4b35      	ldr	r3, [pc, #212]	; (8011ef4 <tcp_listen_input+0x1e0>)
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	1e5a      	subs	r2, r3, #1
 8011e24:	697b      	ldr	r3, [r7, #20]
 8011e26:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	691a      	ldr	r2, [r3, #16]
 8011e2c:	697b      	ldr	r3, [r7, #20]
 8011e2e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8011e30:	697b      	ldr	r3, [r7, #20]
 8011e32:	687a      	ldr	r2, [r7, #4]
 8011e34:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	7a5b      	ldrb	r3, [r3, #9]
 8011e3a:	f003 030c 	and.w	r3, r3, #12
 8011e3e:	b2da      	uxtb	r2, r3
 8011e40:	697b      	ldr	r3, [r7, #20]
 8011e42:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	7a1a      	ldrb	r2, [r3, #8]
 8011e48:	697b      	ldr	r3, [r7, #20]
 8011e4a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8011e4c:	4b2e      	ldr	r3, [pc, #184]	; (8011f08 <tcp_listen_input+0x1f4>)
 8011e4e:	681a      	ldr	r2, [r3, #0]
 8011e50:	697b      	ldr	r3, [r7, #20]
 8011e52:	60da      	str	r2, [r3, #12]
 8011e54:	4a2c      	ldr	r2, [pc, #176]	; (8011f08 <tcp_listen_input+0x1f4>)
 8011e56:	697b      	ldr	r3, [r7, #20]
 8011e58:	6013      	str	r3, [r2, #0]
 8011e5a:	f003 fd2b 	bl	80158b4 <tcp_timer_needed>
 8011e5e:	4b2b      	ldr	r3, [pc, #172]	; (8011f0c <tcp_listen_input+0x1f8>)
 8011e60:	2201      	movs	r2, #1
 8011e62:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8011e64:	6978      	ldr	r0, [r7, #20]
 8011e66:	f001 fd8d 	bl	8013984 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8011e6a:	4b23      	ldr	r3, [pc, #140]	; (8011ef8 <tcp_listen_input+0x1e4>)
 8011e6c:	681b      	ldr	r3, [r3, #0]
 8011e6e:	89db      	ldrh	r3, [r3, #14]
 8011e70:	b29a      	uxth	r2, r3
 8011e72:	697b      	ldr	r3, [r7, #20]
 8011e74:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8011e78:	697b      	ldr	r3, [r7, #20]
 8011e7a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8011e7e:	697b      	ldr	r3, [r7, #20]
 8011e80:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8011e84:	697b      	ldr	r3, [r7, #20]
 8011e86:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8011e88:	697b      	ldr	r3, [r7, #20]
 8011e8a:	3304      	adds	r3, #4
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	f005 f8ef 	bl	8017070 <ip4_route>
 8011e92:	4601      	mov	r1, r0
 8011e94:	697b      	ldr	r3, [r7, #20]
 8011e96:	3304      	adds	r3, #4
 8011e98:	461a      	mov	r2, r3
 8011e9a:	4620      	mov	r0, r4
 8011e9c:	f7ff fa32 	bl	8011304 <tcp_eff_send_mss_netif>
 8011ea0:	4603      	mov	r3, r0
 8011ea2:	461a      	mov	r2, r3
 8011ea4:	697b      	ldr	r3, [r7, #20]
 8011ea6:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8011ea8:	2112      	movs	r1, #18
 8011eaa:	6978      	ldr	r0, [r7, #20]
 8011eac:	f002 fc9e 	bl	80147ec <tcp_enqueue_flags>
 8011eb0:	4603      	mov	r3, r0
 8011eb2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8011eb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d004      	beq.n	8011ec6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8011ebc:	2100      	movs	r1, #0
 8011ebe:	6978      	ldr	r0, [r7, #20]
 8011ec0:	f7fd ff72 	bl	800fda8 <tcp_abandon>
      return;
 8011ec4:	e006      	b.n	8011ed4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8011ec6:	6978      	ldr	r0, [r7, #20]
 8011ec8:	f002 fd7e 	bl	80149c8 <tcp_output>
  return;
 8011ecc:	e001      	b.n	8011ed2 <tcp_listen_input+0x1be>
    return;
 8011ece:	bf00      	nop
 8011ed0:	e000      	b.n	8011ed4 <tcp_listen_input+0x1c0>
  return;
 8011ed2:	bf00      	nop
}
 8011ed4:	371c      	adds	r7, #28
 8011ed6:	46bd      	mov	sp, r7
 8011ed8:	bd90      	pop	{r4, r7, pc}
 8011eda:	bf00      	nop
 8011edc:	200002c0 	.word	0x200002c0
 8011ee0:	0801cfa0 	.word	0x0801cfa0
 8011ee4:	0801d198 	.word	0x0801d198
 8011ee8:	0801cfec 	.word	0x0801cfec
 8011eec:	200002b8 	.word	0x200002b8
 8011ef0:	200002be 	.word	0x200002be
 8011ef4:	200002b4 	.word	0x200002b4
 8011ef8:	200002a4 	.word	0x200002a4
 8011efc:	20007734 	.word	0x20007734
 8011f00:	20007738 	.word	0x20007738
 8011f04:	20007724 	.word	0x20007724
 8011f08:	20018388 	.word	0x20018388
 8011f0c:	20018384 	.word	0x20018384

08011f10 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8011f10:	b580      	push	{r7, lr}
 8011f12:	b086      	sub	sp, #24
 8011f14:	af04      	add	r7, sp, #16
 8011f16:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8011f18:	4b2f      	ldr	r3, [pc, #188]	; (8011fd8 <tcp_timewait_input+0xc8>)
 8011f1a:	781b      	ldrb	r3, [r3, #0]
 8011f1c:	f003 0304 	and.w	r3, r3, #4
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d153      	bne.n	8011fcc <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d106      	bne.n	8011f38 <tcp_timewait_input+0x28>
 8011f2a:	4b2c      	ldr	r3, [pc, #176]	; (8011fdc <tcp_timewait_input+0xcc>)
 8011f2c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8011f30:	492b      	ldr	r1, [pc, #172]	; (8011fe0 <tcp_timewait_input+0xd0>)
 8011f32:	482c      	ldr	r0, [pc, #176]	; (8011fe4 <tcp_timewait_input+0xd4>)
 8011f34:	f007 fb38 	bl	80195a8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8011f38:	4b27      	ldr	r3, [pc, #156]	; (8011fd8 <tcp_timewait_input+0xc8>)
 8011f3a:	781b      	ldrb	r3, [r3, #0]
 8011f3c:	f003 0302 	and.w	r3, r3, #2
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d02a      	beq.n	8011f9a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8011f44:	4b28      	ldr	r3, [pc, #160]	; (8011fe8 <tcp_timewait_input+0xd8>)
 8011f46:	681a      	ldr	r2, [r3, #0]
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011f4c:	1ad3      	subs	r3, r2, r3
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	db2d      	blt.n	8011fae <tcp_timewait_input+0x9e>
 8011f52:	4b25      	ldr	r3, [pc, #148]	; (8011fe8 <tcp_timewait_input+0xd8>)
 8011f54:	681a      	ldr	r2, [r3, #0]
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011f5a:	6879      	ldr	r1, [r7, #4]
 8011f5c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011f5e:	440b      	add	r3, r1
 8011f60:	1ad3      	subs	r3, r2, r3
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	dc23      	bgt.n	8011fae <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011f66:	4b21      	ldr	r3, [pc, #132]	; (8011fec <tcp_timewait_input+0xdc>)
 8011f68:	6819      	ldr	r1, [r3, #0]
 8011f6a:	4b21      	ldr	r3, [pc, #132]	; (8011ff0 <tcp_timewait_input+0xe0>)
 8011f6c:	881b      	ldrh	r3, [r3, #0]
 8011f6e:	461a      	mov	r2, r3
 8011f70:	4b1d      	ldr	r3, [pc, #116]	; (8011fe8 <tcp_timewait_input+0xd8>)
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011f76:	4b1f      	ldr	r3, [pc, #124]	; (8011ff4 <tcp_timewait_input+0xe4>)
 8011f78:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011f7a:	885b      	ldrh	r3, [r3, #2]
 8011f7c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8011f7e:	4a1d      	ldr	r2, [pc, #116]	; (8011ff4 <tcp_timewait_input+0xe4>)
 8011f80:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8011f82:	8812      	ldrh	r2, [r2, #0]
 8011f84:	b292      	uxth	r2, r2
 8011f86:	9202      	str	r2, [sp, #8]
 8011f88:	9301      	str	r3, [sp, #4]
 8011f8a:	4b1b      	ldr	r3, [pc, #108]	; (8011ff8 <tcp_timewait_input+0xe8>)
 8011f8c:	9300      	str	r3, [sp, #0]
 8011f8e:	4b1b      	ldr	r3, [pc, #108]	; (8011ffc <tcp_timewait_input+0xec>)
 8011f90:	4602      	mov	r2, r0
 8011f92:	6878      	ldr	r0, [r7, #4]
 8011f94:	f003 facc 	bl	8015530 <tcp_rst>
      return;
 8011f98:	e01b      	b.n	8011fd2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8011f9a:	4b0f      	ldr	r3, [pc, #60]	; (8011fd8 <tcp_timewait_input+0xc8>)
 8011f9c:	781b      	ldrb	r3, [r3, #0]
 8011f9e:	f003 0301 	and.w	r3, r3, #1
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d003      	beq.n	8011fae <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8011fa6:	4b16      	ldr	r3, [pc, #88]	; (8012000 <tcp_timewait_input+0xf0>)
 8011fa8:	681a      	ldr	r2, [r3, #0]
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8011fae:	4b10      	ldr	r3, [pc, #64]	; (8011ff0 <tcp_timewait_input+0xe0>)
 8011fb0:	881b      	ldrh	r3, [r3, #0]
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d00c      	beq.n	8011fd0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	8b5b      	ldrh	r3, [r3, #26]
 8011fba:	f043 0302 	orr.w	r3, r3, #2
 8011fbe:	b29a      	uxth	r2, r3
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8011fc4:	6878      	ldr	r0, [r7, #4]
 8011fc6:	f002 fcff 	bl	80149c8 <tcp_output>
  }
  return;
 8011fca:	e001      	b.n	8011fd0 <tcp_timewait_input+0xc0>
    return;
 8011fcc:	bf00      	nop
 8011fce:	e000      	b.n	8011fd2 <tcp_timewait_input+0xc2>
  return;
 8011fd0:	bf00      	nop
}
 8011fd2:	3708      	adds	r7, #8
 8011fd4:	46bd      	mov	sp, r7
 8011fd6:	bd80      	pop	{r7, pc}
 8011fd8:	200002c0 	.word	0x200002c0
 8011fdc:	0801cfa0 	.word	0x0801cfa0
 8011fe0:	0801d1b8 	.word	0x0801d1b8
 8011fe4:	0801cfec 	.word	0x0801cfec
 8011fe8:	200002b4 	.word	0x200002b4
 8011fec:	200002b8 	.word	0x200002b8
 8011ff0:	200002be 	.word	0x200002be
 8011ff4:	200002a4 	.word	0x200002a4
 8011ff8:	20007734 	.word	0x20007734
 8011ffc:	20007738 	.word	0x20007738
 8012000:	2001838c 	.word	0x2001838c

08012004 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8012004:	b590      	push	{r4, r7, lr}
 8012006:	b08d      	sub	sp, #52	; 0x34
 8012008:	af04      	add	r7, sp, #16
 801200a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 801200c:	2300      	movs	r3, #0
 801200e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8012010:	2300      	movs	r3, #0
 8012012:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d106      	bne.n	8012028 <tcp_process+0x24>
 801201a:	4ba5      	ldr	r3, [pc, #660]	; (80122b0 <tcp_process+0x2ac>)
 801201c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012020:	49a4      	ldr	r1, [pc, #656]	; (80122b4 <tcp_process+0x2b0>)
 8012022:	48a5      	ldr	r0, [pc, #660]	; (80122b8 <tcp_process+0x2b4>)
 8012024:	f007 fac0 	bl	80195a8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8012028:	4ba4      	ldr	r3, [pc, #656]	; (80122bc <tcp_process+0x2b8>)
 801202a:	781b      	ldrb	r3, [r3, #0]
 801202c:	f003 0304 	and.w	r3, r3, #4
 8012030:	2b00      	cmp	r3, #0
 8012032:	d04e      	beq.n	80120d2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	7d1b      	ldrb	r3, [r3, #20]
 8012038:	2b02      	cmp	r3, #2
 801203a:	d108      	bne.n	801204e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012040:	4b9f      	ldr	r3, [pc, #636]	; (80122c0 <tcp_process+0x2bc>)
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	429a      	cmp	r2, r3
 8012046:	d123      	bne.n	8012090 <tcp_process+0x8c>
        acceptable = 1;
 8012048:	2301      	movs	r3, #1
 801204a:	76fb      	strb	r3, [r7, #27]
 801204c:	e020      	b.n	8012090 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012052:	4b9c      	ldr	r3, [pc, #624]	; (80122c4 <tcp_process+0x2c0>)
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	429a      	cmp	r2, r3
 8012058:	d102      	bne.n	8012060 <tcp_process+0x5c>
        acceptable = 1;
 801205a:	2301      	movs	r3, #1
 801205c:	76fb      	strb	r3, [r7, #27]
 801205e:	e017      	b.n	8012090 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8012060:	4b98      	ldr	r3, [pc, #608]	; (80122c4 <tcp_process+0x2c0>)
 8012062:	681a      	ldr	r2, [r3, #0]
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012068:	1ad3      	subs	r3, r2, r3
 801206a:	2b00      	cmp	r3, #0
 801206c:	db10      	blt.n	8012090 <tcp_process+0x8c>
 801206e:	4b95      	ldr	r3, [pc, #596]	; (80122c4 <tcp_process+0x2c0>)
 8012070:	681a      	ldr	r2, [r3, #0]
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012076:	6879      	ldr	r1, [r7, #4]
 8012078:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801207a:	440b      	add	r3, r1
 801207c:	1ad3      	subs	r3, r2, r3
 801207e:	2b00      	cmp	r3, #0
 8012080:	dc06      	bgt.n	8012090 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	8b5b      	ldrh	r3, [r3, #26]
 8012086:	f043 0302 	orr.w	r3, r3, #2
 801208a:	b29a      	uxth	r2, r3
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8012090:	7efb      	ldrb	r3, [r7, #27]
 8012092:	2b00      	cmp	r3, #0
 8012094:	d01b      	beq.n	80120ce <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	7d1b      	ldrb	r3, [r3, #20]
 801209a:	2b00      	cmp	r3, #0
 801209c:	d106      	bne.n	80120ac <tcp_process+0xa8>
 801209e:	4b84      	ldr	r3, [pc, #528]	; (80122b0 <tcp_process+0x2ac>)
 80120a0:	f44f 724e 	mov.w	r2, #824	; 0x338
 80120a4:	4988      	ldr	r1, [pc, #544]	; (80122c8 <tcp_process+0x2c4>)
 80120a6:	4884      	ldr	r0, [pc, #528]	; (80122b8 <tcp_process+0x2b4>)
 80120a8:	f007 fa7e 	bl	80195a8 <iprintf>
      recv_flags |= TF_RESET;
 80120ac:	4b87      	ldr	r3, [pc, #540]	; (80122cc <tcp_process+0x2c8>)
 80120ae:	781b      	ldrb	r3, [r3, #0]
 80120b0:	f043 0308 	orr.w	r3, r3, #8
 80120b4:	b2da      	uxtb	r2, r3
 80120b6:	4b85      	ldr	r3, [pc, #532]	; (80122cc <tcp_process+0x2c8>)
 80120b8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	8b5b      	ldrh	r3, [r3, #26]
 80120be:	f023 0301 	bic.w	r3, r3, #1
 80120c2:	b29a      	uxth	r2, r3
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80120c8:	f06f 030d 	mvn.w	r3, #13
 80120cc:	e37a      	b.n	80127c4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80120ce:	2300      	movs	r3, #0
 80120d0:	e378      	b.n	80127c4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80120d2:	4b7a      	ldr	r3, [pc, #488]	; (80122bc <tcp_process+0x2b8>)
 80120d4:	781b      	ldrb	r3, [r3, #0]
 80120d6:	f003 0302 	and.w	r3, r3, #2
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d010      	beq.n	8012100 <tcp_process+0xfc>
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	7d1b      	ldrb	r3, [r3, #20]
 80120e2:	2b02      	cmp	r3, #2
 80120e4:	d00c      	beq.n	8012100 <tcp_process+0xfc>
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	7d1b      	ldrb	r3, [r3, #20]
 80120ea:	2b03      	cmp	r3, #3
 80120ec:	d008      	beq.n	8012100 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	8b5b      	ldrh	r3, [r3, #26]
 80120f2:	f043 0302 	orr.w	r3, r3, #2
 80120f6:	b29a      	uxth	r2, r3
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80120fc:	2300      	movs	r3, #0
 80120fe:	e361      	b.n	80127c4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	8b5b      	ldrh	r3, [r3, #26]
 8012104:	f003 0310 	and.w	r3, r3, #16
 8012108:	2b00      	cmp	r3, #0
 801210a:	d103      	bne.n	8012114 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 801210c:	4b70      	ldr	r3, [pc, #448]	; (80122d0 <tcp_process+0x2cc>)
 801210e:	681a      	ldr	r2, [r3, #0]
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	2200      	movs	r2, #0
 8012118:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	2200      	movs	r2, #0
 8012120:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8012124:	6878      	ldr	r0, [r7, #4]
 8012126:	f001 fc2d 	bl	8013984 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	7d1b      	ldrb	r3, [r3, #20]
 801212e:	3b02      	subs	r3, #2
 8012130:	2b07      	cmp	r3, #7
 8012132:	f200 8337 	bhi.w	80127a4 <tcp_process+0x7a0>
 8012136:	a201      	add	r2, pc, #4	; (adr r2, 801213c <tcp_process+0x138>)
 8012138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801213c:	0801215d 	.word	0x0801215d
 8012140:	0801238d 	.word	0x0801238d
 8012144:	08012505 	.word	0x08012505
 8012148:	0801252f 	.word	0x0801252f
 801214c:	08012653 	.word	0x08012653
 8012150:	08012505 	.word	0x08012505
 8012154:	080126df 	.word	0x080126df
 8012158:	0801276f 	.word	0x0801276f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801215c:	4b57      	ldr	r3, [pc, #348]	; (80122bc <tcp_process+0x2b8>)
 801215e:	781b      	ldrb	r3, [r3, #0]
 8012160:	f003 0310 	and.w	r3, r3, #16
 8012164:	2b00      	cmp	r3, #0
 8012166:	f000 80e4 	beq.w	8012332 <tcp_process+0x32e>
 801216a:	4b54      	ldr	r3, [pc, #336]	; (80122bc <tcp_process+0x2b8>)
 801216c:	781b      	ldrb	r3, [r3, #0]
 801216e:	f003 0302 	and.w	r3, r3, #2
 8012172:	2b00      	cmp	r3, #0
 8012174:	f000 80dd 	beq.w	8012332 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801217c:	1c5a      	adds	r2, r3, #1
 801217e:	4b50      	ldr	r3, [pc, #320]	; (80122c0 <tcp_process+0x2bc>)
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	429a      	cmp	r2, r3
 8012184:	f040 80d5 	bne.w	8012332 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8012188:	4b4e      	ldr	r3, [pc, #312]	; (80122c4 <tcp_process+0x2c0>)
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	1c5a      	adds	r2, r3, #1
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 801219a:	4b49      	ldr	r3, [pc, #292]	; (80122c0 <tcp_process+0x2bc>)
 801219c:	681a      	ldr	r2, [r3, #0]
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80121a2:	4b4c      	ldr	r3, [pc, #304]	; (80122d4 <tcp_process+0x2d0>)
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	89db      	ldrh	r3, [r3, #14]
 80121a8:	b29a      	uxth	r2, r3
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80121bc:	4b41      	ldr	r3, [pc, #260]	; (80122c4 <tcp_process+0x2c0>)
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	1e5a      	subs	r2, r3, #1
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	2204      	movs	r2, #4
 80121ca:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	3304      	adds	r3, #4
 80121d4:	4618      	mov	r0, r3
 80121d6:	f004 ff4b 	bl	8017070 <ip4_route>
 80121da:	4601      	mov	r1, r0
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	3304      	adds	r3, #4
 80121e0:	461a      	mov	r2, r3
 80121e2:	4620      	mov	r0, r4
 80121e4:	f7ff f88e 	bl	8011304 <tcp_eff_send_mss_netif>
 80121e8:	4603      	mov	r3, r0
 80121ea:	461a      	mov	r2, r3
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80121f4:	009a      	lsls	r2, r3, #2
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80121fa:	005b      	lsls	r3, r3, #1
 80121fc:	f241 111c 	movw	r1, #4380	; 0x111c
 8012200:	428b      	cmp	r3, r1
 8012202:	bf38      	it	cc
 8012204:	460b      	movcc	r3, r1
 8012206:	429a      	cmp	r2, r3
 8012208:	d204      	bcs.n	8012214 <tcp_process+0x210>
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801220e:	009b      	lsls	r3, r3, #2
 8012210:	b29b      	uxth	r3, r3
 8012212:	e00d      	b.n	8012230 <tcp_process+0x22c>
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012218:	005b      	lsls	r3, r3, #1
 801221a:	f241 121c 	movw	r2, #4380	; 0x111c
 801221e:	4293      	cmp	r3, r2
 8012220:	d904      	bls.n	801222c <tcp_process+0x228>
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012226:	005b      	lsls	r3, r3, #1
 8012228:	b29b      	uxth	r3, r3
 801222a:	e001      	b.n	8012230 <tcp_process+0x22c>
 801222c:	f241 131c 	movw	r3, #4380	; 0x111c
 8012230:	687a      	ldr	r2, [r7, #4]
 8012232:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801223c:	2b00      	cmp	r3, #0
 801223e:	d106      	bne.n	801224e <tcp_process+0x24a>
 8012240:	4b1b      	ldr	r3, [pc, #108]	; (80122b0 <tcp_process+0x2ac>)
 8012242:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8012246:	4924      	ldr	r1, [pc, #144]	; (80122d8 <tcp_process+0x2d4>)
 8012248:	481b      	ldr	r0, [pc, #108]	; (80122b8 <tcp_process+0x2b4>)
 801224a:	f007 f9ad 	bl	80195a8 <iprintf>
        --pcb->snd_queuelen;
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012254:	3b01      	subs	r3, #1
 8012256:	b29a      	uxth	r2, r3
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012262:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8012264:	69fb      	ldr	r3, [r7, #28]
 8012266:	2b00      	cmp	r3, #0
 8012268:	d111      	bne.n	801228e <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801226e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8012270:	69fb      	ldr	r3, [r7, #28]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d106      	bne.n	8012284 <tcp_process+0x280>
 8012276:	4b0e      	ldr	r3, [pc, #56]	; (80122b0 <tcp_process+0x2ac>)
 8012278:	f44f 725d 	mov.w	r2, #884	; 0x374
 801227c:	4917      	ldr	r1, [pc, #92]	; (80122dc <tcp_process+0x2d8>)
 801227e:	480e      	ldr	r0, [pc, #56]	; (80122b8 <tcp_process+0x2b4>)
 8012280:	f007 f992 	bl	80195a8 <iprintf>
          pcb->unsent = rseg->next;
 8012284:	69fb      	ldr	r3, [r7, #28]
 8012286:	681a      	ldr	r2, [r3, #0]
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	66da      	str	r2, [r3, #108]	; 0x6c
 801228c:	e003      	b.n	8012296 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 801228e:	69fb      	ldr	r3, [r7, #28]
 8012290:	681a      	ldr	r2, [r3, #0]
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8012296:	69f8      	ldr	r0, [r7, #28]
 8012298:	f7fe fc8d 	bl	8010bb6 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d11d      	bne.n	80122e0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80122aa:	861a      	strh	r2, [r3, #48]	; 0x30
 80122ac:	e01f      	b.n	80122ee <tcp_process+0x2ea>
 80122ae:	bf00      	nop
 80122b0:	0801cfa0 	.word	0x0801cfa0
 80122b4:	0801d1d8 	.word	0x0801d1d8
 80122b8:	0801cfec 	.word	0x0801cfec
 80122bc:	200002c0 	.word	0x200002c0
 80122c0:	200002b8 	.word	0x200002b8
 80122c4:	200002b4 	.word	0x200002b4
 80122c8:	0801d1f4 	.word	0x0801d1f4
 80122cc:	200002c1 	.word	0x200002c1
 80122d0:	2001838c 	.word	0x2001838c
 80122d4:	200002a4 	.word	0x200002a4
 80122d8:	0801d214 	.word	0x0801d214
 80122dc:	0801d22c 	.word	0x0801d22c
        } else {
          pcb->rtime = 0;
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	2200      	movs	r2, #0
 80122e4:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	2200      	movs	r2, #0
 80122ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d00a      	beq.n	801230e <tcp_process+0x30a>
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80122fe:	687a      	ldr	r2, [r7, #4]
 8012300:	6910      	ldr	r0, [r2, #16]
 8012302:	2200      	movs	r2, #0
 8012304:	6879      	ldr	r1, [r7, #4]
 8012306:	4798      	blx	r3
 8012308:	4603      	mov	r3, r0
 801230a:	76bb      	strb	r3, [r7, #26]
 801230c:	e001      	b.n	8012312 <tcp_process+0x30e>
 801230e:	2300      	movs	r3, #0
 8012310:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8012312:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8012316:	f113 0f0d 	cmn.w	r3, #13
 801231a:	d102      	bne.n	8012322 <tcp_process+0x31e>
          return ERR_ABRT;
 801231c:	f06f 030c 	mvn.w	r3, #12
 8012320:	e250      	b.n	80127c4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	8b5b      	ldrh	r3, [r3, #26]
 8012326:	f043 0302 	orr.w	r3, r3, #2
 801232a:	b29a      	uxth	r2, r3
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8012330:	e23a      	b.n	80127a8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8012332:	4b9d      	ldr	r3, [pc, #628]	; (80125a8 <tcp_process+0x5a4>)
 8012334:	781b      	ldrb	r3, [r3, #0]
 8012336:	f003 0310 	and.w	r3, r3, #16
 801233a:	2b00      	cmp	r3, #0
 801233c:	f000 8234 	beq.w	80127a8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012340:	4b9a      	ldr	r3, [pc, #616]	; (80125ac <tcp_process+0x5a8>)
 8012342:	6819      	ldr	r1, [r3, #0]
 8012344:	4b9a      	ldr	r3, [pc, #616]	; (80125b0 <tcp_process+0x5ac>)
 8012346:	881b      	ldrh	r3, [r3, #0]
 8012348:	461a      	mov	r2, r3
 801234a:	4b9a      	ldr	r3, [pc, #616]	; (80125b4 <tcp_process+0x5b0>)
 801234c:	681b      	ldr	r3, [r3, #0]
 801234e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012350:	4b99      	ldr	r3, [pc, #612]	; (80125b8 <tcp_process+0x5b4>)
 8012352:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012354:	885b      	ldrh	r3, [r3, #2]
 8012356:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012358:	4a97      	ldr	r2, [pc, #604]	; (80125b8 <tcp_process+0x5b4>)
 801235a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801235c:	8812      	ldrh	r2, [r2, #0]
 801235e:	b292      	uxth	r2, r2
 8012360:	9202      	str	r2, [sp, #8]
 8012362:	9301      	str	r3, [sp, #4]
 8012364:	4b95      	ldr	r3, [pc, #596]	; (80125bc <tcp_process+0x5b8>)
 8012366:	9300      	str	r3, [sp, #0]
 8012368:	4b95      	ldr	r3, [pc, #596]	; (80125c0 <tcp_process+0x5bc>)
 801236a:	4602      	mov	r2, r0
 801236c:	6878      	ldr	r0, [r7, #4]
 801236e:	f003 f8df 	bl	8015530 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012378:	2b05      	cmp	r3, #5
 801237a:	f200 8215 	bhi.w	80127a8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	2200      	movs	r2, #0
 8012382:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8012384:	6878      	ldr	r0, [r7, #4]
 8012386:	f002 fea9 	bl	80150dc <tcp_rexmit_rto>
      break;
 801238a:	e20d      	b.n	80127a8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801238c:	4b86      	ldr	r3, [pc, #536]	; (80125a8 <tcp_process+0x5a4>)
 801238e:	781b      	ldrb	r3, [r3, #0]
 8012390:	f003 0310 	and.w	r3, r3, #16
 8012394:	2b00      	cmp	r3, #0
 8012396:	f000 80a1 	beq.w	80124dc <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801239a:	4b84      	ldr	r3, [pc, #528]	; (80125ac <tcp_process+0x5a8>)
 801239c:	681a      	ldr	r2, [r3, #0]
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80123a2:	1ad3      	subs	r3, r2, r3
 80123a4:	3b01      	subs	r3, #1
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	db7e      	blt.n	80124a8 <tcp_process+0x4a4>
 80123aa:	4b80      	ldr	r3, [pc, #512]	; (80125ac <tcp_process+0x5a8>)
 80123ac:	681a      	ldr	r2, [r3, #0]
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80123b2:	1ad3      	subs	r3, r2, r3
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	dc77      	bgt.n	80124a8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	2204      	movs	r2, #4
 80123bc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d102      	bne.n	80123cc <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80123c6:	23fa      	movs	r3, #250	; 0xfa
 80123c8:	76bb      	strb	r3, [r7, #26]
 80123ca:	e01d      	b.n	8012408 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80123d0:	699b      	ldr	r3, [r3, #24]
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d106      	bne.n	80123e4 <tcp_process+0x3e0>
 80123d6:	4b7b      	ldr	r3, [pc, #492]	; (80125c4 <tcp_process+0x5c0>)
 80123d8:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80123dc:	497a      	ldr	r1, [pc, #488]	; (80125c8 <tcp_process+0x5c4>)
 80123de:	487b      	ldr	r0, [pc, #492]	; (80125cc <tcp_process+0x5c8>)
 80123e0:	f007 f8e2 	bl	80195a8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80123e8:	699b      	ldr	r3, [r3, #24]
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d00a      	beq.n	8012404 <tcp_process+0x400>
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80123f2:	699b      	ldr	r3, [r3, #24]
 80123f4:	687a      	ldr	r2, [r7, #4]
 80123f6:	6910      	ldr	r0, [r2, #16]
 80123f8:	2200      	movs	r2, #0
 80123fa:	6879      	ldr	r1, [r7, #4]
 80123fc:	4798      	blx	r3
 80123fe:	4603      	mov	r3, r0
 8012400:	76bb      	strb	r3, [r7, #26]
 8012402:	e001      	b.n	8012408 <tcp_process+0x404>
 8012404:	23f0      	movs	r3, #240	; 0xf0
 8012406:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8012408:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d00a      	beq.n	8012426 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8012410:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8012414:	f113 0f0d 	cmn.w	r3, #13
 8012418:	d002      	beq.n	8012420 <tcp_process+0x41c>
              tcp_abort(pcb);
 801241a:	6878      	ldr	r0, [r7, #4]
 801241c:	f7fd fd82 	bl	800ff24 <tcp_abort>
            }
            return ERR_ABRT;
 8012420:	f06f 030c 	mvn.w	r3, #12
 8012424:	e1ce      	b.n	80127c4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8012426:	6878      	ldr	r0, [r7, #4]
 8012428:	f000 fae0 	bl	80129ec <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801242c:	4b68      	ldr	r3, [pc, #416]	; (80125d0 <tcp_process+0x5cc>)
 801242e:	881b      	ldrh	r3, [r3, #0]
 8012430:	2b00      	cmp	r3, #0
 8012432:	d005      	beq.n	8012440 <tcp_process+0x43c>
            recv_acked--;
 8012434:	4b66      	ldr	r3, [pc, #408]	; (80125d0 <tcp_process+0x5cc>)
 8012436:	881b      	ldrh	r3, [r3, #0]
 8012438:	3b01      	subs	r3, #1
 801243a:	b29a      	uxth	r2, r3
 801243c:	4b64      	ldr	r3, [pc, #400]	; (80125d0 <tcp_process+0x5cc>)
 801243e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012444:	009a      	lsls	r2, r3, #2
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801244a:	005b      	lsls	r3, r3, #1
 801244c:	f241 111c 	movw	r1, #4380	; 0x111c
 8012450:	428b      	cmp	r3, r1
 8012452:	bf38      	it	cc
 8012454:	460b      	movcc	r3, r1
 8012456:	429a      	cmp	r2, r3
 8012458:	d204      	bcs.n	8012464 <tcp_process+0x460>
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801245e:	009b      	lsls	r3, r3, #2
 8012460:	b29b      	uxth	r3, r3
 8012462:	e00d      	b.n	8012480 <tcp_process+0x47c>
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012468:	005b      	lsls	r3, r3, #1
 801246a:	f241 121c 	movw	r2, #4380	; 0x111c
 801246e:	4293      	cmp	r3, r2
 8012470:	d904      	bls.n	801247c <tcp_process+0x478>
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012476:	005b      	lsls	r3, r3, #1
 8012478:	b29b      	uxth	r3, r3
 801247a:	e001      	b.n	8012480 <tcp_process+0x47c>
 801247c:	f241 131c 	movw	r3, #4380	; 0x111c
 8012480:	687a      	ldr	r2, [r7, #4]
 8012482:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8012486:	4b53      	ldr	r3, [pc, #332]	; (80125d4 <tcp_process+0x5d0>)
 8012488:	781b      	ldrb	r3, [r3, #0]
 801248a:	f003 0320 	and.w	r3, r3, #32
 801248e:	2b00      	cmp	r3, #0
 8012490:	d037      	beq.n	8012502 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	8b5b      	ldrh	r3, [r3, #26]
 8012496:	f043 0302 	orr.w	r3, r3, #2
 801249a:	b29a      	uxth	r2, r3
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	2207      	movs	r2, #7
 80124a4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80124a6:	e02c      	b.n	8012502 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80124a8:	4b40      	ldr	r3, [pc, #256]	; (80125ac <tcp_process+0x5a8>)
 80124aa:	6819      	ldr	r1, [r3, #0]
 80124ac:	4b40      	ldr	r3, [pc, #256]	; (80125b0 <tcp_process+0x5ac>)
 80124ae:	881b      	ldrh	r3, [r3, #0]
 80124b0:	461a      	mov	r2, r3
 80124b2:	4b40      	ldr	r3, [pc, #256]	; (80125b4 <tcp_process+0x5b0>)
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80124b8:	4b3f      	ldr	r3, [pc, #252]	; (80125b8 <tcp_process+0x5b4>)
 80124ba:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80124bc:	885b      	ldrh	r3, [r3, #2]
 80124be:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80124c0:	4a3d      	ldr	r2, [pc, #244]	; (80125b8 <tcp_process+0x5b4>)
 80124c2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80124c4:	8812      	ldrh	r2, [r2, #0]
 80124c6:	b292      	uxth	r2, r2
 80124c8:	9202      	str	r2, [sp, #8]
 80124ca:	9301      	str	r3, [sp, #4]
 80124cc:	4b3b      	ldr	r3, [pc, #236]	; (80125bc <tcp_process+0x5b8>)
 80124ce:	9300      	str	r3, [sp, #0]
 80124d0:	4b3b      	ldr	r3, [pc, #236]	; (80125c0 <tcp_process+0x5bc>)
 80124d2:	4602      	mov	r2, r0
 80124d4:	6878      	ldr	r0, [r7, #4]
 80124d6:	f003 f82b 	bl	8015530 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80124da:	e167      	b.n	80127ac <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80124dc:	4b32      	ldr	r3, [pc, #200]	; (80125a8 <tcp_process+0x5a4>)
 80124de:	781b      	ldrb	r3, [r3, #0]
 80124e0:	f003 0302 	and.w	r3, r3, #2
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	f000 8161 	beq.w	80127ac <tcp_process+0x7a8>
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80124ee:	1e5a      	subs	r2, r3, #1
 80124f0:	4b30      	ldr	r3, [pc, #192]	; (80125b4 <tcp_process+0x5b0>)
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	429a      	cmp	r2, r3
 80124f6:	f040 8159 	bne.w	80127ac <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80124fa:	6878      	ldr	r0, [r7, #4]
 80124fc:	f002 fe10 	bl	8015120 <tcp_rexmit>
      break;
 8012500:	e154      	b.n	80127ac <tcp_process+0x7a8>
 8012502:	e153      	b.n	80127ac <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f000 fa71 	bl	80129ec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801250a:	4b32      	ldr	r3, [pc, #200]	; (80125d4 <tcp_process+0x5d0>)
 801250c:	781b      	ldrb	r3, [r3, #0]
 801250e:	f003 0320 	and.w	r3, r3, #32
 8012512:	2b00      	cmp	r3, #0
 8012514:	f000 814c 	beq.w	80127b0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	8b5b      	ldrh	r3, [r3, #26]
 801251c:	f043 0302 	orr.w	r3, r3, #2
 8012520:	b29a      	uxth	r2, r3
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	2207      	movs	r2, #7
 801252a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801252c:	e140      	b.n	80127b0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801252e:	6878      	ldr	r0, [r7, #4]
 8012530:	f000 fa5c 	bl	80129ec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8012534:	4b27      	ldr	r3, [pc, #156]	; (80125d4 <tcp_process+0x5d0>)
 8012536:	781b      	ldrb	r3, [r3, #0]
 8012538:	f003 0320 	and.w	r3, r3, #32
 801253c:	2b00      	cmp	r3, #0
 801253e:	d071      	beq.n	8012624 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012540:	4b19      	ldr	r3, [pc, #100]	; (80125a8 <tcp_process+0x5a4>)
 8012542:	781b      	ldrb	r3, [r3, #0]
 8012544:	f003 0310 	and.w	r3, r3, #16
 8012548:	2b00      	cmp	r3, #0
 801254a:	d060      	beq.n	801260e <tcp_process+0x60a>
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012550:	4b16      	ldr	r3, [pc, #88]	; (80125ac <tcp_process+0x5a8>)
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	429a      	cmp	r2, r3
 8012556:	d15a      	bne.n	801260e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801255c:	2b00      	cmp	r3, #0
 801255e:	d156      	bne.n	801260e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	8b5b      	ldrh	r3, [r3, #26]
 8012564:	f043 0302 	orr.w	r3, r3, #2
 8012568:	b29a      	uxth	r2, r3
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801256e:	6878      	ldr	r0, [r7, #4]
 8012570:	f7fe fdbe 	bl	80110f0 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8012574:	4b18      	ldr	r3, [pc, #96]	; (80125d8 <tcp_process+0x5d4>)
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	687a      	ldr	r2, [r7, #4]
 801257a:	429a      	cmp	r2, r3
 801257c:	d105      	bne.n	801258a <tcp_process+0x586>
 801257e:	4b16      	ldr	r3, [pc, #88]	; (80125d8 <tcp_process+0x5d4>)
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	68db      	ldr	r3, [r3, #12]
 8012584:	4a14      	ldr	r2, [pc, #80]	; (80125d8 <tcp_process+0x5d4>)
 8012586:	6013      	str	r3, [r2, #0]
 8012588:	e02e      	b.n	80125e8 <tcp_process+0x5e4>
 801258a:	4b13      	ldr	r3, [pc, #76]	; (80125d8 <tcp_process+0x5d4>)
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	617b      	str	r3, [r7, #20]
 8012590:	e027      	b.n	80125e2 <tcp_process+0x5de>
 8012592:	697b      	ldr	r3, [r7, #20]
 8012594:	68db      	ldr	r3, [r3, #12]
 8012596:	687a      	ldr	r2, [r7, #4]
 8012598:	429a      	cmp	r2, r3
 801259a:	d11f      	bne.n	80125dc <tcp_process+0x5d8>
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	68da      	ldr	r2, [r3, #12]
 80125a0:	697b      	ldr	r3, [r7, #20]
 80125a2:	60da      	str	r2, [r3, #12]
 80125a4:	e020      	b.n	80125e8 <tcp_process+0x5e4>
 80125a6:	bf00      	nop
 80125a8:	200002c0 	.word	0x200002c0
 80125ac:	200002b8 	.word	0x200002b8
 80125b0:	200002be 	.word	0x200002be
 80125b4:	200002b4 	.word	0x200002b4
 80125b8:	200002a4 	.word	0x200002a4
 80125bc:	20007734 	.word	0x20007734
 80125c0:	20007738 	.word	0x20007738
 80125c4:	0801cfa0 	.word	0x0801cfa0
 80125c8:	0801d240 	.word	0x0801d240
 80125cc:	0801cfec 	.word	0x0801cfec
 80125d0:	200002bc 	.word	0x200002bc
 80125d4:	200002c1 	.word	0x200002c1
 80125d8:	20018388 	.word	0x20018388
 80125dc:	697b      	ldr	r3, [r7, #20]
 80125de:	68db      	ldr	r3, [r3, #12]
 80125e0:	617b      	str	r3, [r7, #20]
 80125e2:	697b      	ldr	r3, [r7, #20]
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	d1d4      	bne.n	8012592 <tcp_process+0x58e>
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	2200      	movs	r2, #0
 80125ec:	60da      	str	r2, [r3, #12]
 80125ee:	4b77      	ldr	r3, [pc, #476]	; (80127cc <tcp_process+0x7c8>)
 80125f0:	2201      	movs	r2, #1
 80125f2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	220a      	movs	r2, #10
 80125f8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80125fa:	4b75      	ldr	r3, [pc, #468]	; (80127d0 <tcp_process+0x7cc>)
 80125fc:	681a      	ldr	r2, [r3, #0]
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	60da      	str	r2, [r3, #12]
 8012602:	4a73      	ldr	r2, [pc, #460]	; (80127d0 <tcp_process+0x7cc>)
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	6013      	str	r3, [r2, #0]
 8012608:	f003 f954 	bl	80158b4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801260c:	e0d2      	b.n	80127b4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	8b5b      	ldrh	r3, [r3, #26]
 8012612:	f043 0302 	orr.w	r3, r3, #2
 8012616:	b29a      	uxth	r2, r3
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	2208      	movs	r2, #8
 8012620:	751a      	strb	r2, [r3, #20]
      break;
 8012622:	e0c7      	b.n	80127b4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012624:	4b6b      	ldr	r3, [pc, #428]	; (80127d4 <tcp_process+0x7d0>)
 8012626:	781b      	ldrb	r3, [r3, #0]
 8012628:	f003 0310 	and.w	r3, r3, #16
 801262c:	2b00      	cmp	r3, #0
 801262e:	f000 80c1 	beq.w	80127b4 <tcp_process+0x7b0>
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012636:	4b68      	ldr	r3, [pc, #416]	; (80127d8 <tcp_process+0x7d4>)
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	429a      	cmp	r2, r3
 801263c:	f040 80ba 	bne.w	80127b4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012644:	2b00      	cmp	r3, #0
 8012646:	f040 80b5 	bne.w	80127b4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	2206      	movs	r2, #6
 801264e:	751a      	strb	r2, [r3, #20]
      break;
 8012650:	e0b0      	b.n	80127b4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8012652:	6878      	ldr	r0, [r7, #4]
 8012654:	f000 f9ca 	bl	80129ec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8012658:	4b60      	ldr	r3, [pc, #384]	; (80127dc <tcp_process+0x7d8>)
 801265a:	781b      	ldrb	r3, [r3, #0]
 801265c:	f003 0320 	and.w	r3, r3, #32
 8012660:	2b00      	cmp	r3, #0
 8012662:	f000 80a9 	beq.w	80127b8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	8b5b      	ldrh	r3, [r3, #26]
 801266a:	f043 0302 	orr.w	r3, r3, #2
 801266e:	b29a      	uxth	r2, r3
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8012674:	6878      	ldr	r0, [r7, #4]
 8012676:	f7fe fd3b 	bl	80110f0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801267a:	4b59      	ldr	r3, [pc, #356]	; (80127e0 <tcp_process+0x7dc>)
 801267c:	681b      	ldr	r3, [r3, #0]
 801267e:	687a      	ldr	r2, [r7, #4]
 8012680:	429a      	cmp	r2, r3
 8012682:	d105      	bne.n	8012690 <tcp_process+0x68c>
 8012684:	4b56      	ldr	r3, [pc, #344]	; (80127e0 <tcp_process+0x7dc>)
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	68db      	ldr	r3, [r3, #12]
 801268a:	4a55      	ldr	r2, [pc, #340]	; (80127e0 <tcp_process+0x7dc>)
 801268c:	6013      	str	r3, [r2, #0]
 801268e:	e013      	b.n	80126b8 <tcp_process+0x6b4>
 8012690:	4b53      	ldr	r3, [pc, #332]	; (80127e0 <tcp_process+0x7dc>)
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	613b      	str	r3, [r7, #16]
 8012696:	e00c      	b.n	80126b2 <tcp_process+0x6ae>
 8012698:	693b      	ldr	r3, [r7, #16]
 801269a:	68db      	ldr	r3, [r3, #12]
 801269c:	687a      	ldr	r2, [r7, #4]
 801269e:	429a      	cmp	r2, r3
 80126a0:	d104      	bne.n	80126ac <tcp_process+0x6a8>
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	68da      	ldr	r2, [r3, #12]
 80126a6:	693b      	ldr	r3, [r7, #16]
 80126a8:	60da      	str	r2, [r3, #12]
 80126aa:	e005      	b.n	80126b8 <tcp_process+0x6b4>
 80126ac:	693b      	ldr	r3, [r7, #16]
 80126ae:	68db      	ldr	r3, [r3, #12]
 80126b0:	613b      	str	r3, [r7, #16]
 80126b2:	693b      	ldr	r3, [r7, #16]
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d1ef      	bne.n	8012698 <tcp_process+0x694>
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	2200      	movs	r2, #0
 80126bc:	60da      	str	r2, [r3, #12]
 80126be:	4b43      	ldr	r3, [pc, #268]	; (80127cc <tcp_process+0x7c8>)
 80126c0:	2201      	movs	r2, #1
 80126c2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	220a      	movs	r2, #10
 80126c8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80126ca:	4b41      	ldr	r3, [pc, #260]	; (80127d0 <tcp_process+0x7cc>)
 80126cc:	681a      	ldr	r2, [r3, #0]
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	60da      	str	r2, [r3, #12]
 80126d2:	4a3f      	ldr	r2, [pc, #252]	; (80127d0 <tcp_process+0x7cc>)
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	6013      	str	r3, [r2, #0]
 80126d8:	f003 f8ec 	bl	80158b4 <tcp_timer_needed>
      }
      break;
 80126dc:	e06c      	b.n	80127b8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80126de:	6878      	ldr	r0, [r7, #4]
 80126e0:	f000 f984 	bl	80129ec <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80126e4:	4b3b      	ldr	r3, [pc, #236]	; (80127d4 <tcp_process+0x7d0>)
 80126e6:	781b      	ldrb	r3, [r3, #0]
 80126e8:	f003 0310 	and.w	r3, r3, #16
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d065      	beq.n	80127bc <tcp_process+0x7b8>
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80126f4:	4b38      	ldr	r3, [pc, #224]	; (80127d8 <tcp_process+0x7d4>)
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	429a      	cmp	r2, r3
 80126fa:	d15f      	bne.n	80127bc <tcp_process+0x7b8>
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012700:	2b00      	cmp	r3, #0
 8012702:	d15b      	bne.n	80127bc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8012704:	6878      	ldr	r0, [r7, #4]
 8012706:	f7fe fcf3 	bl	80110f0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801270a:	4b35      	ldr	r3, [pc, #212]	; (80127e0 <tcp_process+0x7dc>)
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	687a      	ldr	r2, [r7, #4]
 8012710:	429a      	cmp	r2, r3
 8012712:	d105      	bne.n	8012720 <tcp_process+0x71c>
 8012714:	4b32      	ldr	r3, [pc, #200]	; (80127e0 <tcp_process+0x7dc>)
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	68db      	ldr	r3, [r3, #12]
 801271a:	4a31      	ldr	r2, [pc, #196]	; (80127e0 <tcp_process+0x7dc>)
 801271c:	6013      	str	r3, [r2, #0]
 801271e:	e013      	b.n	8012748 <tcp_process+0x744>
 8012720:	4b2f      	ldr	r3, [pc, #188]	; (80127e0 <tcp_process+0x7dc>)
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	60fb      	str	r3, [r7, #12]
 8012726:	e00c      	b.n	8012742 <tcp_process+0x73e>
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	68db      	ldr	r3, [r3, #12]
 801272c:	687a      	ldr	r2, [r7, #4]
 801272e:	429a      	cmp	r2, r3
 8012730:	d104      	bne.n	801273c <tcp_process+0x738>
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	68da      	ldr	r2, [r3, #12]
 8012736:	68fb      	ldr	r3, [r7, #12]
 8012738:	60da      	str	r2, [r3, #12]
 801273a:	e005      	b.n	8012748 <tcp_process+0x744>
 801273c:	68fb      	ldr	r3, [r7, #12]
 801273e:	68db      	ldr	r3, [r3, #12]
 8012740:	60fb      	str	r3, [r7, #12]
 8012742:	68fb      	ldr	r3, [r7, #12]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d1ef      	bne.n	8012728 <tcp_process+0x724>
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	2200      	movs	r2, #0
 801274c:	60da      	str	r2, [r3, #12]
 801274e:	4b1f      	ldr	r3, [pc, #124]	; (80127cc <tcp_process+0x7c8>)
 8012750:	2201      	movs	r2, #1
 8012752:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	220a      	movs	r2, #10
 8012758:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801275a:	4b1d      	ldr	r3, [pc, #116]	; (80127d0 <tcp_process+0x7cc>)
 801275c:	681a      	ldr	r2, [r3, #0]
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	60da      	str	r2, [r3, #12]
 8012762:	4a1b      	ldr	r2, [pc, #108]	; (80127d0 <tcp_process+0x7cc>)
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	6013      	str	r3, [r2, #0]
 8012768:	f003 f8a4 	bl	80158b4 <tcp_timer_needed>
      }
      break;
 801276c:	e026      	b.n	80127bc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801276e:	6878      	ldr	r0, [r7, #4]
 8012770:	f000 f93c 	bl	80129ec <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8012774:	4b17      	ldr	r3, [pc, #92]	; (80127d4 <tcp_process+0x7d0>)
 8012776:	781b      	ldrb	r3, [r3, #0]
 8012778:	f003 0310 	and.w	r3, r3, #16
 801277c:	2b00      	cmp	r3, #0
 801277e:	d01f      	beq.n	80127c0 <tcp_process+0x7bc>
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012784:	4b14      	ldr	r3, [pc, #80]	; (80127d8 <tcp_process+0x7d4>)
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	429a      	cmp	r2, r3
 801278a:	d119      	bne.n	80127c0 <tcp_process+0x7bc>
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012790:	2b00      	cmp	r3, #0
 8012792:	d115      	bne.n	80127c0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8012794:	4b11      	ldr	r3, [pc, #68]	; (80127dc <tcp_process+0x7d8>)
 8012796:	781b      	ldrb	r3, [r3, #0]
 8012798:	f043 0310 	orr.w	r3, r3, #16
 801279c:	b2da      	uxtb	r2, r3
 801279e:	4b0f      	ldr	r3, [pc, #60]	; (80127dc <tcp_process+0x7d8>)
 80127a0:	701a      	strb	r2, [r3, #0]
      }
      break;
 80127a2:	e00d      	b.n	80127c0 <tcp_process+0x7bc>
    default:
      break;
 80127a4:	bf00      	nop
 80127a6:	e00c      	b.n	80127c2 <tcp_process+0x7be>
      break;
 80127a8:	bf00      	nop
 80127aa:	e00a      	b.n	80127c2 <tcp_process+0x7be>
      break;
 80127ac:	bf00      	nop
 80127ae:	e008      	b.n	80127c2 <tcp_process+0x7be>
      break;
 80127b0:	bf00      	nop
 80127b2:	e006      	b.n	80127c2 <tcp_process+0x7be>
      break;
 80127b4:	bf00      	nop
 80127b6:	e004      	b.n	80127c2 <tcp_process+0x7be>
      break;
 80127b8:	bf00      	nop
 80127ba:	e002      	b.n	80127c2 <tcp_process+0x7be>
      break;
 80127bc:	bf00      	nop
 80127be:	e000      	b.n	80127c2 <tcp_process+0x7be>
      break;
 80127c0:	bf00      	nop
  }
  return ERR_OK;
 80127c2:	2300      	movs	r3, #0
}
 80127c4:	4618      	mov	r0, r3
 80127c6:	3724      	adds	r7, #36	; 0x24
 80127c8:	46bd      	mov	sp, r7
 80127ca:	bd90      	pop	{r4, r7, pc}
 80127cc:	20018384 	.word	0x20018384
 80127d0:	20018398 	.word	0x20018398
 80127d4:	200002c0 	.word	0x200002c0
 80127d8:	200002b8 	.word	0x200002b8
 80127dc:	200002c1 	.word	0x200002c1
 80127e0:	20018388 	.word	0x20018388

080127e4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80127e4:	b590      	push	{r4, r7, lr}
 80127e6:	b085      	sub	sp, #20
 80127e8:	af00      	add	r7, sp, #0
 80127ea:	6078      	str	r0, [r7, #4]
 80127ec:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d106      	bne.n	8012802 <tcp_oos_insert_segment+0x1e>
 80127f4:	4b3b      	ldr	r3, [pc, #236]	; (80128e4 <tcp_oos_insert_segment+0x100>)
 80127f6:	f240 421f 	movw	r2, #1055	; 0x41f
 80127fa:	493b      	ldr	r1, [pc, #236]	; (80128e8 <tcp_oos_insert_segment+0x104>)
 80127fc:	483b      	ldr	r0, [pc, #236]	; (80128ec <tcp_oos_insert_segment+0x108>)
 80127fe:	f006 fed3 	bl	80195a8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	68db      	ldr	r3, [r3, #12]
 8012806:	899b      	ldrh	r3, [r3, #12]
 8012808:	b29b      	uxth	r3, r3
 801280a:	4618      	mov	r0, r3
 801280c:	f7fb faad 	bl	800dd6a <lwip_htons>
 8012810:	4603      	mov	r3, r0
 8012812:	b2db      	uxtb	r3, r3
 8012814:	f003 0301 	and.w	r3, r3, #1
 8012818:	2b00      	cmp	r3, #0
 801281a:	d028      	beq.n	801286e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801281c:	6838      	ldr	r0, [r7, #0]
 801281e:	f7fe f9b5 	bl	8010b8c <tcp_segs_free>
    next = NULL;
 8012822:	2300      	movs	r3, #0
 8012824:	603b      	str	r3, [r7, #0]
 8012826:	e056      	b.n	80128d6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	68db      	ldr	r3, [r3, #12]
 801282c:	899b      	ldrh	r3, [r3, #12]
 801282e:	b29b      	uxth	r3, r3
 8012830:	4618      	mov	r0, r3
 8012832:	f7fb fa9a 	bl	800dd6a <lwip_htons>
 8012836:	4603      	mov	r3, r0
 8012838:	b2db      	uxtb	r3, r3
 801283a:	f003 0301 	and.w	r3, r3, #1
 801283e:	2b00      	cmp	r3, #0
 8012840:	d00d      	beq.n	801285e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	68db      	ldr	r3, [r3, #12]
 8012846:	899b      	ldrh	r3, [r3, #12]
 8012848:	b29c      	uxth	r4, r3
 801284a:	2001      	movs	r0, #1
 801284c:	f7fb fa8d 	bl	800dd6a <lwip_htons>
 8012850:	4603      	mov	r3, r0
 8012852:	461a      	mov	r2, r3
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	68db      	ldr	r3, [r3, #12]
 8012858:	4322      	orrs	r2, r4
 801285a:	b292      	uxth	r2, r2
 801285c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801285e:	683b      	ldr	r3, [r7, #0]
 8012860:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8012862:	683b      	ldr	r3, [r7, #0]
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8012868:	68f8      	ldr	r0, [r7, #12]
 801286a:	f7fe f9a4 	bl	8010bb6 <tcp_seg_free>
    while (next &&
 801286e:	683b      	ldr	r3, [r7, #0]
 8012870:	2b00      	cmp	r3, #0
 8012872:	d00e      	beq.n	8012892 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	891b      	ldrh	r3, [r3, #8]
 8012878:	461a      	mov	r2, r3
 801287a:	4b1d      	ldr	r3, [pc, #116]	; (80128f0 <tcp_oos_insert_segment+0x10c>)
 801287c:	681b      	ldr	r3, [r3, #0]
 801287e:	441a      	add	r2, r3
 8012880:	683b      	ldr	r3, [r7, #0]
 8012882:	68db      	ldr	r3, [r3, #12]
 8012884:	685b      	ldr	r3, [r3, #4]
 8012886:	6839      	ldr	r1, [r7, #0]
 8012888:	8909      	ldrh	r1, [r1, #8]
 801288a:	440b      	add	r3, r1
 801288c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801288e:	2b00      	cmp	r3, #0
 8012890:	daca      	bge.n	8012828 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8012892:	683b      	ldr	r3, [r7, #0]
 8012894:	2b00      	cmp	r3, #0
 8012896:	d01e      	beq.n	80128d6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	891b      	ldrh	r3, [r3, #8]
 801289c:	461a      	mov	r2, r3
 801289e:	4b14      	ldr	r3, [pc, #80]	; (80128f0 <tcp_oos_insert_segment+0x10c>)
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	441a      	add	r2, r3
 80128a4:	683b      	ldr	r3, [r7, #0]
 80128a6:	68db      	ldr	r3, [r3, #12]
 80128a8:	685b      	ldr	r3, [r3, #4]
 80128aa:	1ad3      	subs	r3, r2, r3
    if (next &&
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	dd12      	ble.n	80128d6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80128b0:	683b      	ldr	r3, [r7, #0]
 80128b2:	68db      	ldr	r3, [r3, #12]
 80128b4:	685b      	ldr	r3, [r3, #4]
 80128b6:	b29a      	uxth	r2, r3
 80128b8:	4b0d      	ldr	r3, [pc, #52]	; (80128f0 <tcp_oos_insert_segment+0x10c>)
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	b29b      	uxth	r3, r3
 80128be:	1ad3      	subs	r3, r2, r3
 80128c0:	b29a      	uxth	r2, r3
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	685a      	ldr	r2, [r3, #4]
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	891b      	ldrh	r3, [r3, #8]
 80128ce:	4619      	mov	r1, r3
 80128d0:	4610      	mov	r0, r2
 80128d2:	f7fc fb87 	bl	800efe4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	683a      	ldr	r2, [r7, #0]
 80128da:	601a      	str	r2, [r3, #0]
}
 80128dc:	bf00      	nop
 80128de:	3714      	adds	r7, #20
 80128e0:	46bd      	mov	sp, r7
 80128e2:	bd90      	pop	{r4, r7, pc}
 80128e4:	0801cfa0 	.word	0x0801cfa0
 80128e8:	0801d260 	.word	0x0801d260
 80128ec:	0801cfec 	.word	0x0801cfec
 80128f0:	200002b4 	.word	0x200002b4

080128f4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80128f4:	b5b0      	push	{r4, r5, r7, lr}
 80128f6:	b086      	sub	sp, #24
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	60f8      	str	r0, [r7, #12]
 80128fc:	60b9      	str	r1, [r7, #8]
 80128fe:	607a      	str	r2, [r7, #4]
 8012900:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8012902:	e03e      	b.n	8012982 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8012904:	68bb      	ldr	r3, [r7, #8]
 8012906:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8012908:	68bb      	ldr	r3, [r7, #8]
 801290a:	681b      	ldr	r3, [r3, #0]
 801290c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801290e:	697b      	ldr	r3, [r7, #20]
 8012910:	685b      	ldr	r3, [r3, #4]
 8012912:	4618      	mov	r0, r3
 8012914:	f7fc fd74 	bl	800f400 <pbuf_clen>
 8012918:	4603      	mov	r3, r0
 801291a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012922:	8a7a      	ldrh	r2, [r7, #18]
 8012924:	429a      	cmp	r2, r3
 8012926:	d906      	bls.n	8012936 <tcp_free_acked_segments+0x42>
 8012928:	4b2a      	ldr	r3, [pc, #168]	; (80129d4 <tcp_free_acked_segments+0xe0>)
 801292a:	f240 4257 	movw	r2, #1111	; 0x457
 801292e:	492a      	ldr	r1, [pc, #168]	; (80129d8 <tcp_free_acked_segments+0xe4>)
 8012930:	482a      	ldr	r0, [pc, #168]	; (80129dc <tcp_free_acked_segments+0xe8>)
 8012932:	f006 fe39 	bl	80195a8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 801293c:	8a7b      	ldrh	r3, [r7, #18]
 801293e:	1ad3      	subs	r3, r2, r3
 8012940:	b29a      	uxth	r2, r3
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8012948:	697b      	ldr	r3, [r7, #20]
 801294a:	891a      	ldrh	r2, [r3, #8]
 801294c:	4b24      	ldr	r3, [pc, #144]	; (80129e0 <tcp_free_acked_segments+0xec>)
 801294e:	881b      	ldrh	r3, [r3, #0]
 8012950:	4413      	add	r3, r2
 8012952:	b29a      	uxth	r2, r3
 8012954:	4b22      	ldr	r3, [pc, #136]	; (80129e0 <tcp_free_acked_segments+0xec>)
 8012956:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8012958:	6978      	ldr	r0, [r7, #20]
 801295a:	f7fe f92c 	bl	8010bb6 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012964:	2b00      	cmp	r3, #0
 8012966:	d00c      	beq.n	8012982 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8012968:	68bb      	ldr	r3, [r7, #8]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d109      	bne.n	8012982 <tcp_free_acked_segments+0x8e>
 801296e:	683b      	ldr	r3, [r7, #0]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d106      	bne.n	8012982 <tcp_free_acked_segments+0x8e>
 8012974:	4b17      	ldr	r3, [pc, #92]	; (80129d4 <tcp_free_acked_segments+0xe0>)
 8012976:	f240 4261 	movw	r2, #1121	; 0x461
 801297a:	491a      	ldr	r1, [pc, #104]	; (80129e4 <tcp_free_acked_segments+0xf0>)
 801297c:	4817      	ldr	r0, [pc, #92]	; (80129dc <tcp_free_acked_segments+0xe8>)
 801297e:	f006 fe13 	bl	80195a8 <iprintf>
  while (seg_list != NULL &&
 8012982:	68bb      	ldr	r3, [r7, #8]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d020      	beq.n	80129ca <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8012988:	68bb      	ldr	r3, [r7, #8]
 801298a:	68db      	ldr	r3, [r3, #12]
 801298c:	685b      	ldr	r3, [r3, #4]
 801298e:	4618      	mov	r0, r3
 8012990:	f7fb fa00 	bl	800dd94 <lwip_htonl>
 8012994:	4604      	mov	r4, r0
 8012996:	68bb      	ldr	r3, [r7, #8]
 8012998:	891b      	ldrh	r3, [r3, #8]
 801299a:	461d      	mov	r5, r3
 801299c:	68bb      	ldr	r3, [r7, #8]
 801299e:	68db      	ldr	r3, [r3, #12]
 80129a0:	899b      	ldrh	r3, [r3, #12]
 80129a2:	b29b      	uxth	r3, r3
 80129a4:	4618      	mov	r0, r3
 80129a6:	f7fb f9e0 	bl	800dd6a <lwip_htons>
 80129aa:	4603      	mov	r3, r0
 80129ac:	b2db      	uxtb	r3, r3
 80129ae:	f003 0303 	and.w	r3, r3, #3
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d001      	beq.n	80129ba <tcp_free_acked_segments+0xc6>
 80129b6:	2301      	movs	r3, #1
 80129b8:	e000      	b.n	80129bc <tcp_free_acked_segments+0xc8>
 80129ba:	2300      	movs	r3, #0
 80129bc:	442b      	add	r3, r5
 80129be:	18e2      	adds	r2, r4, r3
 80129c0:	4b09      	ldr	r3, [pc, #36]	; (80129e8 <tcp_free_acked_segments+0xf4>)
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	dd9c      	ble.n	8012904 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80129ca:	68bb      	ldr	r3, [r7, #8]
}
 80129cc:	4618      	mov	r0, r3
 80129ce:	3718      	adds	r7, #24
 80129d0:	46bd      	mov	sp, r7
 80129d2:	bdb0      	pop	{r4, r5, r7, pc}
 80129d4:	0801cfa0 	.word	0x0801cfa0
 80129d8:	0801d288 	.word	0x0801d288
 80129dc:	0801cfec 	.word	0x0801cfec
 80129e0:	200002bc 	.word	0x200002bc
 80129e4:	0801d2b0 	.word	0x0801d2b0
 80129e8:	200002b8 	.word	0x200002b8

080129ec <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80129ec:	b5b0      	push	{r4, r5, r7, lr}
 80129ee:	b094      	sub	sp, #80	; 0x50
 80129f0:	af00      	add	r7, sp, #0
 80129f2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80129f4:	2300      	movs	r3, #0
 80129f6:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d106      	bne.n	8012a0c <tcp_receive+0x20>
 80129fe:	4ba6      	ldr	r3, [pc, #664]	; (8012c98 <tcp_receive+0x2ac>)
 8012a00:	f240 427b 	movw	r2, #1147	; 0x47b
 8012a04:	49a5      	ldr	r1, [pc, #660]	; (8012c9c <tcp_receive+0x2b0>)
 8012a06:	48a6      	ldr	r0, [pc, #664]	; (8012ca0 <tcp_receive+0x2b4>)
 8012a08:	f006 fdce 	bl	80195a8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	7d1b      	ldrb	r3, [r3, #20]
 8012a10:	2b03      	cmp	r3, #3
 8012a12:	d806      	bhi.n	8012a22 <tcp_receive+0x36>
 8012a14:	4ba0      	ldr	r3, [pc, #640]	; (8012c98 <tcp_receive+0x2ac>)
 8012a16:	f240 427c 	movw	r2, #1148	; 0x47c
 8012a1a:	49a2      	ldr	r1, [pc, #648]	; (8012ca4 <tcp_receive+0x2b8>)
 8012a1c:	48a0      	ldr	r0, [pc, #640]	; (8012ca0 <tcp_receive+0x2b4>)
 8012a1e:	f006 fdc3 	bl	80195a8 <iprintf>

  if (flags & TCP_ACK) {
 8012a22:	4ba1      	ldr	r3, [pc, #644]	; (8012ca8 <tcp_receive+0x2bc>)
 8012a24:	781b      	ldrb	r3, [r3, #0]
 8012a26:	f003 0310 	and.w	r3, r3, #16
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	f000 8263 	beq.w	8012ef6 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012a36:	461a      	mov	r2, r3
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012a3c:	4413      	add	r3, r2
 8012a3e:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012a44:	4b99      	ldr	r3, [pc, #612]	; (8012cac <tcp_receive+0x2c0>)
 8012a46:	681b      	ldr	r3, [r3, #0]
 8012a48:	1ad3      	subs	r3, r2, r3
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	db1b      	blt.n	8012a86 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012a52:	4b96      	ldr	r3, [pc, #600]	; (8012cac <tcp_receive+0x2c0>)
 8012a54:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8012a56:	429a      	cmp	r2, r3
 8012a58:	d106      	bne.n	8012a68 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8012a5e:	4b94      	ldr	r3, [pc, #592]	; (8012cb0 <tcp_receive+0x2c4>)
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	1ad3      	subs	r3, r2, r3
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	db0e      	blt.n	8012a86 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8012a6c:	4b90      	ldr	r3, [pc, #576]	; (8012cb0 <tcp_receive+0x2c4>)
 8012a6e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8012a70:	429a      	cmp	r2, r3
 8012a72:	d125      	bne.n	8012ac0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8012a74:	4b8f      	ldr	r3, [pc, #572]	; (8012cb4 <tcp_receive+0x2c8>)
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	89db      	ldrh	r3, [r3, #14]
 8012a7a:	b29a      	uxth	r2, r3
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012a82:	429a      	cmp	r2, r3
 8012a84:	d91c      	bls.n	8012ac0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8012a86:	4b8b      	ldr	r3, [pc, #556]	; (8012cb4 <tcp_receive+0x2c8>)
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	89db      	ldrh	r3, [r3, #14]
 8012a8c:	b29a      	uxth	r2, r3
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012aa0:	429a      	cmp	r2, r3
 8012aa2:	d205      	bcs.n	8012ab0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8012ab0:	4b7e      	ldr	r3, [pc, #504]	; (8012cac <tcp_receive+0x2c0>)
 8012ab2:	681a      	ldr	r2, [r3, #0]
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8012ab8:	4b7d      	ldr	r3, [pc, #500]	; (8012cb0 <tcp_receive+0x2c4>)
 8012aba:	681a      	ldr	r2, [r3, #0]
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8012ac0:	4b7b      	ldr	r3, [pc, #492]	; (8012cb0 <tcp_receive+0x2c4>)
 8012ac2:	681a      	ldr	r2, [r3, #0]
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012ac8:	1ad3      	subs	r3, r2, r3
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	dc58      	bgt.n	8012b80 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8012ace:	4b7a      	ldr	r3, [pc, #488]	; (8012cb8 <tcp_receive+0x2cc>)
 8012ad0:	881b      	ldrh	r3, [r3, #0]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d14b      	bne.n	8012b6e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012ada:	687a      	ldr	r2, [r7, #4]
 8012adc:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8012ae0:	4413      	add	r3, r2
 8012ae2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012ae4:	429a      	cmp	r2, r3
 8012ae6:	d142      	bne.n	8012b6e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	db3d      	blt.n	8012b6e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012af6:	4b6e      	ldr	r3, [pc, #440]	; (8012cb0 <tcp_receive+0x2c4>)
 8012af8:	681b      	ldr	r3, [r3, #0]
 8012afa:	429a      	cmp	r2, r3
 8012afc:	d137      	bne.n	8012b6e <tcp_receive+0x182>
              found_dupack = 1;
 8012afe:	2301      	movs	r3, #1
 8012b00:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012b08:	2bff      	cmp	r3, #255	; 0xff
 8012b0a:	d007      	beq.n	8012b1c <tcp_receive+0x130>
                ++pcb->dupacks;
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012b12:	3301      	adds	r3, #1
 8012b14:	b2da      	uxtb	r2, r3
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012b22:	2b03      	cmp	r3, #3
 8012b24:	d91b      	bls.n	8012b5e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b30:	4413      	add	r3, r2
 8012b32:	b29a      	uxth	r2, r3
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012b3a:	429a      	cmp	r2, r3
 8012b3c:	d30a      	bcc.n	8012b54 <tcp_receive+0x168>
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b48:	4413      	add	r3, r2
 8012b4a:	b29a      	uxth	r2, r3
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8012b52:	e004      	b.n	8012b5e <tcp_receive+0x172>
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012b5a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012b64:	2b02      	cmp	r3, #2
 8012b66:	d902      	bls.n	8012b6e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8012b68:	6878      	ldr	r0, [r7, #4]
 8012b6a:	f002 fb45 	bl	80151f8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8012b6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	f040 8160 	bne.w	8012e36 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	2200      	movs	r2, #0
 8012b7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8012b7e:	e15a      	b.n	8012e36 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8012b80:	4b4b      	ldr	r3, [pc, #300]	; (8012cb0 <tcp_receive+0x2c4>)
 8012b82:	681a      	ldr	r2, [r3, #0]
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012b88:	1ad3      	subs	r3, r2, r3
 8012b8a:	3b01      	subs	r3, #1
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	f2c0 814d 	blt.w	8012e2c <tcp_receive+0x440>
 8012b92:	4b47      	ldr	r3, [pc, #284]	; (8012cb0 <tcp_receive+0x2c4>)
 8012b94:	681a      	ldr	r2, [r3, #0]
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012b9a:	1ad3      	subs	r3, r2, r3
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	f300 8145 	bgt.w	8012e2c <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	8b5b      	ldrh	r3, [r3, #26]
 8012ba6:	f003 0304 	and.w	r3, r3, #4
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d010      	beq.n	8012bd0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	8b5b      	ldrh	r3, [r3, #26]
 8012bb2:	f023 0304 	bic.w	r3, r3, #4
 8012bb6:	b29a      	uxth	r2, r3
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	2200      	movs	r2, #0
 8012bcc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	2200      	movs	r2, #0
 8012bd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012bde:	10db      	asrs	r3, r3, #3
 8012be0:	b21b      	sxth	r3, r3
 8012be2:	b29a      	uxth	r2, r3
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012bea:	b29b      	uxth	r3, r3
 8012bec:	4413      	add	r3, r2
 8012bee:	b29b      	uxth	r3, r3
 8012bf0:	b21a      	sxth	r2, r3
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8012bf8:	4b2d      	ldr	r3, [pc, #180]	; (8012cb0 <tcp_receive+0x2c4>)
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	b29a      	uxth	r2, r3
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012c02:	b29b      	uxth	r3, r3
 8012c04:	1ad3      	subs	r3, r2, r3
 8012c06:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	2200      	movs	r2, #0
 8012c0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8012c10:	4b27      	ldr	r3, [pc, #156]	; (8012cb0 <tcp_receive+0x2c4>)
 8012c12:	681a      	ldr	r2, [r3, #0]
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	7d1b      	ldrb	r3, [r3, #20]
 8012c1c:	2b03      	cmp	r3, #3
 8012c1e:	f240 8096 	bls.w	8012d4e <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8012c2e:	429a      	cmp	r2, r3
 8012c30:	d244      	bcs.n	8012cbc <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	8b5b      	ldrh	r3, [r3, #26]
 8012c36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d001      	beq.n	8012c42 <tcp_receive+0x256>
 8012c3e:	2301      	movs	r3, #1
 8012c40:	e000      	b.n	8012c44 <tcp_receive+0x258>
 8012c42:	2302      	movs	r3, #2
 8012c44:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8012c48:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8012c4c:	b29a      	uxth	r2, r3
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012c52:	fb12 f303 	smulbb	r3, r2, r3
 8012c56:	b29b      	uxth	r3, r3
 8012c58:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012c5a:	4293      	cmp	r3, r2
 8012c5c:	bf28      	it	cs
 8012c5e:	4613      	movcs	r3, r2
 8012c60:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012c68:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012c6a:	4413      	add	r3, r2
 8012c6c:	b29a      	uxth	r2, r3
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012c74:	429a      	cmp	r2, r3
 8012c76:	d309      	bcc.n	8012c8c <tcp_receive+0x2a0>
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012c7e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012c80:	4413      	add	r3, r2
 8012c82:	b29a      	uxth	r2, r3
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8012c8a:	e060      	b.n	8012d4e <tcp_receive+0x362>
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012c92:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8012c96:	e05a      	b.n	8012d4e <tcp_receive+0x362>
 8012c98:	0801cfa0 	.word	0x0801cfa0
 8012c9c:	0801d2d0 	.word	0x0801d2d0
 8012ca0:	0801cfec 	.word	0x0801cfec
 8012ca4:	0801d2ec 	.word	0x0801d2ec
 8012ca8:	200002c0 	.word	0x200002c0
 8012cac:	200002b4 	.word	0x200002b4
 8012cb0:	200002b8 	.word	0x200002b8
 8012cb4:	200002a4 	.word	0x200002a4
 8012cb8:	200002be 	.word	0x200002be
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8012cc2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8012cc4:	4413      	add	r3, r2
 8012cc6:	b29a      	uxth	r2, r3
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012cce:	429a      	cmp	r2, r3
 8012cd0:	d309      	bcc.n	8012ce6 <tcp_receive+0x2fa>
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8012cd8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8012cda:	4413      	add	r3, r2
 8012cdc:	b29a      	uxth	r2, r3
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8012ce4:	e004      	b.n	8012cf0 <tcp_receive+0x304>
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012cec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012cfc:	429a      	cmp	r2, r3
 8012cfe:	d326      	bcc.n	8012d4e <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012d0c:	1ad3      	subs	r3, r2, r3
 8012d0e:	b29a      	uxth	r2, r3
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012d20:	4413      	add	r3, r2
 8012d22:	b29a      	uxth	r2, r3
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012d2a:	429a      	cmp	r2, r3
 8012d2c:	d30a      	bcc.n	8012d44 <tcp_receive+0x358>
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012d38:	4413      	add	r3, r2
 8012d3a:	b29a      	uxth	r2, r3
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8012d42:	e004      	b.n	8012d4e <tcp_receive+0x362>
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012d4a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012d56:	4a98      	ldr	r2, [pc, #608]	; (8012fb8 <tcp_receive+0x5cc>)
 8012d58:	6878      	ldr	r0, [r7, #4]
 8012d5a:	f7ff fdcb 	bl	80128f4 <tcp_free_acked_segments>
 8012d5e:	4602      	mov	r2, r0
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012d6c:	4a93      	ldr	r2, [pc, #588]	; (8012fbc <tcp_receive+0x5d0>)
 8012d6e:	6878      	ldr	r0, [r7, #4]
 8012d70:	f7ff fdc0 	bl	80128f4 <tcp_free_acked_segments>
 8012d74:	4602      	mov	r2, r0
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d104      	bne.n	8012d8c <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012d88:	861a      	strh	r2, [r3, #48]	; 0x30
 8012d8a:	e002      	b.n	8012d92 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	2200      	movs	r2, #0
 8012d90:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	2200      	movs	r2, #0
 8012d96:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d103      	bne.n	8012da8 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	2200      	movs	r2, #0
 8012da4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8012dae:	4b84      	ldr	r3, [pc, #528]	; (8012fc0 <tcp_receive+0x5d4>)
 8012db0:	881b      	ldrh	r3, [r3, #0]
 8012db2:	4413      	add	r3, r2
 8012db4:	b29a      	uxth	r2, r3
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	8b5b      	ldrh	r3, [r3, #26]
 8012dc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d035      	beq.n	8012e34 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d118      	bne.n	8012e02 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d00c      	beq.n	8012df2 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012de0:	68db      	ldr	r3, [r3, #12]
 8012de2:	685b      	ldr	r3, [r3, #4]
 8012de4:	4618      	mov	r0, r3
 8012de6:	f7fa ffd5 	bl	800dd94 <lwip_htonl>
 8012dea:	4603      	mov	r3, r0
 8012dec:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	dc20      	bgt.n	8012e34 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	8b5b      	ldrh	r3, [r3, #26]
 8012df6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012dfa:	b29a      	uxth	r2, r3
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8012e00:	e018      	b.n	8012e34 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012e0a:	68db      	ldr	r3, [r3, #12]
 8012e0c:	685b      	ldr	r3, [r3, #4]
 8012e0e:	4618      	mov	r0, r3
 8012e10:	f7fa ffc0 	bl	800dd94 <lwip_htonl>
 8012e14:	4603      	mov	r3, r0
 8012e16:	1ae3      	subs	r3, r4, r3
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	dc0b      	bgt.n	8012e34 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	8b5b      	ldrh	r3, [r3, #26]
 8012e20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012e24:	b29a      	uxth	r2, r3
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8012e2a:	e003      	b.n	8012e34 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8012e2c:	6878      	ldr	r0, [r7, #4]
 8012e2e:	f002 fbd1 	bl	80155d4 <tcp_send_empty_ack>
 8012e32:	e000      	b.n	8012e36 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8012e34:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d05b      	beq.n	8012ef6 <tcp_receive+0x50a>
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012e42:	4b60      	ldr	r3, [pc, #384]	; (8012fc4 <tcp_receive+0x5d8>)
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	1ad3      	subs	r3, r2, r3
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	da54      	bge.n	8012ef6 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8012e4c:	4b5e      	ldr	r3, [pc, #376]	; (8012fc8 <tcp_receive+0x5dc>)
 8012e4e:	681b      	ldr	r3, [r3, #0]
 8012e50:	b29a      	uxth	r2, r3
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012e56:	b29b      	uxth	r3, r3
 8012e58:	1ad3      	subs	r3, r2, r3
 8012e5a:	b29b      	uxth	r3, r3
 8012e5c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8012e60:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012e6a:	10db      	asrs	r3, r3, #3
 8012e6c:	b21b      	sxth	r3, r3
 8012e6e:	b29b      	uxth	r3, r3
 8012e70:	1ad3      	subs	r3, r2, r3
 8012e72:	b29b      	uxth	r3, r3
 8012e74:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012e7e:	b29a      	uxth	r2, r3
 8012e80:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8012e84:	4413      	add	r3, r2
 8012e86:	b29b      	uxth	r3, r3
 8012e88:	b21a      	sxth	r2, r3
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8012e8e:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	da05      	bge.n	8012ea2 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8012e96:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8012e9a:	425b      	negs	r3, r3
 8012e9c:	b29b      	uxth	r3, r3
 8012e9e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8012ea2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012eac:	109b      	asrs	r3, r3, #2
 8012eae:	b21b      	sxth	r3, r3
 8012eb0:	b29b      	uxth	r3, r3
 8012eb2:	1ad3      	subs	r3, r2, r3
 8012eb4:	b29b      	uxth	r3, r3
 8012eb6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012ec0:	b29a      	uxth	r2, r3
 8012ec2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8012ec6:	4413      	add	r3, r2
 8012ec8:	b29b      	uxth	r3, r3
 8012eca:	b21a      	sxth	r2, r3
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012ed6:	10db      	asrs	r3, r3, #3
 8012ed8:	b21b      	sxth	r3, r3
 8012eda:	b29a      	uxth	r2, r3
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012ee2:	b29b      	uxth	r3, r3
 8012ee4:	4413      	add	r3, r2
 8012ee6:	b29b      	uxth	r3, r3
 8012ee8:	b21a      	sxth	r2, r3
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	2200      	movs	r2, #0
 8012ef4:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8012ef6:	4b35      	ldr	r3, [pc, #212]	; (8012fcc <tcp_receive+0x5e0>)
 8012ef8:	881b      	ldrh	r3, [r3, #0]
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	f000 84e1 	beq.w	80138c2 <tcp_receive+0xed6>
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	7d1b      	ldrb	r3, [r3, #20]
 8012f04:	2b06      	cmp	r3, #6
 8012f06:	f200 84dc 	bhi.w	80138c2 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012f0e:	4b30      	ldr	r3, [pc, #192]	; (8012fd0 <tcp_receive+0x5e4>)
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	1ad3      	subs	r3, r2, r3
 8012f14:	3b01      	subs	r3, #1
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	f2c0 808e 	blt.w	8013038 <tcp_receive+0x64c>
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012f20:	4b2a      	ldr	r3, [pc, #168]	; (8012fcc <tcp_receive+0x5e0>)
 8012f22:	881b      	ldrh	r3, [r3, #0]
 8012f24:	4619      	mov	r1, r3
 8012f26:	4b2a      	ldr	r3, [pc, #168]	; (8012fd0 <tcp_receive+0x5e4>)
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	440b      	add	r3, r1
 8012f2c:	1ad3      	subs	r3, r2, r3
 8012f2e:	3301      	adds	r3, #1
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	f300 8081 	bgt.w	8013038 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8012f36:	4b27      	ldr	r3, [pc, #156]	; (8012fd4 <tcp_receive+0x5e8>)
 8012f38:	685b      	ldr	r3, [r3, #4]
 8012f3a:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012f40:	4b23      	ldr	r3, [pc, #140]	; (8012fd0 <tcp_receive+0x5e4>)
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	1ad3      	subs	r3, r2, r3
 8012f46:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8012f48:	4b22      	ldr	r3, [pc, #136]	; (8012fd4 <tcp_receive+0x5e8>)
 8012f4a:	685b      	ldr	r3, [r3, #4]
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	d106      	bne.n	8012f5e <tcp_receive+0x572>
 8012f50:	4b21      	ldr	r3, [pc, #132]	; (8012fd8 <tcp_receive+0x5ec>)
 8012f52:	f240 5294 	movw	r2, #1428	; 0x594
 8012f56:	4921      	ldr	r1, [pc, #132]	; (8012fdc <tcp_receive+0x5f0>)
 8012f58:	4821      	ldr	r0, [pc, #132]	; (8012fe0 <tcp_receive+0x5f4>)
 8012f5a:	f006 fb25 	bl	80195a8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8012f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f60:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8012f64:	4293      	cmp	r3, r2
 8012f66:	d906      	bls.n	8012f76 <tcp_receive+0x58a>
 8012f68:	4b1b      	ldr	r3, [pc, #108]	; (8012fd8 <tcp_receive+0x5ec>)
 8012f6a:	f240 5295 	movw	r2, #1429	; 0x595
 8012f6e:	491d      	ldr	r1, [pc, #116]	; (8012fe4 <tcp_receive+0x5f8>)
 8012f70:	481b      	ldr	r0, [pc, #108]	; (8012fe0 <tcp_receive+0x5f4>)
 8012f72:	f006 fb19 	bl	80195a8 <iprintf>
      off = (u16_t)off32;
 8012f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f78:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8012f7c:	4b15      	ldr	r3, [pc, #84]	; (8012fd4 <tcp_receive+0x5e8>)
 8012f7e:	685b      	ldr	r3, [r3, #4]
 8012f80:	891b      	ldrh	r3, [r3, #8]
 8012f82:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012f86:	429a      	cmp	r2, r3
 8012f88:	d906      	bls.n	8012f98 <tcp_receive+0x5ac>
 8012f8a:	4b13      	ldr	r3, [pc, #76]	; (8012fd8 <tcp_receive+0x5ec>)
 8012f8c:	f240 5297 	movw	r2, #1431	; 0x597
 8012f90:	4915      	ldr	r1, [pc, #84]	; (8012fe8 <tcp_receive+0x5fc>)
 8012f92:	4813      	ldr	r0, [pc, #76]	; (8012fe0 <tcp_receive+0x5f4>)
 8012f94:	f006 fb08 	bl	80195a8 <iprintf>
      inseg.len -= off;
 8012f98:	4b0e      	ldr	r3, [pc, #56]	; (8012fd4 <tcp_receive+0x5e8>)
 8012f9a:	891a      	ldrh	r2, [r3, #8]
 8012f9c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012fa0:	1ad3      	subs	r3, r2, r3
 8012fa2:	b29a      	uxth	r2, r3
 8012fa4:	4b0b      	ldr	r3, [pc, #44]	; (8012fd4 <tcp_receive+0x5e8>)
 8012fa6:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8012fa8:	4b0a      	ldr	r3, [pc, #40]	; (8012fd4 <tcp_receive+0x5e8>)
 8012faa:	685b      	ldr	r3, [r3, #4]
 8012fac:	891a      	ldrh	r2, [r3, #8]
 8012fae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8012fb2:	1ad3      	subs	r3, r2, r3
 8012fb4:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8012fb6:	e029      	b.n	801300c <tcp_receive+0x620>
 8012fb8:	0801d308 	.word	0x0801d308
 8012fbc:	0801d310 	.word	0x0801d310
 8012fc0:	200002bc 	.word	0x200002bc
 8012fc4:	200002b8 	.word	0x200002b8
 8012fc8:	2001838c 	.word	0x2001838c
 8012fcc:	200002be 	.word	0x200002be
 8012fd0:	200002b4 	.word	0x200002b4
 8012fd4:	20000294 	.word	0x20000294
 8012fd8:	0801cfa0 	.word	0x0801cfa0
 8012fdc:	0801d318 	.word	0x0801d318
 8012fe0:	0801cfec 	.word	0x0801cfec
 8012fe4:	0801d328 	.word	0x0801d328
 8012fe8:	0801d338 	.word	0x0801d338
        off -= p->len;
 8012fec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012fee:	895b      	ldrh	r3, [r3, #10]
 8012ff0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012ff4:	1ad3      	subs	r3, r2, r3
 8012ff6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8012ffa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012ffc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012ffe:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8013000:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013002:	2200      	movs	r2, #0
 8013004:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8013006:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 801300c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801300e:	895b      	ldrh	r3, [r3, #10]
 8013010:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013014:	429a      	cmp	r2, r3
 8013016:	d8e9      	bhi.n	8012fec <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8013018:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801301c:	4619      	mov	r1, r3
 801301e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8013020:	f7fc f8e0 	bl	800f1e4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013028:	4a91      	ldr	r2, [pc, #580]	; (8013270 <tcp_receive+0x884>)
 801302a:	6013      	str	r3, [r2, #0]
 801302c:	4b91      	ldr	r3, [pc, #580]	; (8013274 <tcp_receive+0x888>)
 801302e:	68db      	ldr	r3, [r3, #12]
 8013030:	4a8f      	ldr	r2, [pc, #572]	; (8013270 <tcp_receive+0x884>)
 8013032:	6812      	ldr	r2, [r2, #0]
 8013034:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013036:	e00d      	b.n	8013054 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8013038:	4b8d      	ldr	r3, [pc, #564]	; (8013270 <tcp_receive+0x884>)
 801303a:	681a      	ldr	r2, [r3, #0]
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013040:	1ad3      	subs	r3, r2, r3
 8013042:	2b00      	cmp	r3, #0
 8013044:	da06      	bge.n	8013054 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	8b5b      	ldrh	r3, [r3, #26]
 801304a:	f043 0302 	orr.w	r3, r3, #2
 801304e:	b29a      	uxth	r2, r3
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013054:	4b86      	ldr	r3, [pc, #536]	; (8013270 <tcp_receive+0x884>)
 8013056:	681a      	ldr	r2, [r3, #0]
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801305c:	1ad3      	subs	r3, r2, r3
 801305e:	2b00      	cmp	r3, #0
 8013060:	f2c0 842a 	blt.w	80138b8 <tcp_receive+0xecc>
 8013064:	4b82      	ldr	r3, [pc, #520]	; (8013270 <tcp_receive+0x884>)
 8013066:	681a      	ldr	r2, [r3, #0]
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801306c:	6879      	ldr	r1, [r7, #4]
 801306e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013070:	440b      	add	r3, r1
 8013072:	1ad3      	subs	r3, r2, r3
 8013074:	3301      	adds	r3, #1
 8013076:	2b00      	cmp	r3, #0
 8013078:	f300 841e 	bgt.w	80138b8 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013080:	4b7b      	ldr	r3, [pc, #492]	; (8013270 <tcp_receive+0x884>)
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	429a      	cmp	r2, r3
 8013086:	f040 829a 	bne.w	80135be <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801308a:	4b7a      	ldr	r3, [pc, #488]	; (8013274 <tcp_receive+0x888>)
 801308c:	891c      	ldrh	r4, [r3, #8]
 801308e:	4b79      	ldr	r3, [pc, #484]	; (8013274 <tcp_receive+0x888>)
 8013090:	68db      	ldr	r3, [r3, #12]
 8013092:	899b      	ldrh	r3, [r3, #12]
 8013094:	b29b      	uxth	r3, r3
 8013096:	4618      	mov	r0, r3
 8013098:	f7fa fe67 	bl	800dd6a <lwip_htons>
 801309c:	4603      	mov	r3, r0
 801309e:	b2db      	uxtb	r3, r3
 80130a0:	f003 0303 	and.w	r3, r3, #3
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d001      	beq.n	80130ac <tcp_receive+0x6c0>
 80130a8:	2301      	movs	r3, #1
 80130aa:	e000      	b.n	80130ae <tcp_receive+0x6c2>
 80130ac:	2300      	movs	r3, #0
 80130ae:	4423      	add	r3, r4
 80130b0:	b29a      	uxth	r2, r3
 80130b2:	4b71      	ldr	r3, [pc, #452]	; (8013278 <tcp_receive+0x88c>)
 80130b4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80130ba:	4b6f      	ldr	r3, [pc, #444]	; (8013278 <tcp_receive+0x88c>)
 80130bc:	881b      	ldrh	r3, [r3, #0]
 80130be:	429a      	cmp	r2, r3
 80130c0:	d275      	bcs.n	80131ae <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80130c2:	4b6c      	ldr	r3, [pc, #432]	; (8013274 <tcp_receive+0x888>)
 80130c4:	68db      	ldr	r3, [r3, #12]
 80130c6:	899b      	ldrh	r3, [r3, #12]
 80130c8:	b29b      	uxth	r3, r3
 80130ca:	4618      	mov	r0, r3
 80130cc:	f7fa fe4d 	bl	800dd6a <lwip_htons>
 80130d0:	4603      	mov	r3, r0
 80130d2:	b2db      	uxtb	r3, r3
 80130d4:	f003 0301 	and.w	r3, r3, #1
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d01f      	beq.n	801311c <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80130dc:	4b65      	ldr	r3, [pc, #404]	; (8013274 <tcp_receive+0x888>)
 80130de:	68db      	ldr	r3, [r3, #12]
 80130e0:	899b      	ldrh	r3, [r3, #12]
 80130e2:	b29b      	uxth	r3, r3
 80130e4:	b21b      	sxth	r3, r3
 80130e6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80130ea:	b21c      	sxth	r4, r3
 80130ec:	4b61      	ldr	r3, [pc, #388]	; (8013274 <tcp_receive+0x888>)
 80130ee:	68db      	ldr	r3, [r3, #12]
 80130f0:	899b      	ldrh	r3, [r3, #12]
 80130f2:	b29b      	uxth	r3, r3
 80130f4:	4618      	mov	r0, r3
 80130f6:	f7fa fe38 	bl	800dd6a <lwip_htons>
 80130fa:	4603      	mov	r3, r0
 80130fc:	b2db      	uxtb	r3, r3
 80130fe:	b29b      	uxth	r3, r3
 8013100:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8013104:	b29b      	uxth	r3, r3
 8013106:	4618      	mov	r0, r3
 8013108:	f7fa fe2f 	bl	800dd6a <lwip_htons>
 801310c:	4603      	mov	r3, r0
 801310e:	b21b      	sxth	r3, r3
 8013110:	4323      	orrs	r3, r4
 8013112:	b21a      	sxth	r2, r3
 8013114:	4b57      	ldr	r3, [pc, #348]	; (8013274 <tcp_receive+0x888>)
 8013116:	68db      	ldr	r3, [r3, #12]
 8013118:	b292      	uxth	r2, r2
 801311a:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013120:	4b54      	ldr	r3, [pc, #336]	; (8013274 <tcp_receive+0x888>)
 8013122:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8013124:	4b53      	ldr	r3, [pc, #332]	; (8013274 <tcp_receive+0x888>)
 8013126:	68db      	ldr	r3, [r3, #12]
 8013128:	899b      	ldrh	r3, [r3, #12]
 801312a:	b29b      	uxth	r3, r3
 801312c:	4618      	mov	r0, r3
 801312e:	f7fa fe1c 	bl	800dd6a <lwip_htons>
 8013132:	4603      	mov	r3, r0
 8013134:	b2db      	uxtb	r3, r3
 8013136:	f003 0302 	and.w	r3, r3, #2
 801313a:	2b00      	cmp	r3, #0
 801313c:	d005      	beq.n	801314a <tcp_receive+0x75e>
            inseg.len -= 1;
 801313e:	4b4d      	ldr	r3, [pc, #308]	; (8013274 <tcp_receive+0x888>)
 8013140:	891b      	ldrh	r3, [r3, #8]
 8013142:	3b01      	subs	r3, #1
 8013144:	b29a      	uxth	r2, r3
 8013146:	4b4b      	ldr	r3, [pc, #300]	; (8013274 <tcp_receive+0x888>)
 8013148:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801314a:	4b4a      	ldr	r3, [pc, #296]	; (8013274 <tcp_receive+0x888>)
 801314c:	685b      	ldr	r3, [r3, #4]
 801314e:	4a49      	ldr	r2, [pc, #292]	; (8013274 <tcp_receive+0x888>)
 8013150:	8912      	ldrh	r2, [r2, #8]
 8013152:	4611      	mov	r1, r2
 8013154:	4618      	mov	r0, r3
 8013156:	f7fb ff45 	bl	800efe4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801315a:	4b46      	ldr	r3, [pc, #280]	; (8013274 <tcp_receive+0x888>)
 801315c:	891c      	ldrh	r4, [r3, #8]
 801315e:	4b45      	ldr	r3, [pc, #276]	; (8013274 <tcp_receive+0x888>)
 8013160:	68db      	ldr	r3, [r3, #12]
 8013162:	899b      	ldrh	r3, [r3, #12]
 8013164:	b29b      	uxth	r3, r3
 8013166:	4618      	mov	r0, r3
 8013168:	f7fa fdff 	bl	800dd6a <lwip_htons>
 801316c:	4603      	mov	r3, r0
 801316e:	b2db      	uxtb	r3, r3
 8013170:	f003 0303 	and.w	r3, r3, #3
 8013174:	2b00      	cmp	r3, #0
 8013176:	d001      	beq.n	801317c <tcp_receive+0x790>
 8013178:	2301      	movs	r3, #1
 801317a:	e000      	b.n	801317e <tcp_receive+0x792>
 801317c:	2300      	movs	r3, #0
 801317e:	4423      	add	r3, r4
 8013180:	b29a      	uxth	r2, r3
 8013182:	4b3d      	ldr	r3, [pc, #244]	; (8013278 <tcp_receive+0x88c>)
 8013184:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8013186:	4b3c      	ldr	r3, [pc, #240]	; (8013278 <tcp_receive+0x88c>)
 8013188:	881b      	ldrh	r3, [r3, #0]
 801318a:	461a      	mov	r2, r3
 801318c:	4b38      	ldr	r3, [pc, #224]	; (8013270 <tcp_receive+0x884>)
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	441a      	add	r2, r3
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013196:	6879      	ldr	r1, [r7, #4]
 8013198:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801319a:	440b      	add	r3, r1
 801319c:	429a      	cmp	r2, r3
 801319e:	d006      	beq.n	80131ae <tcp_receive+0x7c2>
 80131a0:	4b36      	ldr	r3, [pc, #216]	; (801327c <tcp_receive+0x890>)
 80131a2:	f240 52cb 	movw	r2, #1483	; 0x5cb
 80131a6:	4936      	ldr	r1, [pc, #216]	; (8013280 <tcp_receive+0x894>)
 80131a8:	4836      	ldr	r0, [pc, #216]	; (8013284 <tcp_receive+0x898>)
 80131aa:	f006 f9fd 	bl	80195a8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	f000 80e7 	beq.w	8013386 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80131b8:	4b2e      	ldr	r3, [pc, #184]	; (8013274 <tcp_receive+0x888>)
 80131ba:	68db      	ldr	r3, [r3, #12]
 80131bc:	899b      	ldrh	r3, [r3, #12]
 80131be:	b29b      	uxth	r3, r3
 80131c0:	4618      	mov	r0, r3
 80131c2:	f7fa fdd2 	bl	800dd6a <lwip_htons>
 80131c6:	4603      	mov	r3, r0
 80131c8:	b2db      	uxtb	r3, r3
 80131ca:	f003 0301 	and.w	r3, r3, #1
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d010      	beq.n	80131f4 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80131d2:	e00a      	b.n	80131ea <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80131d8:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80131de:	681a      	ldr	r2, [r3, #0]
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80131e4:	68f8      	ldr	r0, [r7, #12]
 80131e6:	f7fd fce6 	bl	8010bb6 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d1f0      	bne.n	80131d4 <tcp_receive+0x7e8>
 80131f2:	e0c8      	b.n	8013386 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80131f8:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80131fa:	e052      	b.n	80132a2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80131fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80131fe:	68db      	ldr	r3, [r3, #12]
 8013200:	899b      	ldrh	r3, [r3, #12]
 8013202:	b29b      	uxth	r3, r3
 8013204:	4618      	mov	r0, r3
 8013206:	f7fa fdb0 	bl	800dd6a <lwip_htons>
 801320a:	4603      	mov	r3, r0
 801320c:	b2db      	uxtb	r3, r3
 801320e:	f003 0301 	and.w	r3, r3, #1
 8013212:	2b00      	cmp	r3, #0
 8013214:	d03d      	beq.n	8013292 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8013216:	4b17      	ldr	r3, [pc, #92]	; (8013274 <tcp_receive+0x888>)
 8013218:	68db      	ldr	r3, [r3, #12]
 801321a:	899b      	ldrh	r3, [r3, #12]
 801321c:	b29b      	uxth	r3, r3
 801321e:	4618      	mov	r0, r3
 8013220:	f7fa fda3 	bl	800dd6a <lwip_htons>
 8013224:	4603      	mov	r3, r0
 8013226:	b2db      	uxtb	r3, r3
 8013228:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801322c:	2b00      	cmp	r3, #0
 801322e:	d130      	bne.n	8013292 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8013230:	4b10      	ldr	r3, [pc, #64]	; (8013274 <tcp_receive+0x888>)
 8013232:	68db      	ldr	r3, [r3, #12]
 8013234:	899b      	ldrh	r3, [r3, #12]
 8013236:	b29c      	uxth	r4, r3
 8013238:	2001      	movs	r0, #1
 801323a:	f7fa fd96 	bl	800dd6a <lwip_htons>
 801323e:	4603      	mov	r3, r0
 8013240:	461a      	mov	r2, r3
 8013242:	4b0c      	ldr	r3, [pc, #48]	; (8013274 <tcp_receive+0x888>)
 8013244:	68db      	ldr	r3, [r3, #12]
 8013246:	4322      	orrs	r2, r4
 8013248:	b292      	uxth	r2, r2
 801324a:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801324c:	4b09      	ldr	r3, [pc, #36]	; (8013274 <tcp_receive+0x888>)
 801324e:	891c      	ldrh	r4, [r3, #8]
 8013250:	4b08      	ldr	r3, [pc, #32]	; (8013274 <tcp_receive+0x888>)
 8013252:	68db      	ldr	r3, [r3, #12]
 8013254:	899b      	ldrh	r3, [r3, #12]
 8013256:	b29b      	uxth	r3, r3
 8013258:	4618      	mov	r0, r3
 801325a:	f7fa fd86 	bl	800dd6a <lwip_htons>
 801325e:	4603      	mov	r3, r0
 8013260:	b2db      	uxtb	r3, r3
 8013262:	f003 0303 	and.w	r3, r3, #3
 8013266:	2b00      	cmp	r3, #0
 8013268:	d00e      	beq.n	8013288 <tcp_receive+0x89c>
 801326a:	2301      	movs	r3, #1
 801326c:	e00d      	b.n	801328a <tcp_receive+0x89e>
 801326e:	bf00      	nop
 8013270:	200002b4 	.word	0x200002b4
 8013274:	20000294 	.word	0x20000294
 8013278:	200002be 	.word	0x200002be
 801327c:	0801cfa0 	.word	0x0801cfa0
 8013280:	0801d348 	.word	0x0801d348
 8013284:	0801cfec 	.word	0x0801cfec
 8013288:	2300      	movs	r3, #0
 801328a:	4423      	add	r3, r4
 801328c:	b29a      	uxth	r2, r3
 801328e:	4b98      	ldr	r3, [pc, #608]	; (80134f0 <tcp_receive+0xb04>)
 8013290:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8013292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013294:	613b      	str	r3, [r7, #16]
              next = next->next;
 8013296:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 801329c:	6938      	ldr	r0, [r7, #16]
 801329e:	f7fd fc8a 	bl	8010bb6 <tcp_seg_free>
            while (next &&
 80132a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d00e      	beq.n	80132c6 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80132a8:	4b91      	ldr	r3, [pc, #580]	; (80134f0 <tcp_receive+0xb04>)
 80132aa:	881b      	ldrh	r3, [r3, #0]
 80132ac:	461a      	mov	r2, r3
 80132ae:	4b91      	ldr	r3, [pc, #580]	; (80134f4 <tcp_receive+0xb08>)
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	441a      	add	r2, r3
 80132b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80132b6:	68db      	ldr	r3, [r3, #12]
 80132b8:	685b      	ldr	r3, [r3, #4]
 80132ba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80132bc:	8909      	ldrh	r1, [r1, #8]
 80132be:	440b      	add	r3, r1
 80132c0:	1ad3      	subs	r3, r2, r3
            while (next &&
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	da9a      	bge.n	80131fc <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80132c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d059      	beq.n	8013380 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80132cc:	4b88      	ldr	r3, [pc, #544]	; (80134f0 <tcp_receive+0xb04>)
 80132ce:	881b      	ldrh	r3, [r3, #0]
 80132d0:	461a      	mov	r2, r3
 80132d2:	4b88      	ldr	r3, [pc, #544]	; (80134f4 <tcp_receive+0xb08>)
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	441a      	add	r2, r3
 80132d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80132da:	68db      	ldr	r3, [r3, #12]
 80132dc:	685b      	ldr	r3, [r3, #4]
 80132de:	1ad3      	subs	r3, r2, r3
            if (next &&
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	dd4d      	ble.n	8013380 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80132e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80132e6:	68db      	ldr	r3, [r3, #12]
 80132e8:	685b      	ldr	r3, [r3, #4]
 80132ea:	b29a      	uxth	r2, r3
 80132ec:	4b81      	ldr	r3, [pc, #516]	; (80134f4 <tcp_receive+0xb08>)
 80132ee:	681b      	ldr	r3, [r3, #0]
 80132f0:	b29b      	uxth	r3, r3
 80132f2:	1ad3      	subs	r3, r2, r3
 80132f4:	b29a      	uxth	r2, r3
 80132f6:	4b80      	ldr	r3, [pc, #512]	; (80134f8 <tcp_receive+0xb0c>)
 80132f8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80132fa:	4b7f      	ldr	r3, [pc, #508]	; (80134f8 <tcp_receive+0xb0c>)
 80132fc:	68db      	ldr	r3, [r3, #12]
 80132fe:	899b      	ldrh	r3, [r3, #12]
 8013300:	b29b      	uxth	r3, r3
 8013302:	4618      	mov	r0, r3
 8013304:	f7fa fd31 	bl	800dd6a <lwip_htons>
 8013308:	4603      	mov	r3, r0
 801330a:	b2db      	uxtb	r3, r3
 801330c:	f003 0302 	and.w	r3, r3, #2
 8013310:	2b00      	cmp	r3, #0
 8013312:	d005      	beq.n	8013320 <tcp_receive+0x934>
                inseg.len -= 1;
 8013314:	4b78      	ldr	r3, [pc, #480]	; (80134f8 <tcp_receive+0xb0c>)
 8013316:	891b      	ldrh	r3, [r3, #8]
 8013318:	3b01      	subs	r3, #1
 801331a:	b29a      	uxth	r2, r3
 801331c:	4b76      	ldr	r3, [pc, #472]	; (80134f8 <tcp_receive+0xb0c>)
 801331e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8013320:	4b75      	ldr	r3, [pc, #468]	; (80134f8 <tcp_receive+0xb0c>)
 8013322:	685b      	ldr	r3, [r3, #4]
 8013324:	4a74      	ldr	r2, [pc, #464]	; (80134f8 <tcp_receive+0xb0c>)
 8013326:	8912      	ldrh	r2, [r2, #8]
 8013328:	4611      	mov	r1, r2
 801332a:	4618      	mov	r0, r3
 801332c:	f7fb fe5a 	bl	800efe4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8013330:	4b71      	ldr	r3, [pc, #452]	; (80134f8 <tcp_receive+0xb0c>)
 8013332:	891c      	ldrh	r4, [r3, #8]
 8013334:	4b70      	ldr	r3, [pc, #448]	; (80134f8 <tcp_receive+0xb0c>)
 8013336:	68db      	ldr	r3, [r3, #12]
 8013338:	899b      	ldrh	r3, [r3, #12]
 801333a:	b29b      	uxth	r3, r3
 801333c:	4618      	mov	r0, r3
 801333e:	f7fa fd14 	bl	800dd6a <lwip_htons>
 8013342:	4603      	mov	r3, r0
 8013344:	b2db      	uxtb	r3, r3
 8013346:	f003 0303 	and.w	r3, r3, #3
 801334a:	2b00      	cmp	r3, #0
 801334c:	d001      	beq.n	8013352 <tcp_receive+0x966>
 801334e:	2301      	movs	r3, #1
 8013350:	e000      	b.n	8013354 <tcp_receive+0x968>
 8013352:	2300      	movs	r3, #0
 8013354:	4423      	add	r3, r4
 8013356:	b29a      	uxth	r2, r3
 8013358:	4b65      	ldr	r3, [pc, #404]	; (80134f0 <tcp_receive+0xb04>)
 801335a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801335c:	4b64      	ldr	r3, [pc, #400]	; (80134f0 <tcp_receive+0xb04>)
 801335e:	881b      	ldrh	r3, [r3, #0]
 8013360:	461a      	mov	r2, r3
 8013362:	4b64      	ldr	r3, [pc, #400]	; (80134f4 <tcp_receive+0xb08>)
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	441a      	add	r2, r3
 8013368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801336a:	68db      	ldr	r3, [r3, #12]
 801336c:	685b      	ldr	r3, [r3, #4]
 801336e:	429a      	cmp	r2, r3
 8013370:	d006      	beq.n	8013380 <tcp_receive+0x994>
 8013372:	4b62      	ldr	r3, [pc, #392]	; (80134fc <tcp_receive+0xb10>)
 8013374:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8013378:	4961      	ldr	r1, [pc, #388]	; (8013500 <tcp_receive+0xb14>)
 801337a:	4862      	ldr	r0, [pc, #392]	; (8013504 <tcp_receive+0xb18>)
 801337c:	f006 f914 	bl	80195a8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8013384:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8013386:	4b5a      	ldr	r3, [pc, #360]	; (80134f0 <tcp_receive+0xb04>)
 8013388:	881b      	ldrh	r3, [r3, #0]
 801338a:	461a      	mov	r2, r3
 801338c:	4b59      	ldr	r3, [pc, #356]	; (80134f4 <tcp_receive+0xb08>)
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	441a      	add	r2, r3
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801339a:	4b55      	ldr	r3, [pc, #340]	; (80134f0 <tcp_receive+0xb04>)
 801339c:	881b      	ldrh	r3, [r3, #0]
 801339e:	429a      	cmp	r2, r3
 80133a0:	d206      	bcs.n	80133b0 <tcp_receive+0x9c4>
 80133a2:	4b56      	ldr	r3, [pc, #344]	; (80134fc <tcp_receive+0xb10>)
 80133a4:	f240 6207 	movw	r2, #1543	; 0x607
 80133a8:	4957      	ldr	r1, [pc, #348]	; (8013508 <tcp_receive+0xb1c>)
 80133aa:	4856      	ldr	r0, [pc, #344]	; (8013504 <tcp_receive+0xb18>)
 80133ac:	f006 f8fc 	bl	80195a8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80133b4:	4b4e      	ldr	r3, [pc, #312]	; (80134f0 <tcp_receive+0xb04>)
 80133b6:	881b      	ldrh	r3, [r3, #0]
 80133b8:	1ad3      	subs	r3, r2, r3
 80133ba:	b29a      	uxth	r2, r3
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80133c0:	6878      	ldr	r0, [r7, #4]
 80133c2:	f7fc fdbb 	bl	800ff3c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80133c6:	4b4c      	ldr	r3, [pc, #304]	; (80134f8 <tcp_receive+0xb0c>)
 80133c8:	685b      	ldr	r3, [r3, #4]
 80133ca:	891b      	ldrh	r3, [r3, #8]
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d006      	beq.n	80133de <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80133d0:	4b49      	ldr	r3, [pc, #292]	; (80134f8 <tcp_receive+0xb0c>)
 80133d2:	685b      	ldr	r3, [r3, #4]
 80133d4:	4a4d      	ldr	r2, [pc, #308]	; (801350c <tcp_receive+0xb20>)
 80133d6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80133d8:	4b47      	ldr	r3, [pc, #284]	; (80134f8 <tcp_receive+0xb0c>)
 80133da:	2200      	movs	r2, #0
 80133dc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80133de:	4b46      	ldr	r3, [pc, #280]	; (80134f8 <tcp_receive+0xb0c>)
 80133e0:	68db      	ldr	r3, [r3, #12]
 80133e2:	899b      	ldrh	r3, [r3, #12]
 80133e4:	b29b      	uxth	r3, r3
 80133e6:	4618      	mov	r0, r3
 80133e8:	f7fa fcbf 	bl	800dd6a <lwip_htons>
 80133ec:	4603      	mov	r3, r0
 80133ee:	b2db      	uxtb	r3, r3
 80133f0:	f003 0301 	and.w	r3, r3, #1
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	f000 80b8 	beq.w	801356a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80133fa:	4b45      	ldr	r3, [pc, #276]	; (8013510 <tcp_receive+0xb24>)
 80133fc:	781b      	ldrb	r3, [r3, #0]
 80133fe:	f043 0320 	orr.w	r3, r3, #32
 8013402:	b2da      	uxtb	r2, r3
 8013404:	4b42      	ldr	r3, [pc, #264]	; (8013510 <tcp_receive+0xb24>)
 8013406:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8013408:	e0af      	b.n	801356a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801340e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013414:	68db      	ldr	r3, [r3, #12]
 8013416:	685b      	ldr	r3, [r3, #4]
 8013418:	4a36      	ldr	r2, [pc, #216]	; (80134f4 <tcp_receive+0xb08>)
 801341a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801341c:	68bb      	ldr	r3, [r7, #8]
 801341e:	891b      	ldrh	r3, [r3, #8]
 8013420:	461c      	mov	r4, r3
 8013422:	68bb      	ldr	r3, [r7, #8]
 8013424:	68db      	ldr	r3, [r3, #12]
 8013426:	899b      	ldrh	r3, [r3, #12]
 8013428:	b29b      	uxth	r3, r3
 801342a:	4618      	mov	r0, r3
 801342c:	f7fa fc9d 	bl	800dd6a <lwip_htons>
 8013430:	4603      	mov	r3, r0
 8013432:	b2db      	uxtb	r3, r3
 8013434:	f003 0303 	and.w	r3, r3, #3
 8013438:	2b00      	cmp	r3, #0
 801343a:	d001      	beq.n	8013440 <tcp_receive+0xa54>
 801343c:	2301      	movs	r3, #1
 801343e:	e000      	b.n	8013442 <tcp_receive+0xa56>
 8013440:	2300      	movs	r3, #0
 8013442:	191a      	adds	r2, r3, r4
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013448:	441a      	add	r2, r3
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013452:	461c      	mov	r4, r3
 8013454:	68bb      	ldr	r3, [r7, #8]
 8013456:	891b      	ldrh	r3, [r3, #8]
 8013458:	461d      	mov	r5, r3
 801345a:	68bb      	ldr	r3, [r7, #8]
 801345c:	68db      	ldr	r3, [r3, #12]
 801345e:	899b      	ldrh	r3, [r3, #12]
 8013460:	b29b      	uxth	r3, r3
 8013462:	4618      	mov	r0, r3
 8013464:	f7fa fc81 	bl	800dd6a <lwip_htons>
 8013468:	4603      	mov	r3, r0
 801346a:	b2db      	uxtb	r3, r3
 801346c:	f003 0303 	and.w	r3, r3, #3
 8013470:	2b00      	cmp	r3, #0
 8013472:	d001      	beq.n	8013478 <tcp_receive+0xa8c>
 8013474:	2301      	movs	r3, #1
 8013476:	e000      	b.n	801347a <tcp_receive+0xa8e>
 8013478:	2300      	movs	r3, #0
 801347a:	442b      	add	r3, r5
 801347c:	429c      	cmp	r4, r3
 801347e:	d206      	bcs.n	801348e <tcp_receive+0xaa2>
 8013480:	4b1e      	ldr	r3, [pc, #120]	; (80134fc <tcp_receive+0xb10>)
 8013482:	f240 622b 	movw	r2, #1579	; 0x62b
 8013486:	4923      	ldr	r1, [pc, #140]	; (8013514 <tcp_receive+0xb28>)
 8013488:	481e      	ldr	r0, [pc, #120]	; (8013504 <tcp_receive+0xb18>)
 801348a:	f006 f88d 	bl	80195a8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801348e:	68bb      	ldr	r3, [r7, #8]
 8013490:	891b      	ldrh	r3, [r3, #8]
 8013492:	461c      	mov	r4, r3
 8013494:	68bb      	ldr	r3, [r7, #8]
 8013496:	68db      	ldr	r3, [r3, #12]
 8013498:	899b      	ldrh	r3, [r3, #12]
 801349a:	b29b      	uxth	r3, r3
 801349c:	4618      	mov	r0, r3
 801349e:	f7fa fc64 	bl	800dd6a <lwip_htons>
 80134a2:	4603      	mov	r3, r0
 80134a4:	b2db      	uxtb	r3, r3
 80134a6:	f003 0303 	and.w	r3, r3, #3
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d001      	beq.n	80134b2 <tcp_receive+0xac6>
 80134ae:	2301      	movs	r3, #1
 80134b0:	e000      	b.n	80134b4 <tcp_receive+0xac8>
 80134b2:	2300      	movs	r3, #0
 80134b4:	1919      	adds	r1, r3, r4
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80134ba:	b28b      	uxth	r3, r1
 80134bc:	1ad3      	subs	r3, r2, r3
 80134be:	b29a      	uxth	r2, r3
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80134c4:	6878      	ldr	r0, [r7, #4]
 80134c6:	f7fc fd39 	bl	800ff3c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80134ca:	68bb      	ldr	r3, [r7, #8]
 80134cc:	685b      	ldr	r3, [r3, #4]
 80134ce:	891b      	ldrh	r3, [r3, #8]
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d028      	beq.n	8013526 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80134d4:	4b0d      	ldr	r3, [pc, #52]	; (801350c <tcp_receive+0xb20>)
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d01d      	beq.n	8013518 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80134dc:	4b0b      	ldr	r3, [pc, #44]	; (801350c <tcp_receive+0xb20>)
 80134de:	681a      	ldr	r2, [r3, #0]
 80134e0:	68bb      	ldr	r3, [r7, #8]
 80134e2:	685b      	ldr	r3, [r3, #4]
 80134e4:	4619      	mov	r1, r3
 80134e6:	4610      	mov	r0, r2
 80134e8:	f7fb ffc4 	bl	800f474 <pbuf_cat>
 80134ec:	e018      	b.n	8013520 <tcp_receive+0xb34>
 80134ee:	bf00      	nop
 80134f0:	200002be 	.word	0x200002be
 80134f4:	200002b4 	.word	0x200002b4
 80134f8:	20000294 	.word	0x20000294
 80134fc:	0801cfa0 	.word	0x0801cfa0
 8013500:	0801d380 	.word	0x0801d380
 8013504:	0801cfec 	.word	0x0801cfec
 8013508:	0801d3bc 	.word	0x0801d3bc
 801350c:	200002c4 	.word	0x200002c4
 8013510:	200002c1 	.word	0x200002c1
 8013514:	0801d3dc 	.word	0x0801d3dc
            } else {
              recv_data = cseg->p;
 8013518:	68bb      	ldr	r3, [r7, #8]
 801351a:	685b      	ldr	r3, [r3, #4]
 801351c:	4a70      	ldr	r2, [pc, #448]	; (80136e0 <tcp_receive+0xcf4>)
 801351e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8013520:	68bb      	ldr	r3, [r7, #8]
 8013522:	2200      	movs	r2, #0
 8013524:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013526:	68bb      	ldr	r3, [r7, #8]
 8013528:	68db      	ldr	r3, [r3, #12]
 801352a:	899b      	ldrh	r3, [r3, #12]
 801352c:	b29b      	uxth	r3, r3
 801352e:	4618      	mov	r0, r3
 8013530:	f7fa fc1b 	bl	800dd6a <lwip_htons>
 8013534:	4603      	mov	r3, r0
 8013536:	b2db      	uxtb	r3, r3
 8013538:	f003 0301 	and.w	r3, r3, #1
 801353c:	2b00      	cmp	r3, #0
 801353e:	d00d      	beq.n	801355c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8013540:	4b68      	ldr	r3, [pc, #416]	; (80136e4 <tcp_receive+0xcf8>)
 8013542:	781b      	ldrb	r3, [r3, #0]
 8013544:	f043 0320 	orr.w	r3, r3, #32
 8013548:	b2da      	uxtb	r2, r3
 801354a:	4b66      	ldr	r3, [pc, #408]	; (80136e4 <tcp_receive+0xcf8>)
 801354c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	7d1b      	ldrb	r3, [r3, #20]
 8013552:	2b04      	cmp	r3, #4
 8013554:	d102      	bne.n	801355c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	2207      	movs	r2, #7
 801355a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801355c:	68bb      	ldr	r3, [r7, #8]
 801355e:	681a      	ldr	r2, [r3, #0]
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8013564:	68b8      	ldr	r0, [r7, #8]
 8013566:	f7fd fb26 	bl	8010bb6 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801356e:	2b00      	cmp	r3, #0
 8013570:	d008      	beq.n	8013584 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013576:	68db      	ldr	r3, [r3, #12]
 8013578:	685a      	ldr	r2, [r3, #4]
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801357e:	429a      	cmp	r2, r3
 8013580:	f43f af43 	beq.w	801340a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	8b5b      	ldrh	r3, [r3, #26]
 8013588:	f003 0301 	and.w	r3, r3, #1
 801358c:	2b00      	cmp	r3, #0
 801358e:	d00e      	beq.n	80135ae <tcp_receive+0xbc2>
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	8b5b      	ldrh	r3, [r3, #26]
 8013594:	f023 0301 	bic.w	r3, r3, #1
 8013598:	b29a      	uxth	r2, r3
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	835a      	strh	r2, [r3, #26]
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	8b5b      	ldrh	r3, [r3, #26]
 80135a2:	f043 0302 	orr.w	r3, r3, #2
 80135a6:	b29a      	uxth	r2, r3
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80135ac:	e188      	b.n	80138c0 <tcp_receive+0xed4>
        tcp_ack(pcb);
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	8b5b      	ldrh	r3, [r3, #26]
 80135b2:	f043 0301 	orr.w	r3, r3, #1
 80135b6:	b29a      	uxth	r2, r3
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80135bc:	e180      	b.n	80138c0 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d106      	bne.n	80135d4 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80135c6:	4848      	ldr	r0, [pc, #288]	; (80136e8 <tcp_receive+0xcfc>)
 80135c8:	f7fd fb0e 	bl	8010be8 <tcp_seg_copy>
 80135cc:	4602      	mov	r2, r0
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	675a      	str	r2, [r3, #116]	; 0x74
 80135d2:	e16d      	b.n	80138b0 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80135d4:	2300      	movs	r3, #0
 80135d6:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80135dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80135de:	e157      	b.n	8013890 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 80135e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135e2:	68db      	ldr	r3, [r3, #12]
 80135e4:	685a      	ldr	r2, [r3, #4]
 80135e6:	4b41      	ldr	r3, [pc, #260]	; (80136ec <tcp_receive+0xd00>)
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	429a      	cmp	r2, r3
 80135ec:	d11d      	bne.n	801362a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80135ee:	4b3e      	ldr	r3, [pc, #248]	; (80136e8 <tcp_receive+0xcfc>)
 80135f0:	891a      	ldrh	r2, [r3, #8]
 80135f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135f4:	891b      	ldrh	r3, [r3, #8]
 80135f6:	429a      	cmp	r2, r3
 80135f8:	f240 814f 	bls.w	801389a <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80135fc:	483a      	ldr	r0, [pc, #232]	; (80136e8 <tcp_receive+0xcfc>)
 80135fe:	f7fd faf3 	bl	8010be8 <tcp_seg_copy>
 8013602:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8013604:	697b      	ldr	r3, [r7, #20]
 8013606:	2b00      	cmp	r3, #0
 8013608:	f000 8149 	beq.w	801389e <tcp_receive+0xeb2>
                  if (prev != NULL) {
 801360c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801360e:	2b00      	cmp	r3, #0
 8013610:	d003      	beq.n	801361a <tcp_receive+0xc2e>
                    prev->next = cseg;
 8013612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013614:	697a      	ldr	r2, [r7, #20]
 8013616:	601a      	str	r2, [r3, #0]
 8013618:	e002      	b.n	8013620 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	697a      	ldr	r2, [r7, #20]
 801361e:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8013620:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013622:	6978      	ldr	r0, [r7, #20]
 8013624:	f7ff f8de 	bl	80127e4 <tcp_oos_insert_segment>
                }
                break;
 8013628:	e139      	b.n	801389e <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801362a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801362c:	2b00      	cmp	r3, #0
 801362e:	d117      	bne.n	8013660 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8013630:	4b2e      	ldr	r3, [pc, #184]	; (80136ec <tcp_receive+0xd00>)
 8013632:	681a      	ldr	r2, [r3, #0]
 8013634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013636:	68db      	ldr	r3, [r3, #12]
 8013638:	685b      	ldr	r3, [r3, #4]
 801363a:	1ad3      	subs	r3, r2, r3
 801363c:	2b00      	cmp	r3, #0
 801363e:	da57      	bge.n	80136f0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8013640:	4829      	ldr	r0, [pc, #164]	; (80136e8 <tcp_receive+0xcfc>)
 8013642:	f7fd fad1 	bl	8010be8 <tcp_seg_copy>
 8013646:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8013648:	69bb      	ldr	r3, [r7, #24]
 801364a:	2b00      	cmp	r3, #0
 801364c:	f000 8129 	beq.w	80138a2 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	69ba      	ldr	r2, [r7, #24]
 8013654:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8013656:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013658:	69b8      	ldr	r0, [r7, #24]
 801365a:	f7ff f8c3 	bl	80127e4 <tcp_oos_insert_segment>
                  }
                  break;
 801365e:	e120      	b.n	80138a2 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8013660:	4b22      	ldr	r3, [pc, #136]	; (80136ec <tcp_receive+0xd00>)
 8013662:	681a      	ldr	r2, [r3, #0]
 8013664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013666:	68db      	ldr	r3, [r3, #12]
 8013668:	685b      	ldr	r3, [r3, #4]
 801366a:	1ad3      	subs	r3, r2, r3
 801366c:	3b01      	subs	r3, #1
 801366e:	2b00      	cmp	r3, #0
 8013670:	db3e      	blt.n	80136f0 <tcp_receive+0xd04>
 8013672:	4b1e      	ldr	r3, [pc, #120]	; (80136ec <tcp_receive+0xd00>)
 8013674:	681a      	ldr	r2, [r3, #0]
 8013676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013678:	68db      	ldr	r3, [r3, #12]
 801367a:	685b      	ldr	r3, [r3, #4]
 801367c:	1ad3      	subs	r3, r2, r3
 801367e:	3301      	adds	r3, #1
 8013680:	2b00      	cmp	r3, #0
 8013682:	dc35      	bgt.n	80136f0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8013684:	4818      	ldr	r0, [pc, #96]	; (80136e8 <tcp_receive+0xcfc>)
 8013686:	f7fd faaf 	bl	8010be8 <tcp_seg_copy>
 801368a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801368c:	69fb      	ldr	r3, [r7, #28]
 801368e:	2b00      	cmp	r3, #0
 8013690:	f000 8109 	beq.w	80138a6 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8013694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013696:	68db      	ldr	r3, [r3, #12]
 8013698:	685b      	ldr	r3, [r3, #4]
 801369a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801369c:	8912      	ldrh	r2, [r2, #8]
 801369e:	441a      	add	r2, r3
 80136a0:	4b12      	ldr	r3, [pc, #72]	; (80136ec <tcp_receive+0xd00>)
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	1ad3      	subs	r3, r2, r3
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	dd12      	ble.n	80136d0 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80136aa:	4b10      	ldr	r3, [pc, #64]	; (80136ec <tcp_receive+0xd00>)
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	b29a      	uxth	r2, r3
 80136b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136b2:	68db      	ldr	r3, [r3, #12]
 80136b4:	685b      	ldr	r3, [r3, #4]
 80136b6:	b29b      	uxth	r3, r3
 80136b8:	1ad3      	subs	r3, r2, r3
 80136ba:	b29a      	uxth	r2, r3
 80136bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136be:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80136c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136c2:	685a      	ldr	r2, [r3, #4]
 80136c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136c6:	891b      	ldrh	r3, [r3, #8]
 80136c8:	4619      	mov	r1, r3
 80136ca:	4610      	mov	r0, r2
 80136cc:	f7fb fc8a 	bl	800efe4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80136d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136d2:	69fa      	ldr	r2, [r7, #28]
 80136d4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80136d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80136d8:	69f8      	ldr	r0, [r7, #28]
 80136da:	f7ff f883 	bl	80127e4 <tcp_oos_insert_segment>
                  }
                  break;
 80136de:	e0e2      	b.n	80138a6 <tcp_receive+0xeba>
 80136e0:	200002c4 	.word	0x200002c4
 80136e4:	200002c1 	.word	0x200002c1
 80136e8:	20000294 	.word	0x20000294
 80136ec:	200002b4 	.word	0x200002b4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80136f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80136f2:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80136f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80136f6:	681b      	ldr	r3, [r3, #0]
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	f040 80c6 	bne.w	801388a <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80136fe:	4b80      	ldr	r3, [pc, #512]	; (8013900 <tcp_receive+0xf14>)
 8013700:	681a      	ldr	r2, [r3, #0]
 8013702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013704:	68db      	ldr	r3, [r3, #12]
 8013706:	685b      	ldr	r3, [r3, #4]
 8013708:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801370a:	2b00      	cmp	r3, #0
 801370c:	f340 80bd 	ble.w	801388a <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013712:	68db      	ldr	r3, [r3, #12]
 8013714:	899b      	ldrh	r3, [r3, #12]
 8013716:	b29b      	uxth	r3, r3
 8013718:	4618      	mov	r0, r3
 801371a:	f7fa fb26 	bl	800dd6a <lwip_htons>
 801371e:	4603      	mov	r3, r0
 8013720:	b2db      	uxtb	r3, r3
 8013722:	f003 0301 	and.w	r3, r3, #1
 8013726:	2b00      	cmp	r3, #0
 8013728:	f040 80bf 	bne.w	80138aa <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801372c:	4875      	ldr	r0, [pc, #468]	; (8013904 <tcp_receive+0xf18>)
 801372e:	f7fd fa5b 	bl	8010be8 <tcp_seg_copy>
 8013732:	4602      	mov	r2, r0
 8013734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013736:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8013738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	2b00      	cmp	r3, #0
 801373e:	f000 80b6 	beq.w	80138ae <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8013742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013744:	68db      	ldr	r3, [r3, #12]
 8013746:	685b      	ldr	r3, [r3, #4]
 8013748:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801374a:	8912      	ldrh	r2, [r2, #8]
 801374c:	441a      	add	r2, r3
 801374e:	4b6c      	ldr	r3, [pc, #432]	; (8013900 <tcp_receive+0xf14>)
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	1ad3      	subs	r3, r2, r3
 8013754:	2b00      	cmp	r3, #0
 8013756:	dd12      	ble.n	801377e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8013758:	4b69      	ldr	r3, [pc, #420]	; (8013900 <tcp_receive+0xf14>)
 801375a:	681b      	ldr	r3, [r3, #0]
 801375c:	b29a      	uxth	r2, r3
 801375e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013760:	68db      	ldr	r3, [r3, #12]
 8013762:	685b      	ldr	r3, [r3, #4]
 8013764:	b29b      	uxth	r3, r3
 8013766:	1ad3      	subs	r3, r2, r3
 8013768:	b29a      	uxth	r2, r3
 801376a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801376c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801376e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013770:	685a      	ldr	r2, [r3, #4]
 8013772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013774:	891b      	ldrh	r3, [r3, #8]
 8013776:	4619      	mov	r1, r3
 8013778:	4610      	mov	r0, r2
 801377a:	f7fb fc33 	bl	800efe4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801377e:	4b62      	ldr	r3, [pc, #392]	; (8013908 <tcp_receive+0xf1c>)
 8013780:	881b      	ldrh	r3, [r3, #0]
 8013782:	461a      	mov	r2, r3
 8013784:	4b5e      	ldr	r3, [pc, #376]	; (8013900 <tcp_receive+0xf14>)
 8013786:	681b      	ldr	r3, [r3, #0]
 8013788:	441a      	add	r2, r3
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801378e:	6879      	ldr	r1, [r7, #4]
 8013790:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013792:	440b      	add	r3, r1
 8013794:	1ad3      	subs	r3, r2, r3
 8013796:	2b00      	cmp	r3, #0
 8013798:	f340 8089 	ble.w	80138ae <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801379c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	68db      	ldr	r3, [r3, #12]
 80137a2:	899b      	ldrh	r3, [r3, #12]
 80137a4:	b29b      	uxth	r3, r3
 80137a6:	4618      	mov	r0, r3
 80137a8:	f7fa fadf 	bl	800dd6a <lwip_htons>
 80137ac:	4603      	mov	r3, r0
 80137ae:	b2db      	uxtb	r3, r3
 80137b0:	f003 0301 	and.w	r3, r3, #1
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d022      	beq.n	80137fe <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80137b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80137ba:	681b      	ldr	r3, [r3, #0]
 80137bc:	68db      	ldr	r3, [r3, #12]
 80137be:	899b      	ldrh	r3, [r3, #12]
 80137c0:	b29b      	uxth	r3, r3
 80137c2:	b21b      	sxth	r3, r3
 80137c4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80137c8:	b21c      	sxth	r4, r3
 80137ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	68db      	ldr	r3, [r3, #12]
 80137d0:	899b      	ldrh	r3, [r3, #12]
 80137d2:	b29b      	uxth	r3, r3
 80137d4:	4618      	mov	r0, r3
 80137d6:	f7fa fac8 	bl	800dd6a <lwip_htons>
 80137da:	4603      	mov	r3, r0
 80137dc:	b2db      	uxtb	r3, r3
 80137de:	b29b      	uxth	r3, r3
 80137e0:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80137e4:	b29b      	uxth	r3, r3
 80137e6:	4618      	mov	r0, r3
 80137e8:	f7fa fabf 	bl	800dd6a <lwip_htons>
 80137ec:	4603      	mov	r3, r0
 80137ee:	b21b      	sxth	r3, r3
 80137f0:	4323      	orrs	r3, r4
 80137f2:	b21a      	sxth	r2, r3
 80137f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80137f6:	681b      	ldr	r3, [r3, #0]
 80137f8:	68db      	ldr	r3, [r3, #12]
 80137fa:	b292      	uxth	r2, r2
 80137fc:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013802:	b29a      	uxth	r2, r3
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013808:	4413      	add	r3, r2
 801380a:	b299      	uxth	r1, r3
 801380c:	4b3c      	ldr	r3, [pc, #240]	; (8013900 <tcp_receive+0xf14>)
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	b29a      	uxth	r2, r3
 8013812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	1a8a      	subs	r2, r1, r2
 8013818:	b292      	uxth	r2, r2
 801381a:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801381c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	685a      	ldr	r2, [r3, #4]
 8013822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013824:	681b      	ldr	r3, [r3, #0]
 8013826:	891b      	ldrh	r3, [r3, #8]
 8013828:	4619      	mov	r1, r3
 801382a:	4610      	mov	r0, r2
 801382c:	f7fb fbda 	bl	800efe4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8013830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013832:	681b      	ldr	r3, [r3, #0]
 8013834:	891c      	ldrh	r4, [r3, #8]
 8013836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013838:	681b      	ldr	r3, [r3, #0]
 801383a:	68db      	ldr	r3, [r3, #12]
 801383c:	899b      	ldrh	r3, [r3, #12]
 801383e:	b29b      	uxth	r3, r3
 8013840:	4618      	mov	r0, r3
 8013842:	f7fa fa92 	bl	800dd6a <lwip_htons>
 8013846:	4603      	mov	r3, r0
 8013848:	b2db      	uxtb	r3, r3
 801384a:	f003 0303 	and.w	r3, r3, #3
 801384e:	2b00      	cmp	r3, #0
 8013850:	d001      	beq.n	8013856 <tcp_receive+0xe6a>
 8013852:	2301      	movs	r3, #1
 8013854:	e000      	b.n	8013858 <tcp_receive+0xe6c>
 8013856:	2300      	movs	r3, #0
 8013858:	4423      	add	r3, r4
 801385a:	b29a      	uxth	r2, r3
 801385c:	4b2a      	ldr	r3, [pc, #168]	; (8013908 <tcp_receive+0xf1c>)
 801385e:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8013860:	4b29      	ldr	r3, [pc, #164]	; (8013908 <tcp_receive+0xf1c>)
 8013862:	881b      	ldrh	r3, [r3, #0]
 8013864:	461a      	mov	r2, r3
 8013866:	4b26      	ldr	r3, [pc, #152]	; (8013900 <tcp_receive+0xf14>)
 8013868:	681b      	ldr	r3, [r3, #0]
 801386a:	441a      	add	r2, r3
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013870:	6879      	ldr	r1, [r7, #4]
 8013872:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013874:	440b      	add	r3, r1
 8013876:	429a      	cmp	r2, r3
 8013878:	d019      	beq.n	80138ae <tcp_receive+0xec2>
 801387a:	4b24      	ldr	r3, [pc, #144]	; (801390c <tcp_receive+0xf20>)
 801387c:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8013880:	4923      	ldr	r1, [pc, #140]	; (8013910 <tcp_receive+0xf24>)
 8013882:	4824      	ldr	r0, [pc, #144]	; (8013914 <tcp_receive+0xf28>)
 8013884:	f005 fe90 	bl	80195a8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8013888:	e011      	b.n	80138ae <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801388a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	63bb      	str	r3, [r7, #56]	; 0x38
 8013890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013892:	2b00      	cmp	r3, #0
 8013894:	f47f aea4 	bne.w	80135e0 <tcp_receive+0xbf4>
 8013898:	e00a      	b.n	80138b0 <tcp_receive+0xec4>
                break;
 801389a:	bf00      	nop
 801389c:	e008      	b.n	80138b0 <tcp_receive+0xec4>
                break;
 801389e:	bf00      	nop
 80138a0:	e006      	b.n	80138b0 <tcp_receive+0xec4>
                  break;
 80138a2:	bf00      	nop
 80138a4:	e004      	b.n	80138b0 <tcp_receive+0xec4>
                  break;
 80138a6:	bf00      	nop
 80138a8:	e002      	b.n	80138b0 <tcp_receive+0xec4>
                  break;
 80138aa:	bf00      	nop
 80138ac:	e000      	b.n	80138b0 <tcp_receive+0xec4>
                break;
 80138ae:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80138b0:	6878      	ldr	r0, [r7, #4]
 80138b2:	f001 fe8f 	bl	80155d4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80138b6:	e003      	b.n	80138c0 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80138b8:	6878      	ldr	r0, [r7, #4]
 80138ba:	f001 fe8b 	bl	80155d4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80138be:	e01a      	b.n	80138f6 <tcp_receive+0xf0a>
 80138c0:	e019      	b.n	80138f6 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80138c2:	4b0f      	ldr	r3, [pc, #60]	; (8013900 <tcp_receive+0xf14>)
 80138c4:	681a      	ldr	r2, [r3, #0]
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80138ca:	1ad3      	subs	r3, r2, r3
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	db0a      	blt.n	80138e6 <tcp_receive+0xefa>
 80138d0:	4b0b      	ldr	r3, [pc, #44]	; (8013900 <tcp_receive+0xf14>)
 80138d2:	681a      	ldr	r2, [r3, #0]
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80138d8:	6879      	ldr	r1, [r7, #4]
 80138da:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80138dc:	440b      	add	r3, r1
 80138de:	1ad3      	subs	r3, r2, r3
 80138e0:	3301      	adds	r3, #1
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	dd07      	ble.n	80138f6 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	8b5b      	ldrh	r3, [r3, #26]
 80138ea:	f043 0302 	orr.w	r3, r3, #2
 80138ee:	b29a      	uxth	r2, r3
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80138f4:	e7ff      	b.n	80138f6 <tcp_receive+0xf0a>
 80138f6:	bf00      	nop
 80138f8:	3750      	adds	r7, #80	; 0x50
 80138fa:	46bd      	mov	sp, r7
 80138fc:	bdb0      	pop	{r4, r5, r7, pc}
 80138fe:	bf00      	nop
 8013900:	200002b4 	.word	0x200002b4
 8013904:	20000294 	.word	0x20000294
 8013908:	200002be 	.word	0x200002be
 801390c:	0801cfa0 	.word	0x0801cfa0
 8013910:	0801d348 	.word	0x0801d348
 8013914:	0801cfec 	.word	0x0801cfec

08013918 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8013918:	b480      	push	{r7}
 801391a:	b083      	sub	sp, #12
 801391c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801391e:	4b15      	ldr	r3, [pc, #84]	; (8013974 <tcp_get_next_optbyte+0x5c>)
 8013920:	881b      	ldrh	r3, [r3, #0]
 8013922:	1c5a      	adds	r2, r3, #1
 8013924:	b291      	uxth	r1, r2
 8013926:	4a13      	ldr	r2, [pc, #76]	; (8013974 <tcp_get_next_optbyte+0x5c>)
 8013928:	8011      	strh	r1, [r2, #0]
 801392a:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801392c:	4b12      	ldr	r3, [pc, #72]	; (8013978 <tcp_get_next_optbyte+0x60>)
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	2b00      	cmp	r3, #0
 8013932:	d004      	beq.n	801393e <tcp_get_next_optbyte+0x26>
 8013934:	4b11      	ldr	r3, [pc, #68]	; (801397c <tcp_get_next_optbyte+0x64>)
 8013936:	881b      	ldrh	r3, [r3, #0]
 8013938:	88fa      	ldrh	r2, [r7, #6]
 801393a:	429a      	cmp	r2, r3
 801393c:	d208      	bcs.n	8013950 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801393e:	4b10      	ldr	r3, [pc, #64]	; (8013980 <tcp_get_next_optbyte+0x68>)
 8013940:	681b      	ldr	r3, [r3, #0]
 8013942:	3314      	adds	r3, #20
 8013944:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8013946:	88fb      	ldrh	r3, [r7, #6]
 8013948:	683a      	ldr	r2, [r7, #0]
 801394a:	4413      	add	r3, r2
 801394c:	781b      	ldrb	r3, [r3, #0]
 801394e:	e00b      	b.n	8013968 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8013950:	88fb      	ldrh	r3, [r7, #6]
 8013952:	b2da      	uxtb	r2, r3
 8013954:	4b09      	ldr	r3, [pc, #36]	; (801397c <tcp_get_next_optbyte+0x64>)
 8013956:	881b      	ldrh	r3, [r3, #0]
 8013958:	b2db      	uxtb	r3, r3
 801395a:	1ad3      	subs	r3, r2, r3
 801395c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801395e:	4b06      	ldr	r3, [pc, #24]	; (8013978 <tcp_get_next_optbyte+0x60>)
 8013960:	681a      	ldr	r2, [r3, #0]
 8013962:	797b      	ldrb	r3, [r7, #5]
 8013964:	4413      	add	r3, r2
 8013966:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013968:	4618      	mov	r0, r3
 801396a:	370c      	adds	r7, #12
 801396c:	46bd      	mov	sp, r7
 801396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013972:	4770      	bx	lr
 8013974:	200002b0 	.word	0x200002b0
 8013978:	200002ac 	.word	0x200002ac
 801397c:	200002aa 	.word	0x200002aa
 8013980:	200002a4 	.word	0x200002a4

08013984 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8013984:	b580      	push	{r7, lr}
 8013986:	b084      	sub	sp, #16
 8013988:	af00      	add	r7, sp, #0
 801398a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	2b00      	cmp	r3, #0
 8013990:	d106      	bne.n	80139a0 <tcp_parseopt+0x1c>
 8013992:	4b32      	ldr	r3, [pc, #200]	; (8013a5c <tcp_parseopt+0xd8>)
 8013994:	f240 727d 	movw	r2, #1917	; 0x77d
 8013998:	4931      	ldr	r1, [pc, #196]	; (8013a60 <tcp_parseopt+0xdc>)
 801399a:	4832      	ldr	r0, [pc, #200]	; (8013a64 <tcp_parseopt+0xe0>)
 801399c:	f005 fe04 	bl	80195a8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80139a0:	4b31      	ldr	r3, [pc, #196]	; (8013a68 <tcp_parseopt+0xe4>)
 80139a2:	881b      	ldrh	r3, [r3, #0]
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d055      	beq.n	8013a54 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80139a8:	4b30      	ldr	r3, [pc, #192]	; (8013a6c <tcp_parseopt+0xe8>)
 80139aa:	2200      	movs	r2, #0
 80139ac:	801a      	strh	r2, [r3, #0]
 80139ae:	e045      	b.n	8013a3c <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 80139b0:	f7ff ffb2 	bl	8013918 <tcp_get_next_optbyte>
 80139b4:	4603      	mov	r3, r0
 80139b6:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80139b8:	7bfb      	ldrb	r3, [r7, #15]
 80139ba:	2b02      	cmp	r3, #2
 80139bc:	d006      	beq.n	80139cc <tcp_parseopt+0x48>
 80139be:	2b02      	cmp	r3, #2
 80139c0:	dc2b      	bgt.n	8013a1a <tcp_parseopt+0x96>
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d041      	beq.n	8013a4a <tcp_parseopt+0xc6>
 80139c6:	2b01      	cmp	r3, #1
 80139c8:	d127      	bne.n	8013a1a <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 80139ca:	e037      	b.n	8013a3c <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80139cc:	f7ff ffa4 	bl	8013918 <tcp_get_next_optbyte>
 80139d0:	4603      	mov	r3, r0
 80139d2:	2b04      	cmp	r3, #4
 80139d4:	d13b      	bne.n	8013a4e <tcp_parseopt+0xca>
 80139d6:	4b25      	ldr	r3, [pc, #148]	; (8013a6c <tcp_parseopt+0xe8>)
 80139d8:	881b      	ldrh	r3, [r3, #0]
 80139da:	3301      	adds	r3, #1
 80139dc:	4a22      	ldr	r2, [pc, #136]	; (8013a68 <tcp_parseopt+0xe4>)
 80139de:	8812      	ldrh	r2, [r2, #0]
 80139e0:	4293      	cmp	r3, r2
 80139e2:	da34      	bge.n	8013a4e <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80139e4:	f7ff ff98 	bl	8013918 <tcp_get_next_optbyte>
 80139e8:	4603      	mov	r3, r0
 80139ea:	b29b      	uxth	r3, r3
 80139ec:	021b      	lsls	r3, r3, #8
 80139ee:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80139f0:	f7ff ff92 	bl	8013918 <tcp_get_next_optbyte>
 80139f4:	4603      	mov	r3, r0
 80139f6:	b29a      	uxth	r2, r3
 80139f8:	89bb      	ldrh	r3, [r7, #12]
 80139fa:	4313      	orrs	r3, r2
 80139fc:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80139fe:	89bb      	ldrh	r3, [r7, #12]
 8013a00:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8013a04:	d804      	bhi.n	8013a10 <tcp_parseopt+0x8c>
 8013a06:	89bb      	ldrh	r3, [r7, #12]
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d001      	beq.n	8013a10 <tcp_parseopt+0x8c>
 8013a0c:	89ba      	ldrh	r2, [r7, #12]
 8013a0e:	e001      	b.n	8013a14 <tcp_parseopt+0x90>
 8013a10:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8013a18:	e010      	b.n	8013a3c <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8013a1a:	f7ff ff7d 	bl	8013918 <tcp_get_next_optbyte>
 8013a1e:	4603      	mov	r3, r0
 8013a20:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8013a22:	7afb      	ldrb	r3, [r7, #11]
 8013a24:	2b01      	cmp	r3, #1
 8013a26:	d914      	bls.n	8013a52 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8013a28:	7afb      	ldrb	r3, [r7, #11]
 8013a2a:	b29a      	uxth	r2, r3
 8013a2c:	4b0f      	ldr	r3, [pc, #60]	; (8013a6c <tcp_parseopt+0xe8>)
 8013a2e:	881b      	ldrh	r3, [r3, #0]
 8013a30:	4413      	add	r3, r2
 8013a32:	b29b      	uxth	r3, r3
 8013a34:	3b02      	subs	r3, #2
 8013a36:	b29a      	uxth	r2, r3
 8013a38:	4b0c      	ldr	r3, [pc, #48]	; (8013a6c <tcp_parseopt+0xe8>)
 8013a3a:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8013a3c:	4b0b      	ldr	r3, [pc, #44]	; (8013a6c <tcp_parseopt+0xe8>)
 8013a3e:	881a      	ldrh	r2, [r3, #0]
 8013a40:	4b09      	ldr	r3, [pc, #36]	; (8013a68 <tcp_parseopt+0xe4>)
 8013a42:	881b      	ldrh	r3, [r3, #0]
 8013a44:	429a      	cmp	r2, r3
 8013a46:	d3b3      	bcc.n	80139b0 <tcp_parseopt+0x2c>
 8013a48:	e004      	b.n	8013a54 <tcp_parseopt+0xd0>
          return;
 8013a4a:	bf00      	nop
 8013a4c:	e002      	b.n	8013a54 <tcp_parseopt+0xd0>
            return;
 8013a4e:	bf00      	nop
 8013a50:	e000      	b.n	8013a54 <tcp_parseopt+0xd0>
            return;
 8013a52:	bf00      	nop
      }
    }
  }
}
 8013a54:	3710      	adds	r7, #16
 8013a56:	46bd      	mov	sp, r7
 8013a58:	bd80      	pop	{r7, pc}
 8013a5a:	bf00      	nop
 8013a5c:	0801cfa0 	.word	0x0801cfa0
 8013a60:	0801d404 	.word	0x0801d404
 8013a64:	0801cfec 	.word	0x0801cfec
 8013a68:	200002a8 	.word	0x200002a8
 8013a6c:	200002b0 	.word	0x200002b0

08013a70 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8013a70:	b480      	push	{r7}
 8013a72:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8013a74:	4b05      	ldr	r3, [pc, #20]	; (8013a8c <tcp_trigger_input_pcb_close+0x1c>)
 8013a76:	781b      	ldrb	r3, [r3, #0]
 8013a78:	f043 0310 	orr.w	r3, r3, #16
 8013a7c:	b2da      	uxtb	r2, r3
 8013a7e:	4b03      	ldr	r3, [pc, #12]	; (8013a8c <tcp_trigger_input_pcb_close+0x1c>)
 8013a80:	701a      	strb	r2, [r3, #0]
}
 8013a82:	bf00      	nop
 8013a84:	46bd      	mov	sp, r7
 8013a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a8a:	4770      	bx	lr
 8013a8c:	200002c1 	.word	0x200002c1

08013a90 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8013a90:	b580      	push	{r7, lr}
 8013a92:	b084      	sub	sp, #16
 8013a94:	af00      	add	r7, sp, #0
 8013a96:	60f8      	str	r0, [r7, #12]
 8013a98:	60b9      	str	r1, [r7, #8]
 8013a9a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8013a9c:	68fb      	ldr	r3, [r7, #12]
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	d00a      	beq.n	8013ab8 <tcp_route+0x28>
 8013aa2:	68fb      	ldr	r3, [r7, #12]
 8013aa4:	7a1b      	ldrb	r3, [r3, #8]
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d006      	beq.n	8013ab8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	7a1b      	ldrb	r3, [r3, #8]
 8013aae:	4618      	mov	r0, r3
 8013ab0:	f7fb f8be 	bl	800ec30 <netif_get_by_index>
 8013ab4:	4603      	mov	r3, r0
 8013ab6:	e003      	b.n	8013ac0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8013ab8:	6878      	ldr	r0, [r7, #4]
 8013aba:	f003 fad9 	bl	8017070 <ip4_route>
 8013abe:	4603      	mov	r3, r0
  }
}
 8013ac0:	4618      	mov	r0, r3
 8013ac2:	3710      	adds	r7, #16
 8013ac4:	46bd      	mov	sp, r7
 8013ac6:	bd80      	pop	{r7, pc}

08013ac8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8013ac8:	b590      	push	{r4, r7, lr}
 8013aca:	b087      	sub	sp, #28
 8013acc:	af00      	add	r7, sp, #0
 8013ace:	60f8      	str	r0, [r7, #12]
 8013ad0:	60b9      	str	r1, [r7, #8]
 8013ad2:	603b      	str	r3, [r7, #0]
 8013ad4:	4613      	mov	r3, r2
 8013ad6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8013ad8:	68fb      	ldr	r3, [r7, #12]
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d105      	bne.n	8013aea <tcp_create_segment+0x22>
 8013ade:	4b44      	ldr	r3, [pc, #272]	; (8013bf0 <tcp_create_segment+0x128>)
 8013ae0:	22a3      	movs	r2, #163	; 0xa3
 8013ae2:	4944      	ldr	r1, [pc, #272]	; (8013bf4 <tcp_create_segment+0x12c>)
 8013ae4:	4844      	ldr	r0, [pc, #272]	; (8013bf8 <tcp_create_segment+0x130>)
 8013ae6:	f005 fd5f 	bl	80195a8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8013aea:	68bb      	ldr	r3, [r7, #8]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d105      	bne.n	8013afc <tcp_create_segment+0x34>
 8013af0:	4b3f      	ldr	r3, [pc, #252]	; (8013bf0 <tcp_create_segment+0x128>)
 8013af2:	22a4      	movs	r2, #164	; 0xa4
 8013af4:	4941      	ldr	r1, [pc, #260]	; (8013bfc <tcp_create_segment+0x134>)
 8013af6:	4840      	ldr	r0, [pc, #256]	; (8013bf8 <tcp_create_segment+0x130>)
 8013af8:	f005 fd56 	bl	80195a8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8013afc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013b00:	009b      	lsls	r3, r3, #2
 8013b02:	b2db      	uxtb	r3, r3
 8013b04:	f003 0304 	and.w	r3, r3, #4
 8013b08:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8013b0a:	2003      	movs	r0, #3
 8013b0c:	f7fa fd92 	bl	800e634 <memp_malloc>
 8013b10:	6138      	str	r0, [r7, #16]
 8013b12:	693b      	ldr	r3, [r7, #16]
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d104      	bne.n	8013b22 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8013b18:	68b8      	ldr	r0, [r7, #8]
 8013b1a:	f7fb fbe9 	bl	800f2f0 <pbuf_free>
    return NULL;
 8013b1e:	2300      	movs	r3, #0
 8013b20:	e061      	b.n	8013be6 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8013b22:	693b      	ldr	r3, [r7, #16]
 8013b24:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8013b28:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8013b2a:	693b      	ldr	r3, [r7, #16]
 8013b2c:	2200      	movs	r2, #0
 8013b2e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8013b30:	693b      	ldr	r3, [r7, #16]
 8013b32:	68ba      	ldr	r2, [r7, #8]
 8013b34:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8013b36:	68bb      	ldr	r3, [r7, #8]
 8013b38:	891a      	ldrh	r2, [r3, #8]
 8013b3a:	7dfb      	ldrb	r3, [r7, #23]
 8013b3c:	b29b      	uxth	r3, r3
 8013b3e:	429a      	cmp	r2, r3
 8013b40:	d205      	bcs.n	8013b4e <tcp_create_segment+0x86>
 8013b42:	4b2b      	ldr	r3, [pc, #172]	; (8013bf0 <tcp_create_segment+0x128>)
 8013b44:	22b0      	movs	r2, #176	; 0xb0
 8013b46:	492e      	ldr	r1, [pc, #184]	; (8013c00 <tcp_create_segment+0x138>)
 8013b48:	482b      	ldr	r0, [pc, #172]	; (8013bf8 <tcp_create_segment+0x130>)
 8013b4a:	f005 fd2d 	bl	80195a8 <iprintf>
  seg->len = p->tot_len - optlen;
 8013b4e:	68bb      	ldr	r3, [r7, #8]
 8013b50:	891a      	ldrh	r2, [r3, #8]
 8013b52:	7dfb      	ldrb	r3, [r7, #23]
 8013b54:	b29b      	uxth	r3, r3
 8013b56:	1ad3      	subs	r3, r2, r3
 8013b58:	b29a      	uxth	r2, r3
 8013b5a:	693b      	ldr	r3, [r7, #16]
 8013b5c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8013b5e:	2114      	movs	r1, #20
 8013b60:	68b8      	ldr	r0, [r7, #8]
 8013b62:	f7fb fb2f 	bl	800f1c4 <pbuf_add_header>
 8013b66:	4603      	mov	r3, r0
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d004      	beq.n	8013b76 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8013b6c:	6938      	ldr	r0, [r7, #16]
 8013b6e:	f7fd f822 	bl	8010bb6 <tcp_seg_free>
    return NULL;
 8013b72:	2300      	movs	r3, #0
 8013b74:	e037      	b.n	8013be6 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8013b76:	693b      	ldr	r3, [r7, #16]
 8013b78:	685b      	ldr	r3, [r3, #4]
 8013b7a:	685a      	ldr	r2, [r3, #4]
 8013b7c:	693b      	ldr	r3, [r7, #16]
 8013b7e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8013b80:	68fb      	ldr	r3, [r7, #12]
 8013b82:	8ada      	ldrh	r2, [r3, #22]
 8013b84:	693b      	ldr	r3, [r7, #16]
 8013b86:	68dc      	ldr	r4, [r3, #12]
 8013b88:	4610      	mov	r0, r2
 8013b8a:	f7fa f8ee 	bl	800dd6a <lwip_htons>
 8013b8e:	4603      	mov	r3, r0
 8013b90:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8013b92:	68fb      	ldr	r3, [r7, #12]
 8013b94:	8b1a      	ldrh	r2, [r3, #24]
 8013b96:	693b      	ldr	r3, [r7, #16]
 8013b98:	68dc      	ldr	r4, [r3, #12]
 8013b9a:	4610      	mov	r0, r2
 8013b9c:	f7fa f8e5 	bl	800dd6a <lwip_htons>
 8013ba0:	4603      	mov	r3, r0
 8013ba2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8013ba4:	693b      	ldr	r3, [r7, #16]
 8013ba6:	68dc      	ldr	r4, [r3, #12]
 8013ba8:	6838      	ldr	r0, [r7, #0]
 8013baa:	f7fa f8f3 	bl	800dd94 <lwip_htonl>
 8013bae:	4603      	mov	r3, r0
 8013bb0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8013bb2:	7dfb      	ldrb	r3, [r7, #23]
 8013bb4:	089b      	lsrs	r3, r3, #2
 8013bb6:	b2db      	uxtb	r3, r3
 8013bb8:	b29b      	uxth	r3, r3
 8013bba:	3305      	adds	r3, #5
 8013bbc:	b29b      	uxth	r3, r3
 8013bbe:	031b      	lsls	r3, r3, #12
 8013bc0:	b29a      	uxth	r2, r3
 8013bc2:	79fb      	ldrb	r3, [r7, #7]
 8013bc4:	b29b      	uxth	r3, r3
 8013bc6:	4313      	orrs	r3, r2
 8013bc8:	b29a      	uxth	r2, r3
 8013bca:	693b      	ldr	r3, [r7, #16]
 8013bcc:	68dc      	ldr	r4, [r3, #12]
 8013bce:	4610      	mov	r0, r2
 8013bd0:	f7fa f8cb 	bl	800dd6a <lwip_htons>
 8013bd4:	4603      	mov	r3, r0
 8013bd6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8013bd8:	693b      	ldr	r3, [r7, #16]
 8013bda:	68db      	ldr	r3, [r3, #12]
 8013bdc:	2200      	movs	r2, #0
 8013bde:	749a      	strb	r2, [r3, #18]
 8013be0:	2200      	movs	r2, #0
 8013be2:	74da      	strb	r2, [r3, #19]
  return seg;
 8013be4:	693b      	ldr	r3, [r7, #16]
}
 8013be6:	4618      	mov	r0, r3
 8013be8:	371c      	adds	r7, #28
 8013bea:	46bd      	mov	sp, r7
 8013bec:	bd90      	pop	{r4, r7, pc}
 8013bee:	bf00      	nop
 8013bf0:	0801d420 	.word	0x0801d420
 8013bf4:	0801d454 	.word	0x0801d454
 8013bf8:	0801d474 	.word	0x0801d474
 8013bfc:	0801d49c 	.word	0x0801d49c
 8013c00:	0801d4c0 	.word	0x0801d4c0

08013c04 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b086      	sub	sp, #24
 8013c08:	af00      	add	r7, sp, #0
 8013c0a:	607b      	str	r3, [r7, #4]
 8013c0c:	4603      	mov	r3, r0
 8013c0e:	73fb      	strb	r3, [r7, #15]
 8013c10:	460b      	mov	r3, r1
 8013c12:	81bb      	strh	r3, [r7, #12]
 8013c14:	4613      	mov	r3, r2
 8013c16:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8013c18:	89bb      	ldrh	r3, [r7, #12]
 8013c1a:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d105      	bne.n	8013c2e <tcp_pbuf_prealloc+0x2a>
 8013c22:	4b30      	ldr	r3, [pc, #192]	; (8013ce4 <tcp_pbuf_prealloc+0xe0>)
 8013c24:	22e8      	movs	r2, #232	; 0xe8
 8013c26:	4930      	ldr	r1, [pc, #192]	; (8013ce8 <tcp_pbuf_prealloc+0xe4>)
 8013c28:	4830      	ldr	r0, [pc, #192]	; (8013cec <tcp_pbuf_prealloc+0xe8>)
 8013c2a:	f005 fcbd 	bl	80195a8 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8013c2e:	6a3b      	ldr	r3, [r7, #32]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d105      	bne.n	8013c40 <tcp_pbuf_prealloc+0x3c>
 8013c34:	4b2b      	ldr	r3, [pc, #172]	; (8013ce4 <tcp_pbuf_prealloc+0xe0>)
 8013c36:	22e9      	movs	r2, #233	; 0xe9
 8013c38:	492d      	ldr	r1, [pc, #180]	; (8013cf0 <tcp_pbuf_prealloc+0xec>)
 8013c3a:	482c      	ldr	r0, [pc, #176]	; (8013cec <tcp_pbuf_prealloc+0xe8>)
 8013c3c:	f005 fcb4 	bl	80195a8 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8013c40:	89ba      	ldrh	r2, [r7, #12]
 8013c42:	897b      	ldrh	r3, [r7, #10]
 8013c44:	429a      	cmp	r2, r3
 8013c46:	d221      	bcs.n	8013c8c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8013c48:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8013c4c:	f003 0302 	and.w	r3, r3, #2
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d111      	bne.n	8013c78 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8013c54:	6a3b      	ldr	r3, [r7, #32]
 8013c56:	8b5b      	ldrh	r3, [r3, #26]
 8013c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d115      	bne.n	8013c8c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8013c60:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d007      	beq.n	8013c78 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8013c68:	6a3b      	ldr	r3, [r7, #32]
 8013c6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d103      	bne.n	8013c78 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8013c70:	6a3b      	ldr	r3, [r7, #32]
 8013c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d009      	beq.n	8013c8c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8013c78:	89bb      	ldrh	r3, [r7, #12]
 8013c7a:	f203 537b 	addw	r3, r3, #1403	; 0x57b
 8013c7e:	f023 0203 	bic.w	r2, r3, #3
 8013c82:	897b      	ldrh	r3, [r7, #10]
 8013c84:	4293      	cmp	r3, r2
 8013c86:	bf28      	it	cs
 8013c88:	4613      	movcs	r3, r2
 8013c8a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8013c8c:	8af9      	ldrh	r1, [r7, #22]
 8013c8e:	7bfb      	ldrb	r3, [r7, #15]
 8013c90:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013c94:	4618      	mov	r0, r3
 8013c96:	f7fb f847 	bl	800ed28 <pbuf_alloc>
 8013c9a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8013c9c:	693b      	ldr	r3, [r7, #16]
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d101      	bne.n	8013ca6 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8013ca2:	2300      	movs	r3, #0
 8013ca4:	e019      	b.n	8013cda <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8013ca6:	693b      	ldr	r3, [r7, #16]
 8013ca8:	681b      	ldr	r3, [r3, #0]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d006      	beq.n	8013cbc <tcp_pbuf_prealloc+0xb8>
 8013cae:	4b0d      	ldr	r3, [pc, #52]	; (8013ce4 <tcp_pbuf_prealloc+0xe0>)
 8013cb0:	f240 120b 	movw	r2, #267	; 0x10b
 8013cb4:	490f      	ldr	r1, [pc, #60]	; (8013cf4 <tcp_pbuf_prealloc+0xf0>)
 8013cb6:	480d      	ldr	r0, [pc, #52]	; (8013cec <tcp_pbuf_prealloc+0xe8>)
 8013cb8:	f005 fc76 	bl	80195a8 <iprintf>
  *oversize = p->len - length;
 8013cbc:	693b      	ldr	r3, [r7, #16]
 8013cbe:	895a      	ldrh	r2, [r3, #10]
 8013cc0:	89bb      	ldrh	r3, [r7, #12]
 8013cc2:	1ad3      	subs	r3, r2, r3
 8013cc4:	b29a      	uxth	r2, r3
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8013cca:	693b      	ldr	r3, [r7, #16]
 8013ccc:	89ba      	ldrh	r2, [r7, #12]
 8013cce:	811a      	strh	r2, [r3, #8]
 8013cd0:	693b      	ldr	r3, [r7, #16]
 8013cd2:	891a      	ldrh	r2, [r3, #8]
 8013cd4:	693b      	ldr	r3, [r7, #16]
 8013cd6:	815a      	strh	r2, [r3, #10]
  return p;
 8013cd8:	693b      	ldr	r3, [r7, #16]
}
 8013cda:	4618      	mov	r0, r3
 8013cdc:	3718      	adds	r7, #24
 8013cde:	46bd      	mov	sp, r7
 8013ce0:	bd80      	pop	{r7, pc}
 8013ce2:	bf00      	nop
 8013ce4:	0801d420 	.word	0x0801d420
 8013ce8:	0801d4d8 	.word	0x0801d4d8
 8013cec:	0801d474 	.word	0x0801d474
 8013cf0:	0801d4fc 	.word	0x0801d4fc
 8013cf4:	0801d51c 	.word	0x0801d51c

08013cf8 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8013cf8:	b580      	push	{r7, lr}
 8013cfa:	b082      	sub	sp, #8
 8013cfc:	af00      	add	r7, sp, #0
 8013cfe:	6078      	str	r0, [r7, #4]
 8013d00:	460b      	mov	r3, r1
 8013d02:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d106      	bne.n	8013d18 <tcp_write_checks+0x20>
 8013d0a:	4b34      	ldr	r3, [pc, #208]	; (8013ddc <tcp_write_checks+0xe4>)
 8013d0c:	f240 1233 	movw	r2, #307	; 0x133
 8013d10:	4933      	ldr	r1, [pc, #204]	; (8013de0 <tcp_write_checks+0xe8>)
 8013d12:	4834      	ldr	r0, [pc, #208]	; (8013de4 <tcp_write_checks+0xec>)
 8013d14:	f005 fc48 	bl	80195a8 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	7d1b      	ldrb	r3, [r3, #20]
 8013d1c:	2b04      	cmp	r3, #4
 8013d1e:	d00e      	beq.n	8013d3e <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8013d24:	2b07      	cmp	r3, #7
 8013d26:	d00a      	beq.n	8013d3e <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8013d2c:	2b02      	cmp	r3, #2
 8013d2e:	d006      	beq.n	8013d3e <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8013d34:	2b03      	cmp	r3, #3
 8013d36:	d002      	beq.n	8013d3e <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8013d38:	f06f 030a 	mvn.w	r3, #10
 8013d3c:	e049      	b.n	8013dd2 <tcp_write_checks+0xda>
  } else if (len == 0) {
 8013d3e:	887b      	ldrh	r3, [r7, #2]
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d101      	bne.n	8013d48 <tcp_write_checks+0x50>
    return ERR_OK;
 8013d44:	2300      	movs	r3, #0
 8013d46:	e044      	b.n	8013dd2 <tcp_write_checks+0xda>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8013d4e:	887a      	ldrh	r2, [r7, #2]
 8013d50:	429a      	cmp	r2, r3
 8013d52:	d909      	bls.n	8013d68 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	8b5b      	ldrh	r3, [r3, #26]
 8013d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013d5c:	b29a      	uxth	r2, r3
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8013d62:	f04f 33ff 	mov.w	r3, #4294967295
 8013d66:	e034      	b.n	8013dd2 <tcp_write_checks+0xda>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013d6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8013d72:	d309      	bcc.n	8013d88 <tcp_write_checks+0x90>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	8b5b      	ldrh	r3, [r3, #26]
 8013d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013d7c:	b29a      	uxth	r2, r3
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8013d82:	f04f 33ff 	mov.w	r3, #4294967295
 8013d86:	e024      	b.n	8013dd2 <tcp_write_checks+0xda>
  }
  if (pcb->snd_queuelen != 0) {
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d00f      	beq.n	8013db2 <tcp_write_checks+0xba>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d11a      	bne.n	8013dd0 <tcp_write_checks+0xd8>
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d116      	bne.n	8013dd0 <tcp_write_checks+0xd8>
 8013da2:	4b0e      	ldr	r3, [pc, #56]	; (8013ddc <tcp_write_checks+0xe4>)
 8013da4:	f240 1255 	movw	r2, #341	; 0x155
 8013da8:	490f      	ldr	r1, [pc, #60]	; (8013de8 <tcp_write_checks+0xf0>)
 8013daa:	480e      	ldr	r0, [pc, #56]	; (8013de4 <tcp_write_checks+0xec>)
 8013dac:	f005 fbfc 	bl	80195a8 <iprintf>
 8013db0:	e00e      	b.n	8013dd0 <tcp_write_checks+0xd8>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d103      	bne.n	8013dc2 <tcp_write_checks+0xca>
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d006      	beq.n	8013dd0 <tcp_write_checks+0xd8>
 8013dc2:	4b06      	ldr	r3, [pc, #24]	; (8013ddc <tcp_write_checks+0xe4>)
 8013dc4:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8013dc8:	4908      	ldr	r1, [pc, #32]	; (8013dec <tcp_write_checks+0xf4>)
 8013dca:	4806      	ldr	r0, [pc, #24]	; (8013de4 <tcp_write_checks+0xec>)
 8013dcc:	f005 fbec 	bl	80195a8 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8013dd0:	2300      	movs	r3, #0
}
 8013dd2:	4618      	mov	r0, r3
 8013dd4:	3708      	adds	r7, #8
 8013dd6:	46bd      	mov	sp, r7
 8013dd8:	bd80      	pop	{r7, pc}
 8013dda:	bf00      	nop
 8013ddc:	0801d420 	.word	0x0801d420
 8013de0:	0801d530 	.word	0x0801d530
 8013de4:	0801d474 	.word	0x0801d474
 8013de8:	0801d550 	.word	0x0801d550
 8013dec:	0801d58c 	.word	0x0801d58c

08013df0 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8013df0:	b590      	push	{r4, r7, lr}
 8013df2:	b09b      	sub	sp, #108	; 0x6c
 8013df4:	af04      	add	r7, sp, #16
 8013df6:	60f8      	str	r0, [r7, #12]
 8013df8:	60b9      	str	r1, [r7, #8]
 8013dfa:	4611      	mov	r1, r2
 8013dfc:	461a      	mov	r2, r3
 8013dfe:	460b      	mov	r3, r1
 8013e00:	80fb      	strh	r3, [r7, #6]
 8013e02:	4613      	mov	r3, r2
 8013e04:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8013e06:	2300      	movs	r3, #0
 8013e08:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8013e0a:	2300      	movs	r3, #0
 8013e0c:	653b      	str	r3, [r7, #80]	; 0x50
 8013e0e:	2300      	movs	r3, #0
 8013e10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013e12:	2300      	movs	r3, #0
 8013e14:	64bb      	str	r3, [r7, #72]	; 0x48
 8013e16:	2300      	movs	r3, #0
 8013e18:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8013e1a:	2300      	movs	r3, #0
 8013e1c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8013e20:	2300      	movs	r3, #0
 8013e22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8013e26:	2300      	movs	r3, #0
 8013e28:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8013e2a:	2300      	movs	r3, #0
 8013e2c:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8013e2e:	2300      	movs	r3, #0
 8013e30:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d109      	bne.n	8013e4c <tcp_write+0x5c>
 8013e38:	4ba4      	ldr	r3, [pc, #656]	; (80140cc <tcp_write+0x2dc>)
 8013e3a:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8013e3e:	49a4      	ldr	r1, [pc, #656]	; (80140d0 <tcp_write+0x2e0>)
 8013e40:	48a4      	ldr	r0, [pc, #656]	; (80140d4 <tcp_write+0x2e4>)
 8013e42:	f005 fbb1 	bl	80195a8 <iprintf>
 8013e46:	f06f 030f 	mvn.w	r3, #15
 8013e4a:	e32c      	b.n	80144a6 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8013e4c:	68fb      	ldr	r3, [r7, #12]
 8013e4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8013e52:	085b      	lsrs	r3, r3, #1
 8013e54:	b29a      	uxth	r2, r3
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013e5a:	4293      	cmp	r3, r2
 8013e5c:	bf28      	it	cs
 8013e5e:	4613      	movcs	r3, r2
 8013e60:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8013e62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d102      	bne.n	8013e6e <tcp_write+0x7e>
 8013e68:	68fb      	ldr	r3, [r7, #12]
 8013e6a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013e6c:	e000      	b.n	8013e70 <tcp_write+0x80>
 8013e6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013e70:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8013e72:	68bb      	ldr	r3, [r7, #8]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d109      	bne.n	8013e8c <tcp_write+0x9c>
 8013e78:	4b94      	ldr	r3, [pc, #592]	; (80140cc <tcp_write+0x2dc>)
 8013e7a:	f240 12ad 	movw	r2, #429	; 0x1ad
 8013e7e:	4996      	ldr	r1, [pc, #600]	; (80140d8 <tcp_write+0x2e8>)
 8013e80:	4894      	ldr	r0, [pc, #592]	; (80140d4 <tcp_write+0x2e4>)
 8013e82:	f005 fb91 	bl	80195a8 <iprintf>
 8013e86:	f06f 030f 	mvn.w	r3, #15
 8013e8a:	e30c      	b.n	80144a6 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8013e8c:	88fb      	ldrh	r3, [r7, #6]
 8013e8e:	4619      	mov	r1, r3
 8013e90:	68f8      	ldr	r0, [r7, #12]
 8013e92:	f7ff ff31 	bl	8013cf8 <tcp_write_checks>
 8013e96:	4603      	mov	r3, r0
 8013e98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8013e9c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d002      	beq.n	8013eaa <tcp_write+0xba>
    return err;
 8013ea4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8013ea8:	e2fd      	b.n	80144a6 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013eb0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8013eb4:	2300      	movs	r3, #0
 8013eb6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8013eba:	68fb      	ldr	r3, [r7, #12]
 8013ebc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	f000 80f6 	beq.w	80140b0 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ec8:	653b      	str	r3, [r7, #80]	; 0x50
 8013eca:	e002      	b.n	8013ed2 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8013ecc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013ece:	681b      	ldr	r3, [r3, #0]
 8013ed0:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8013ed2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013ed4:	681b      	ldr	r3, [r3, #0]
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	d1f8      	bne.n	8013ecc <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8013eda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013edc:	7a9b      	ldrb	r3, [r3, #10]
 8013ede:	009b      	lsls	r3, r3, #2
 8013ee0:	b29b      	uxth	r3, r3
 8013ee2:	f003 0304 	and.w	r3, r3, #4
 8013ee6:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8013ee8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8013eea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013eec:	891b      	ldrh	r3, [r3, #8]
 8013eee:	4619      	mov	r1, r3
 8013ef0:	8c3b      	ldrh	r3, [r7, #32]
 8013ef2:	440b      	add	r3, r1
 8013ef4:	429a      	cmp	r2, r3
 8013ef6:	da06      	bge.n	8013f06 <tcp_write+0x116>
 8013ef8:	4b74      	ldr	r3, [pc, #464]	; (80140cc <tcp_write+0x2dc>)
 8013efa:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8013efe:	4977      	ldr	r1, [pc, #476]	; (80140dc <tcp_write+0x2ec>)
 8013f00:	4874      	ldr	r0, [pc, #464]	; (80140d4 <tcp_write+0x2e4>)
 8013f02:	f005 fb51 	bl	80195a8 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8013f06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013f08:	891a      	ldrh	r2, [r3, #8]
 8013f0a:	8c3b      	ldrh	r3, [r7, #32]
 8013f0c:	4413      	add	r3, r2
 8013f0e:	b29b      	uxth	r3, r3
 8013f10:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8013f12:	1ad3      	subs	r3, r2, r3
 8013f14:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8013f16:	68fb      	ldr	r3, [r7, #12]
 8013f18:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8013f1c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8013f1e:	8a7b      	ldrh	r3, [r7, #18]
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d026      	beq.n	8013f72 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8013f24:	8a7b      	ldrh	r3, [r7, #18]
 8013f26:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013f28:	429a      	cmp	r2, r3
 8013f2a:	d206      	bcs.n	8013f3a <tcp_write+0x14a>
 8013f2c:	4b67      	ldr	r3, [pc, #412]	; (80140cc <tcp_write+0x2dc>)
 8013f2e:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8013f32:	496b      	ldr	r1, [pc, #428]	; (80140e0 <tcp_write+0x2f0>)
 8013f34:	4867      	ldr	r0, [pc, #412]	; (80140d4 <tcp_write+0x2e4>)
 8013f36:	f005 fb37 	bl	80195a8 <iprintf>
      seg = last_unsent;
 8013f3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013f3c:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8013f3e:	8a7b      	ldrh	r3, [r7, #18]
 8013f40:	88fa      	ldrh	r2, [r7, #6]
 8013f42:	4293      	cmp	r3, r2
 8013f44:	bf28      	it	cs
 8013f46:	4613      	movcs	r3, r2
 8013f48:	b29b      	uxth	r3, r3
 8013f4a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013f4c:	4293      	cmp	r3, r2
 8013f4e:	bf28      	it	cs
 8013f50:	4613      	movcs	r3, r2
 8013f52:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8013f54:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013f58:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8013f5a:	4413      	add	r3, r2
 8013f5c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8013f60:	8a7a      	ldrh	r2, [r7, #18]
 8013f62:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8013f64:	1ad3      	subs	r3, r2, r3
 8013f66:	b29b      	uxth	r3, r3
 8013f68:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8013f6a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013f6c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8013f6e:	1ad3      	subs	r3, r2, r3
 8013f70:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8013f72:	8a7b      	ldrh	r3, [r7, #18]
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d00b      	beq.n	8013f90 <tcp_write+0x1a0>
 8013f78:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013f7c:	88fb      	ldrh	r3, [r7, #6]
 8013f7e:	429a      	cmp	r2, r3
 8013f80:	d006      	beq.n	8013f90 <tcp_write+0x1a0>
 8013f82:	4b52      	ldr	r3, [pc, #328]	; (80140cc <tcp_write+0x2dc>)
 8013f84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013f88:	4956      	ldr	r1, [pc, #344]	; (80140e4 <tcp_write+0x2f4>)
 8013f8a:	4852      	ldr	r0, [pc, #328]	; (80140d4 <tcp_write+0x2e4>)
 8013f8c:	f005 fb0c 	bl	80195a8 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8013f90:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013f94:	88fb      	ldrh	r3, [r7, #6]
 8013f96:	429a      	cmp	r2, r3
 8013f98:	f080 8168 	bcs.w	801426c <tcp_write+0x47c>
 8013f9c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013f9e:	2b00      	cmp	r3, #0
 8013fa0:	f000 8164 	beq.w	801426c <tcp_write+0x47c>
 8013fa4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013fa6:	891b      	ldrh	r3, [r3, #8]
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	f000 815f 	beq.w	801426c <tcp_write+0x47c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8013fae:	88fa      	ldrh	r2, [r7, #6]
 8013fb0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013fb4:	1ad2      	subs	r2, r2, r3
 8013fb6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013fb8:	4293      	cmp	r3, r2
 8013fba:	bfa8      	it	ge
 8013fbc:	4613      	movge	r3, r2
 8013fbe:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8013fc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013fc2:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8013fc4:	797b      	ldrb	r3, [r7, #5]
 8013fc6:	f003 0301 	and.w	r3, r3, #1
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d027      	beq.n	801401e <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8013fce:	f107 0012 	add.w	r0, r7, #18
 8013fd2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8013fd4:	8bf9      	ldrh	r1, [r7, #30]
 8013fd6:	2301      	movs	r3, #1
 8013fd8:	9302      	str	r3, [sp, #8]
 8013fda:	797b      	ldrb	r3, [r7, #5]
 8013fdc:	9301      	str	r3, [sp, #4]
 8013fde:	68fb      	ldr	r3, [r7, #12]
 8013fe0:	9300      	str	r3, [sp, #0]
 8013fe2:	4603      	mov	r3, r0
 8013fe4:	2000      	movs	r0, #0
 8013fe6:	f7ff fe0d 	bl	8013c04 <tcp_pbuf_prealloc>
 8013fea:	6578      	str	r0, [r7, #84]	; 0x54
 8013fec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	f000 8227 	beq.w	8014442 <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8013ff4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013ff6:	6858      	ldr	r0, [r3, #4]
 8013ff8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013ffc:	68ba      	ldr	r2, [r7, #8]
 8013ffe:	4413      	add	r3, r2
 8014000:	8bfa      	ldrh	r2, [r7, #30]
 8014002:	4619      	mov	r1, r3
 8014004:	f004 fda6 	bl	8018b54 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8014008:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801400a:	f7fb f9f9 	bl	800f400 <pbuf_clen>
 801400e:	4603      	mov	r3, r0
 8014010:	461a      	mov	r2, r3
 8014012:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014016:	4413      	add	r3, r2
 8014018:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801401c:	e041      	b.n	80140a2 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801401e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014020:	685b      	ldr	r3, [r3, #4]
 8014022:	637b      	str	r3, [r7, #52]	; 0x34
 8014024:	e002      	b.n	801402c <tcp_write+0x23c>
 8014026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014028:	681b      	ldr	r3, [r3, #0]
 801402a:	637b      	str	r3, [r7, #52]	; 0x34
 801402c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	2b00      	cmp	r3, #0
 8014032:	d1f8      	bne.n	8014026 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8014034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014036:	7b1b      	ldrb	r3, [r3, #12]
 8014038:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801403c:	2b00      	cmp	r3, #0
 801403e:	d115      	bne.n	801406c <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8014040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014042:	685b      	ldr	r3, [r3, #4]
 8014044:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014046:	8952      	ldrh	r2, [r2, #10]
 8014048:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801404a:	68ba      	ldr	r2, [r7, #8]
 801404c:	429a      	cmp	r2, r3
 801404e:	d10d      	bne.n	801406c <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8014050:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014054:	2b00      	cmp	r3, #0
 8014056:	d006      	beq.n	8014066 <tcp_write+0x276>
 8014058:	4b1c      	ldr	r3, [pc, #112]	; (80140cc <tcp_write+0x2dc>)
 801405a:	f240 2231 	movw	r2, #561	; 0x231
 801405e:	4922      	ldr	r1, [pc, #136]	; (80140e8 <tcp_write+0x2f8>)
 8014060:	481c      	ldr	r0, [pc, #112]	; (80140d4 <tcp_write+0x2e4>)
 8014062:	f005 faa1 	bl	80195a8 <iprintf>
          extendlen = seglen;
 8014066:	8bfb      	ldrh	r3, [r7, #30]
 8014068:	87bb      	strh	r3, [r7, #60]	; 0x3c
 801406a:	e01a      	b.n	80140a2 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801406c:	8bfb      	ldrh	r3, [r7, #30]
 801406e:	2201      	movs	r2, #1
 8014070:	4619      	mov	r1, r3
 8014072:	2000      	movs	r0, #0
 8014074:	f7fa fe58 	bl	800ed28 <pbuf_alloc>
 8014078:	6578      	str	r0, [r7, #84]	; 0x54
 801407a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801407c:	2b00      	cmp	r3, #0
 801407e:	f000 81e2 	beq.w	8014446 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8014082:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014086:	68ba      	ldr	r2, [r7, #8]
 8014088:	441a      	add	r2, r3
 801408a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801408c:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801408e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014090:	f7fb f9b6 	bl	800f400 <pbuf_clen>
 8014094:	4603      	mov	r3, r0
 8014096:	461a      	mov	r2, r3
 8014098:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801409c:	4413      	add	r3, r2
 801409e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 80140a2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80140a6:	8bfb      	ldrh	r3, [r7, #30]
 80140a8:	4413      	add	r3, r2
 80140aa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80140ae:	e0dd      	b.n	801426c <tcp_write+0x47c>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80140b0:	68fb      	ldr	r3, [r7, #12]
 80140b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	f000 80d8 	beq.w	801426c <tcp_write+0x47c>
 80140bc:	4b03      	ldr	r3, [pc, #12]	; (80140cc <tcp_write+0x2dc>)
 80140be:	f240 224a 	movw	r2, #586	; 0x24a
 80140c2:	490a      	ldr	r1, [pc, #40]	; (80140ec <tcp_write+0x2fc>)
 80140c4:	4803      	ldr	r0, [pc, #12]	; (80140d4 <tcp_write+0x2e4>)
 80140c6:	f005 fa6f 	bl	80195a8 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 80140ca:	e0cf      	b.n	801426c <tcp_write+0x47c>
 80140cc:	0801d420 	.word	0x0801d420
 80140d0:	0801d5c0 	.word	0x0801d5c0
 80140d4:	0801d474 	.word	0x0801d474
 80140d8:	0801d5d8 	.word	0x0801d5d8
 80140dc:	0801d60c 	.word	0x0801d60c
 80140e0:	0801d624 	.word	0x0801d624
 80140e4:	0801d644 	.word	0x0801d644
 80140e8:	0801d664 	.word	0x0801d664
 80140ec:	0801d690 	.word	0x0801d690
    struct pbuf *p;
    u16_t left = len - pos;
 80140f0:	88fa      	ldrh	r2, [r7, #6]
 80140f2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80140f6:	1ad3      	subs	r3, r2, r3
 80140f8:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 80140fa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80140fe:	b29b      	uxth	r3, r3
 8014100:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014102:	1ad3      	subs	r3, r2, r3
 8014104:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8014106:	8b7a      	ldrh	r2, [r7, #26]
 8014108:	8bbb      	ldrh	r3, [r7, #28]
 801410a:	4293      	cmp	r3, r2
 801410c:	bf28      	it	cs
 801410e:	4613      	movcs	r3, r2
 8014110:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014112:	797b      	ldrb	r3, [r7, #5]
 8014114:	f003 0301 	and.w	r3, r3, #1
 8014118:	2b00      	cmp	r3, #0
 801411a:	d036      	beq.n	801418a <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801411c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014120:	b29a      	uxth	r2, r3
 8014122:	8b3b      	ldrh	r3, [r7, #24]
 8014124:	4413      	add	r3, r2
 8014126:	b299      	uxth	r1, r3
 8014128:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801412a:	2b00      	cmp	r3, #0
 801412c:	bf0c      	ite	eq
 801412e:	2301      	moveq	r3, #1
 8014130:	2300      	movne	r3, #0
 8014132:	b2db      	uxtb	r3, r3
 8014134:	f107 0012 	add.w	r0, r7, #18
 8014138:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801413a:	9302      	str	r3, [sp, #8]
 801413c:	797b      	ldrb	r3, [r7, #5]
 801413e:	9301      	str	r3, [sp, #4]
 8014140:	68fb      	ldr	r3, [r7, #12]
 8014142:	9300      	str	r3, [sp, #0]
 8014144:	4603      	mov	r3, r0
 8014146:	2036      	movs	r0, #54	; 0x36
 8014148:	f7ff fd5c 	bl	8013c04 <tcp_pbuf_prealloc>
 801414c:	6338      	str	r0, [r7, #48]	; 0x30
 801414e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014150:	2b00      	cmp	r3, #0
 8014152:	f000 817a 	beq.w	801444a <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8014156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014158:	895b      	ldrh	r3, [r3, #10]
 801415a:	8b3a      	ldrh	r2, [r7, #24]
 801415c:	429a      	cmp	r2, r3
 801415e:	d906      	bls.n	801416e <tcp_write+0x37e>
 8014160:	4b8d      	ldr	r3, [pc, #564]	; (8014398 <tcp_write+0x5a8>)
 8014162:	f240 2266 	movw	r2, #614	; 0x266
 8014166:	498d      	ldr	r1, [pc, #564]	; (801439c <tcp_write+0x5ac>)
 8014168:	488d      	ldr	r0, [pc, #564]	; (80143a0 <tcp_write+0x5b0>)
 801416a:	f005 fa1d 	bl	80195a8 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801416e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014170:	685a      	ldr	r2, [r3, #4]
 8014172:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014176:	18d0      	adds	r0, r2, r3
 8014178:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801417c:	68ba      	ldr	r2, [r7, #8]
 801417e:	4413      	add	r3, r2
 8014180:	8b3a      	ldrh	r2, [r7, #24]
 8014182:	4619      	mov	r1, r3
 8014184:	f004 fce6 	bl	8018b54 <memcpy>
 8014188:	e02f      	b.n	80141ea <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801418a:	8a7b      	ldrh	r3, [r7, #18]
 801418c:	2b00      	cmp	r3, #0
 801418e:	d006      	beq.n	801419e <tcp_write+0x3ae>
 8014190:	4b81      	ldr	r3, [pc, #516]	; (8014398 <tcp_write+0x5a8>)
 8014192:	f240 2271 	movw	r2, #625	; 0x271
 8014196:	4983      	ldr	r1, [pc, #524]	; (80143a4 <tcp_write+0x5b4>)
 8014198:	4881      	ldr	r0, [pc, #516]	; (80143a0 <tcp_write+0x5b0>)
 801419a:	f005 fa05 	bl	80195a8 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801419e:	8b3b      	ldrh	r3, [r7, #24]
 80141a0:	2201      	movs	r2, #1
 80141a2:	4619      	mov	r1, r3
 80141a4:	2036      	movs	r0, #54	; 0x36
 80141a6:	f7fa fdbf 	bl	800ed28 <pbuf_alloc>
 80141aa:	6178      	str	r0, [r7, #20]
 80141ac:	697b      	ldr	r3, [r7, #20]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	f000 814d 	beq.w	801444e <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 80141b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80141b8:	68ba      	ldr	r2, [r7, #8]
 80141ba:	441a      	add	r2, r3
 80141bc:	697b      	ldr	r3, [r7, #20]
 80141be:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80141c0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80141c4:	b29b      	uxth	r3, r3
 80141c6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80141ca:	4619      	mov	r1, r3
 80141cc:	2036      	movs	r0, #54	; 0x36
 80141ce:	f7fa fdab 	bl	800ed28 <pbuf_alloc>
 80141d2:	6338      	str	r0, [r7, #48]	; 0x30
 80141d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d103      	bne.n	80141e2 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 80141da:	6978      	ldr	r0, [r7, #20]
 80141dc:	f7fb f888 	bl	800f2f0 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 80141e0:	e138      	b.n	8014454 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 80141e2:	6979      	ldr	r1, [r7, #20]
 80141e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80141e6:	f7fb f945 	bl	800f474 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80141ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80141ec:	f7fb f908 	bl	800f400 <pbuf_clen>
 80141f0:	4603      	mov	r3, r0
 80141f2:	461a      	mov	r2, r3
 80141f4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80141f8:	4413      	add	r3, r2
 80141fa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 80141fe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014202:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8014206:	d903      	bls.n	8014210 <tcp_write+0x420>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8014208:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801420a:	f7fb f871 	bl	800f2f0 <pbuf_free>
      goto memerr;
 801420e:	e121      	b.n	8014454 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8014210:	68fb      	ldr	r3, [r7, #12]
 8014212:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8014214:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014218:	441a      	add	r2, r3
 801421a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801421e:	9300      	str	r3, [sp, #0]
 8014220:	4613      	mov	r3, r2
 8014222:	2200      	movs	r2, #0
 8014224:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014226:	68f8      	ldr	r0, [r7, #12]
 8014228:	f7ff fc4e 	bl	8013ac8 <tcp_create_segment>
 801422c:	64f8      	str	r0, [r7, #76]	; 0x4c
 801422e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014230:	2b00      	cmp	r3, #0
 8014232:	f000 810e 	beq.w	8014452 <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8014236:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014238:	2b00      	cmp	r3, #0
 801423a:	d102      	bne.n	8014242 <tcp_write+0x452>
      queue = seg;
 801423c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801423e:	647b      	str	r3, [r7, #68]	; 0x44
 8014240:	e00c      	b.n	801425c <tcp_write+0x46c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8014242:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014244:	2b00      	cmp	r3, #0
 8014246:	d106      	bne.n	8014256 <tcp_write+0x466>
 8014248:	4b53      	ldr	r3, [pc, #332]	; (8014398 <tcp_write+0x5a8>)
 801424a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801424e:	4956      	ldr	r1, [pc, #344]	; (80143a8 <tcp_write+0x5b8>)
 8014250:	4853      	ldr	r0, [pc, #332]	; (80143a0 <tcp_write+0x5b0>)
 8014252:	f005 f9a9 	bl	80195a8 <iprintf>
      prev_seg->next = seg;
 8014256:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014258:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801425a:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801425c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801425e:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8014260:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014264:	8b3b      	ldrh	r3, [r7, #24]
 8014266:	4413      	add	r3, r2
 8014268:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 801426c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014270:	88fb      	ldrh	r3, [r7, #6]
 8014272:	429a      	cmp	r2, r3
 8014274:	f4ff af3c 	bcc.w	80140f0 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8014278:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801427a:	2b00      	cmp	r3, #0
 801427c:	d02c      	beq.n	80142d8 <tcp_write+0x4e8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801427e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014280:	685b      	ldr	r3, [r3, #4]
 8014282:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014284:	e01e      	b.n	80142c4 <tcp_write+0x4d4>
      p->tot_len += oversize_used;
 8014286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014288:	891a      	ldrh	r2, [r3, #8]
 801428a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801428c:	4413      	add	r3, r2
 801428e:	b29a      	uxth	r2, r3
 8014290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014292:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8014294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014296:	681b      	ldr	r3, [r3, #0]
 8014298:	2b00      	cmp	r3, #0
 801429a:	d110      	bne.n	80142be <tcp_write+0x4ce>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801429c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801429e:	685b      	ldr	r3, [r3, #4]
 80142a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80142a2:	8952      	ldrh	r2, [r2, #10]
 80142a4:	4413      	add	r3, r2
 80142a6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80142a8:	68b9      	ldr	r1, [r7, #8]
 80142aa:	4618      	mov	r0, r3
 80142ac:	f004 fc52 	bl	8018b54 <memcpy>
        p->len += oversize_used;
 80142b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142b2:	895a      	ldrh	r2, [r3, #10]
 80142b4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80142b6:	4413      	add	r3, r2
 80142b8:	b29a      	uxth	r2, r3
 80142ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142bc:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80142be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80142c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d1dd      	bne.n	8014286 <tcp_write+0x496>
      }
    }
    last_unsent->len += oversize_used;
 80142ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80142cc:	891a      	ldrh	r2, [r3, #8]
 80142ce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80142d0:	4413      	add	r3, r2
 80142d2:	b29a      	uxth	r2, r3
 80142d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80142d6:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80142d8:	8a7a      	ldrh	r2, [r7, #18]
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80142e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d018      	beq.n	8014318 <tcp_write+0x528>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80142e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d106      	bne.n	80142fa <tcp_write+0x50a>
 80142ec:	4b2a      	ldr	r3, [pc, #168]	; (8014398 <tcp_write+0x5a8>)
 80142ee:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80142f2:	492e      	ldr	r1, [pc, #184]	; (80143ac <tcp_write+0x5bc>)
 80142f4:	482a      	ldr	r0, [pc, #168]	; (80143a0 <tcp_write+0x5b0>)
 80142f6:	f005 f957 	bl	80195a8 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80142fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80142fc:	685b      	ldr	r3, [r3, #4]
 80142fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8014300:	4618      	mov	r0, r3
 8014302:	f7fb f8b7 	bl	800f474 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8014306:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014308:	891a      	ldrh	r2, [r3, #8]
 801430a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801430c:	891b      	ldrh	r3, [r3, #8]
 801430e:	4413      	add	r3, r2
 8014310:	b29a      	uxth	r2, r3
 8014312:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014314:	811a      	strh	r2, [r3, #8]
 8014316:	e037      	b.n	8014388 <tcp_write+0x598>
  } else if (extendlen > 0) {
 8014318:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801431a:	2b00      	cmp	r3, #0
 801431c:	d034      	beq.n	8014388 <tcp_write+0x598>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801431e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014320:	2b00      	cmp	r3, #0
 8014322:	d003      	beq.n	801432c <tcp_write+0x53c>
 8014324:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014326:	685b      	ldr	r3, [r3, #4]
 8014328:	2b00      	cmp	r3, #0
 801432a:	d106      	bne.n	801433a <tcp_write+0x54a>
 801432c:	4b1a      	ldr	r3, [pc, #104]	; (8014398 <tcp_write+0x5a8>)
 801432e:	f240 22e6 	movw	r2, #742	; 0x2e6
 8014332:	491f      	ldr	r1, [pc, #124]	; (80143b0 <tcp_write+0x5c0>)
 8014334:	481a      	ldr	r0, [pc, #104]	; (80143a0 <tcp_write+0x5b0>)
 8014336:	f005 f937 	bl	80195a8 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801433a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801433c:	685b      	ldr	r3, [r3, #4]
 801433e:	62bb      	str	r3, [r7, #40]	; 0x28
 8014340:	e009      	b.n	8014356 <tcp_write+0x566>
      p->tot_len += extendlen;
 8014342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014344:	891a      	ldrh	r2, [r3, #8]
 8014346:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014348:	4413      	add	r3, r2
 801434a:	b29a      	uxth	r2, r3
 801434c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801434e:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8014350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014352:	681b      	ldr	r3, [r3, #0]
 8014354:	62bb      	str	r3, [r7, #40]	; 0x28
 8014356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014358:	681b      	ldr	r3, [r3, #0]
 801435a:	2b00      	cmp	r3, #0
 801435c:	d1f1      	bne.n	8014342 <tcp_write+0x552>
    }
    p->tot_len += extendlen;
 801435e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014360:	891a      	ldrh	r2, [r3, #8]
 8014362:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014364:	4413      	add	r3, r2
 8014366:	b29a      	uxth	r2, r3
 8014368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801436a:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801436c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801436e:	895a      	ldrh	r2, [r3, #10]
 8014370:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014372:	4413      	add	r3, r2
 8014374:	b29a      	uxth	r2, r3
 8014376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014378:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801437a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801437c:	891a      	ldrh	r2, [r3, #8]
 801437e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014380:	4413      	add	r3, r2
 8014382:	b29a      	uxth	r2, r3
 8014384:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014386:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8014388:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801438a:	2b00      	cmp	r3, #0
 801438c:	d112      	bne.n	80143b4 <tcp_write+0x5c4>
    pcb->unsent = queue;
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014392:	66da      	str	r2, [r3, #108]	; 0x6c
 8014394:	e011      	b.n	80143ba <tcp_write+0x5ca>
 8014396:	bf00      	nop
 8014398:	0801d420 	.word	0x0801d420
 801439c:	0801d6c0 	.word	0x0801d6c0
 80143a0:	0801d474 	.word	0x0801d474
 80143a4:	0801d700 	.word	0x0801d700
 80143a8:	0801d710 	.word	0x0801d710
 80143ac:	0801d724 	.word	0x0801d724
 80143b0:	0801d75c 	.word	0x0801d75c
  } else {
    last_unsent->next = queue;
 80143b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80143b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80143b8:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80143ba:	68fb      	ldr	r3, [r7, #12]
 80143bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80143be:	88fb      	ldrh	r3, [r7, #6]
 80143c0:	441a      	add	r2, r3
 80143c2:	68fb      	ldr	r3, [r7, #12]
 80143c4:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 80143c6:	68fb      	ldr	r3, [r7, #12]
 80143c8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80143cc:	88fb      	ldrh	r3, [r7, #6]
 80143ce:	1ad3      	subs	r3, r2, r3
 80143d0:	b29a      	uxth	r2, r3
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 80143d8:	68fb      	ldr	r3, [r7, #12]
 80143da:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80143de:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80143e2:	68fb      	ldr	r3, [r7, #12]
 80143e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d00e      	beq.n	801440a <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 80143ec:	68fb      	ldr	r3, [r7, #12]
 80143ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143f0:	2b00      	cmp	r3, #0
 80143f2:	d10a      	bne.n	801440a <tcp_write+0x61a>
 80143f4:	68fb      	ldr	r3, [r7, #12]
 80143f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d106      	bne.n	801440a <tcp_write+0x61a>
 80143fc:	4b2c      	ldr	r3, [pc, #176]	; (80144b0 <tcp_write+0x6c0>)
 80143fe:	f240 3212 	movw	r2, #786	; 0x312
 8014402:	492c      	ldr	r1, [pc, #176]	; (80144b4 <tcp_write+0x6c4>)
 8014404:	482c      	ldr	r0, [pc, #176]	; (80144b8 <tcp_write+0x6c8>)
 8014406:	f005 f8cf 	bl	80195a8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801440a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801440c:	2b00      	cmp	r3, #0
 801440e:	d016      	beq.n	801443e <tcp_write+0x64e>
 8014410:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014412:	68db      	ldr	r3, [r3, #12]
 8014414:	2b00      	cmp	r3, #0
 8014416:	d012      	beq.n	801443e <tcp_write+0x64e>
 8014418:	797b      	ldrb	r3, [r7, #5]
 801441a:	f003 0302 	and.w	r3, r3, #2
 801441e:	2b00      	cmp	r3, #0
 8014420:	d10d      	bne.n	801443e <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8014422:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014424:	68db      	ldr	r3, [r3, #12]
 8014426:	899b      	ldrh	r3, [r3, #12]
 8014428:	b29c      	uxth	r4, r3
 801442a:	2008      	movs	r0, #8
 801442c:	f7f9 fc9d 	bl	800dd6a <lwip_htons>
 8014430:	4603      	mov	r3, r0
 8014432:	461a      	mov	r2, r3
 8014434:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014436:	68db      	ldr	r3, [r3, #12]
 8014438:	4322      	orrs	r2, r4
 801443a:	b292      	uxth	r2, r2
 801443c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801443e:	2300      	movs	r3, #0
 8014440:	e031      	b.n	80144a6 <tcp_write+0x6b6>
          goto memerr;
 8014442:	bf00      	nop
 8014444:	e006      	b.n	8014454 <tcp_write+0x664>
            goto memerr;
 8014446:	bf00      	nop
 8014448:	e004      	b.n	8014454 <tcp_write+0x664>
        goto memerr;
 801444a:	bf00      	nop
 801444c:	e002      	b.n	8014454 <tcp_write+0x664>
        goto memerr;
 801444e:	bf00      	nop
 8014450:	e000      	b.n	8014454 <tcp_write+0x664>
      goto memerr;
 8014452:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	8b5b      	ldrh	r3, [r3, #26]
 8014458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801445c:	b29a      	uxth	r2, r3
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8014462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014464:	2b00      	cmp	r3, #0
 8014466:	d002      	beq.n	801446e <tcp_write+0x67e>
    pbuf_free(concat_p);
 8014468:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801446a:	f7fa ff41 	bl	800f2f0 <pbuf_free>
  }
  if (queue != NULL) {
 801446e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014470:	2b00      	cmp	r3, #0
 8014472:	d002      	beq.n	801447a <tcp_write+0x68a>
    tcp_segs_free(queue);
 8014474:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8014476:	f7fc fb89 	bl	8010b8c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014480:	2b00      	cmp	r3, #0
 8014482:	d00e      	beq.n	80144a2 <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8014484:	68fb      	ldr	r3, [r7, #12]
 8014486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014488:	2b00      	cmp	r3, #0
 801448a:	d10a      	bne.n	80144a2 <tcp_write+0x6b2>
 801448c:	68fb      	ldr	r3, [r7, #12]
 801448e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014490:	2b00      	cmp	r3, #0
 8014492:	d106      	bne.n	80144a2 <tcp_write+0x6b2>
 8014494:	4b06      	ldr	r3, [pc, #24]	; (80144b0 <tcp_write+0x6c0>)
 8014496:	f240 3227 	movw	r2, #807	; 0x327
 801449a:	4906      	ldr	r1, [pc, #24]	; (80144b4 <tcp_write+0x6c4>)
 801449c:	4806      	ldr	r0, [pc, #24]	; (80144b8 <tcp_write+0x6c8>)
 801449e:	f005 f883 	bl	80195a8 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 80144a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80144a6:	4618      	mov	r0, r3
 80144a8:	375c      	adds	r7, #92	; 0x5c
 80144aa:	46bd      	mov	sp, r7
 80144ac:	bd90      	pop	{r4, r7, pc}
 80144ae:	bf00      	nop
 80144b0:	0801d420 	.word	0x0801d420
 80144b4:	0801d794 	.word	0x0801d794
 80144b8:	0801d474 	.word	0x0801d474

080144bc <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80144bc:	b590      	push	{r4, r7, lr}
 80144be:	b08b      	sub	sp, #44	; 0x2c
 80144c0:	af02      	add	r7, sp, #8
 80144c2:	6078      	str	r0, [r7, #4]
 80144c4:	460b      	mov	r3, r1
 80144c6:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80144c8:	2300      	movs	r3, #0
 80144ca:	61fb      	str	r3, [r7, #28]
 80144cc:	2300      	movs	r3, #0
 80144ce:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80144d0:	2300      	movs	r3, #0
 80144d2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d106      	bne.n	80144e8 <tcp_split_unsent_seg+0x2c>
 80144da:	4b95      	ldr	r3, [pc, #596]	; (8014730 <tcp_split_unsent_seg+0x274>)
 80144dc:	f240 324b 	movw	r2, #843	; 0x34b
 80144e0:	4994      	ldr	r1, [pc, #592]	; (8014734 <tcp_split_unsent_seg+0x278>)
 80144e2:	4895      	ldr	r0, [pc, #596]	; (8014738 <tcp_split_unsent_seg+0x27c>)
 80144e4:	f005 f860 	bl	80195a8 <iprintf>

  useg = pcb->unsent;
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80144ec:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80144ee:	697b      	ldr	r3, [r7, #20]
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d102      	bne.n	80144fa <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80144f4:	f04f 33ff 	mov.w	r3, #4294967295
 80144f8:	e116      	b.n	8014728 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80144fa:	887b      	ldrh	r3, [r7, #2]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d109      	bne.n	8014514 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8014500:	4b8b      	ldr	r3, [pc, #556]	; (8014730 <tcp_split_unsent_seg+0x274>)
 8014502:	f240 3253 	movw	r2, #851	; 0x353
 8014506:	498d      	ldr	r1, [pc, #564]	; (801473c <tcp_split_unsent_seg+0x280>)
 8014508:	488b      	ldr	r0, [pc, #556]	; (8014738 <tcp_split_unsent_seg+0x27c>)
 801450a:	f005 f84d 	bl	80195a8 <iprintf>
    return ERR_VAL;
 801450e:	f06f 0305 	mvn.w	r3, #5
 8014512:	e109      	b.n	8014728 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8014514:	697b      	ldr	r3, [r7, #20]
 8014516:	891b      	ldrh	r3, [r3, #8]
 8014518:	887a      	ldrh	r2, [r7, #2]
 801451a:	429a      	cmp	r2, r3
 801451c:	d301      	bcc.n	8014522 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801451e:	2300      	movs	r3, #0
 8014520:	e102      	b.n	8014728 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014526:	887a      	ldrh	r2, [r7, #2]
 8014528:	429a      	cmp	r2, r3
 801452a:	d906      	bls.n	801453a <tcp_split_unsent_seg+0x7e>
 801452c:	4b80      	ldr	r3, [pc, #512]	; (8014730 <tcp_split_unsent_seg+0x274>)
 801452e:	f240 325b 	movw	r2, #859	; 0x35b
 8014532:	4983      	ldr	r1, [pc, #524]	; (8014740 <tcp_split_unsent_seg+0x284>)
 8014534:	4880      	ldr	r0, [pc, #512]	; (8014738 <tcp_split_unsent_seg+0x27c>)
 8014536:	f005 f837 	bl	80195a8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801453a:	697b      	ldr	r3, [r7, #20]
 801453c:	891b      	ldrh	r3, [r3, #8]
 801453e:	2b00      	cmp	r3, #0
 8014540:	d106      	bne.n	8014550 <tcp_split_unsent_seg+0x94>
 8014542:	4b7b      	ldr	r3, [pc, #492]	; (8014730 <tcp_split_unsent_seg+0x274>)
 8014544:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8014548:	497e      	ldr	r1, [pc, #504]	; (8014744 <tcp_split_unsent_seg+0x288>)
 801454a:	487b      	ldr	r0, [pc, #492]	; (8014738 <tcp_split_unsent_seg+0x27c>)
 801454c:	f005 f82c 	bl	80195a8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8014550:	697b      	ldr	r3, [r7, #20]
 8014552:	7a9b      	ldrb	r3, [r3, #10]
 8014554:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8014556:	7bfb      	ldrb	r3, [r7, #15]
 8014558:	009b      	lsls	r3, r3, #2
 801455a:	b2db      	uxtb	r3, r3
 801455c:	f003 0304 	and.w	r3, r3, #4
 8014560:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8014562:	697b      	ldr	r3, [r7, #20]
 8014564:	891a      	ldrh	r2, [r3, #8]
 8014566:	887b      	ldrh	r3, [r7, #2]
 8014568:	1ad3      	subs	r3, r2, r3
 801456a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801456c:	7bbb      	ldrb	r3, [r7, #14]
 801456e:	b29a      	uxth	r2, r3
 8014570:	89bb      	ldrh	r3, [r7, #12]
 8014572:	4413      	add	r3, r2
 8014574:	b29b      	uxth	r3, r3
 8014576:	f44f 7220 	mov.w	r2, #640	; 0x280
 801457a:	4619      	mov	r1, r3
 801457c:	2036      	movs	r0, #54	; 0x36
 801457e:	f7fa fbd3 	bl	800ed28 <pbuf_alloc>
 8014582:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014584:	693b      	ldr	r3, [r7, #16]
 8014586:	2b00      	cmp	r3, #0
 8014588:	f000 80b7 	beq.w	80146fa <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801458c:	697b      	ldr	r3, [r7, #20]
 801458e:	685b      	ldr	r3, [r3, #4]
 8014590:	891a      	ldrh	r2, [r3, #8]
 8014592:	697b      	ldr	r3, [r7, #20]
 8014594:	891b      	ldrh	r3, [r3, #8]
 8014596:	1ad3      	subs	r3, r2, r3
 8014598:	b29a      	uxth	r2, r3
 801459a:	887b      	ldrh	r3, [r7, #2]
 801459c:	4413      	add	r3, r2
 801459e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80145a0:	697b      	ldr	r3, [r7, #20]
 80145a2:	6858      	ldr	r0, [r3, #4]
 80145a4:	693b      	ldr	r3, [r7, #16]
 80145a6:	685a      	ldr	r2, [r3, #4]
 80145a8:	7bbb      	ldrb	r3, [r7, #14]
 80145aa:	18d1      	adds	r1, r2, r3
 80145ac:	897b      	ldrh	r3, [r7, #10]
 80145ae:	89ba      	ldrh	r2, [r7, #12]
 80145b0:	f7fb f888 	bl	800f6c4 <pbuf_copy_partial>
 80145b4:	4603      	mov	r3, r0
 80145b6:	461a      	mov	r2, r3
 80145b8:	89bb      	ldrh	r3, [r7, #12]
 80145ba:	4293      	cmp	r3, r2
 80145bc:	f040 809f 	bne.w	80146fe <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80145c0:	697b      	ldr	r3, [r7, #20]
 80145c2:	68db      	ldr	r3, [r3, #12]
 80145c4:	899b      	ldrh	r3, [r3, #12]
 80145c6:	b29b      	uxth	r3, r3
 80145c8:	4618      	mov	r0, r3
 80145ca:	f7f9 fbce 	bl	800dd6a <lwip_htons>
 80145ce:	4603      	mov	r3, r0
 80145d0:	b2db      	uxtb	r3, r3
 80145d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80145d6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80145d8:	2300      	movs	r3, #0
 80145da:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80145dc:	7efb      	ldrb	r3, [r7, #27]
 80145de:	f003 0308 	and.w	r3, r3, #8
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d007      	beq.n	80145f6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80145e6:	7efb      	ldrb	r3, [r7, #27]
 80145e8:	f023 0308 	bic.w	r3, r3, #8
 80145ec:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80145ee:	7ebb      	ldrb	r3, [r7, #26]
 80145f0:	f043 0308 	orr.w	r3, r3, #8
 80145f4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80145f6:	7efb      	ldrb	r3, [r7, #27]
 80145f8:	f003 0301 	and.w	r3, r3, #1
 80145fc:	2b00      	cmp	r3, #0
 80145fe:	d007      	beq.n	8014610 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8014600:	7efb      	ldrb	r3, [r7, #27]
 8014602:	f023 0301 	bic.w	r3, r3, #1
 8014606:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8014608:	7ebb      	ldrb	r3, [r7, #26]
 801460a:	f043 0301 	orr.w	r3, r3, #1
 801460e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8014610:	697b      	ldr	r3, [r7, #20]
 8014612:	68db      	ldr	r3, [r3, #12]
 8014614:	685b      	ldr	r3, [r3, #4]
 8014616:	4618      	mov	r0, r3
 8014618:	f7f9 fbbc 	bl	800dd94 <lwip_htonl>
 801461c:	4602      	mov	r2, r0
 801461e:	887b      	ldrh	r3, [r7, #2]
 8014620:	18d1      	adds	r1, r2, r3
 8014622:	7eba      	ldrb	r2, [r7, #26]
 8014624:	7bfb      	ldrb	r3, [r7, #15]
 8014626:	9300      	str	r3, [sp, #0]
 8014628:	460b      	mov	r3, r1
 801462a:	6939      	ldr	r1, [r7, #16]
 801462c:	6878      	ldr	r0, [r7, #4]
 801462e:	f7ff fa4b 	bl	8013ac8 <tcp_create_segment>
 8014632:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8014634:	69fb      	ldr	r3, [r7, #28]
 8014636:	2b00      	cmp	r3, #0
 8014638:	d063      	beq.n	8014702 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801463a:	697b      	ldr	r3, [r7, #20]
 801463c:	685b      	ldr	r3, [r3, #4]
 801463e:	4618      	mov	r0, r3
 8014640:	f7fa fede 	bl	800f400 <pbuf_clen>
 8014644:	4603      	mov	r3, r0
 8014646:	461a      	mov	r2, r3
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801464e:	1a9b      	subs	r3, r3, r2
 8014650:	b29a      	uxth	r2, r3
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8014658:	697b      	ldr	r3, [r7, #20]
 801465a:	6858      	ldr	r0, [r3, #4]
 801465c:	697b      	ldr	r3, [r7, #20]
 801465e:	685b      	ldr	r3, [r3, #4]
 8014660:	891a      	ldrh	r2, [r3, #8]
 8014662:	89bb      	ldrh	r3, [r7, #12]
 8014664:	1ad3      	subs	r3, r2, r3
 8014666:	b29b      	uxth	r3, r3
 8014668:	4619      	mov	r1, r3
 801466a:	f7fa fcbb 	bl	800efe4 <pbuf_realloc>
  useg->len -= remainder;
 801466e:	697b      	ldr	r3, [r7, #20]
 8014670:	891a      	ldrh	r2, [r3, #8]
 8014672:	89bb      	ldrh	r3, [r7, #12]
 8014674:	1ad3      	subs	r3, r2, r3
 8014676:	b29a      	uxth	r2, r3
 8014678:	697b      	ldr	r3, [r7, #20]
 801467a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801467c:	697b      	ldr	r3, [r7, #20]
 801467e:	68db      	ldr	r3, [r3, #12]
 8014680:	899b      	ldrh	r3, [r3, #12]
 8014682:	b29c      	uxth	r4, r3
 8014684:	7efb      	ldrb	r3, [r7, #27]
 8014686:	b29b      	uxth	r3, r3
 8014688:	4618      	mov	r0, r3
 801468a:	f7f9 fb6e 	bl	800dd6a <lwip_htons>
 801468e:	4603      	mov	r3, r0
 8014690:	461a      	mov	r2, r3
 8014692:	697b      	ldr	r3, [r7, #20]
 8014694:	68db      	ldr	r3, [r3, #12]
 8014696:	4322      	orrs	r2, r4
 8014698:	b292      	uxth	r2, r2
 801469a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801469c:	697b      	ldr	r3, [r7, #20]
 801469e:	685b      	ldr	r3, [r3, #4]
 80146a0:	4618      	mov	r0, r3
 80146a2:	f7fa fead 	bl	800f400 <pbuf_clen>
 80146a6:	4603      	mov	r3, r0
 80146a8:	461a      	mov	r2, r3
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80146b0:	4413      	add	r3, r2
 80146b2:	b29a      	uxth	r2, r3
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80146ba:	69fb      	ldr	r3, [r7, #28]
 80146bc:	685b      	ldr	r3, [r3, #4]
 80146be:	4618      	mov	r0, r3
 80146c0:	f7fa fe9e 	bl	800f400 <pbuf_clen>
 80146c4:	4603      	mov	r3, r0
 80146c6:	461a      	mov	r2, r3
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80146ce:	4413      	add	r3, r2
 80146d0:	b29a      	uxth	r2, r3
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 80146d8:	697b      	ldr	r3, [r7, #20]
 80146da:	681a      	ldr	r2, [r3, #0]
 80146dc:	69fb      	ldr	r3, [r7, #28]
 80146de:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 80146e0:	697b      	ldr	r3, [r7, #20]
 80146e2:	69fa      	ldr	r2, [r7, #28]
 80146e4:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 80146e6:	69fb      	ldr	r3, [r7, #28]
 80146e8:	681b      	ldr	r3, [r3, #0]
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	d103      	bne.n	80146f6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	2200      	movs	r2, #0
 80146f2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80146f6:	2300      	movs	r3, #0
 80146f8:	e016      	b.n	8014728 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80146fa:	bf00      	nop
 80146fc:	e002      	b.n	8014704 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80146fe:	bf00      	nop
 8014700:	e000      	b.n	8014704 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8014702:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8014704:	69fb      	ldr	r3, [r7, #28]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d006      	beq.n	8014718 <tcp_split_unsent_seg+0x25c>
 801470a:	4b09      	ldr	r3, [pc, #36]	; (8014730 <tcp_split_unsent_seg+0x274>)
 801470c:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8014710:	490d      	ldr	r1, [pc, #52]	; (8014748 <tcp_split_unsent_seg+0x28c>)
 8014712:	4809      	ldr	r0, [pc, #36]	; (8014738 <tcp_split_unsent_seg+0x27c>)
 8014714:	f004 ff48 	bl	80195a8 <iprintf>
  if (p != NULL) {
 8014718:	693b      	ldr	r3, [r7, #16]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d002      	beq.n	8014724 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801471e:	6938      	ldr	r0, [r7, #16]
 8014720:	f7fa fde6 	bl	800f2f0 <pbuf_free>
  }

  return ERR_MEM;
 8014724:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014728:	4618      	mov	r0, r3
 801472a:	3724      	adds	r7, #36	; 0x24
 801472c:	46bd      	mov	sp, r7
 801472e:	bd90      	pop	{r4, r7, pc}
 8014730:	0801d420 	.word	0x0801d420
 8014734:	0801d7b4 	.word	0x0801d7b4
 8014738:	0801d474 	.word	0x0801d474
 801473c:	0801d7d8 	.word	0x0801d7d8
 8014740:	0801d7fc 	.word	0x0801d7fc
 8014744:	0801d80c 	.word	0x0801d80c
 8014748:	0801d81c 	.word	0x0801d81c

0801474c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801474c:	b590      	push	{r4, r7, lr}
 801474e:	b085      	sub	sp, #20
 8014750:	af00      	add	r7, sp, #0
 8014752:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	2b00      	cmp	r3, #0
 8014758:	d106      	bne.n	8014768 <tcp_send_fin+0x1c>
 801475a:	4b21      	ldr	r3, [pc, #132]	; (80147e0 <tcp_send_fin+0x94>)
 801475c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8014760:	4920      	ldr	r1, [pc, #128]	; (80147e4 <tcp_send_fin+0x98>)
 8014762:	4821      	ldr	r0, [pc, #132]	; (80147e8 <tcp_send_fin+0x9c>)
 8014764:	f004 ff20 	bl	80195a8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801476c:	2b00      	cmp	r3, #0
 801476e:	d02e      	beq.n	80147ce <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014774:	60fb      	str	r3, [r7, #12]
 8014776:	e002      	b.n	801477e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8014778:	68fb      	ldr	r3, [r7, #12]
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	681b      	ldr	r3, [r3, #0]
 8014782:	2b00      	cmp	r3, #0
 8014784:	d1f8      	bne.n	8014778 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8014786:	68fb      	ldr	r3, [r7, #12]
 8014788:	68db      	ldr	r3, [r3, #12]
 801478a:	899b      	ldrh	r3, [r3, #12]
 801478c:	b29b      	uxth	r3, r3
 801478e:	4618      	mov	r0, r3
 8014790:	f7f9 faeb 	bl	800dd6a <lwip_htons>
 8014794:	4603      	mov	r3, r0
 8014796:	b2db      	uxtb	r3, r3
 8014798:	f003 0307 	and.w	r3, r3, #7
 801479c:	2b00      	cmp	r3, #0
 801479e:	d116      	bne.n	80147ce <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	68db      	ldr	r3, [r3, #12]
 80147a4:	899b      	ldrh	r3, [r3, #12]
 80147a6:	b29c      	uxth	r4, r3
 80147a8:	2001      	movs	r0, #1
 80147aa:	f7f9 fade 	bl	800dd6a <lwip_htons>
 80147ae:	4603      	mov	r3, r0
 80147b0:	461a      	mov	r2, r3
 80147b2:	68fb      	ldr	r3, [r7, #12]
 80147b4:	68db      	ldr	r3, [r3, #12]
 80147b6:	4322      	orrs	r2, r4
 80147b8:	b292      	uxth	r2, r2
 80147ba:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	8b5b      	ldrh	r3, [r3, #26]
 80147c0:	f043 0320 	orr.w	r3, r3, #32
 80147c4:	b29a      	uxth	r2, r3
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80147ca:	2300      	movs	r3, #0
 80147cc:	e004      	b.n	80147d8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80147ce:	2101      	movs	r1, #1
 80147d0:	6878      	ldr	r0, [r7, #4]
 80147d2:	f000 f80b 	bl	80147ec <tcp_enqueue_flags>
 80147d6:	4603      	mov	r3, r0
}
 80147d8:	4618      	mov	r0, r3
 80147da:	3714      	adds	r7, #20
 80147dc:	46bd      	mov	sp, r7
 80147de:	bd90      	pop	{r4, r7, pc}
 80147e0:	0801d420 	.word	0x0801d420
 80147e4:	0801d828 	.word	0x0801d828
 80147e8:	0801d474 	.word	0x0801d474

080147ec <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80147ec:	b580      	push	{r7, lr}
 80147ee:	b08a      	sub	sp, #40	; 0x28
 80147f0:	af02      	add	r7, sp, #8
 80147f2:	6078      	str	r0, [r7, #4]
 80147f4:	460b      	mov	r3, r1
 80147f6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80147f8:	2300      	movs	r3, #0
 80147fa:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80147fc:	2300      	movs	r3, #0
 80147fe:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8014800:	78fb      	ldrb	r3, [r7, #3]
 8014802:	f003 0303 	and.w	r3, r3, #3
 8014806:	2b00      	cmp	r3, #0
 8014808:	d106      	bne.n	8014818 <tcp_enqueue_flags+0x2c>
 801480a:	4b67      	ldr	r3, [pc, #412]	; (80149a8 <tcp_enqueue_flags+0x1bc>)
 801480c:	f240 4211 	movw	r2, #1041	; 0x411
 8014810:	4966      	ldr	r1, [pc, #408]	; (80149ac <tcp_enqueue_flags+0x1c0>)
 8014812:	4867      	ldr	r0, [pc, #412]	; (80149b0 <tcp_enqueue_flags+0x1c4>)
 8014814:	f004 fec8 	bl	80195a8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	2b00      	cmp	r3, #0
 801481c:	d106      	bne.n	801482c <tcp_enqueue_flags+0x40>
 801481e:	4b62      	ldr	r3, [pc, #392]	; (80149a8 <tcp_enqueue_flags+0x1bc>)
 8014820:	f240 4213 	movw	r2, #1043	; 0x413
 8014824:	4963      	ldr	r1, [pc, #396]	; (80149b4 <tcp_enqueue_flags+0x1c8>)
 8014826:	4862      	ldr	r0, [pc, #392]	; (80149b0 <tcp_enqueue_flags+0x1c4>)
 8014828:	f004 febe 	bl	80195a8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801482c:	78fb      	ldrb	r3, [r7, #3]
 801482e:	f003 0302 	and.w	r3, r3, #2
 8014832:	2b00      	cmp	r3, #0
 8014834:	d001      	beq.n	801483a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8014836:	2301      	movs	r3, #1
 8014838:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801483a:	7ffb      	ldrb	r3, [r7, #31]
 801483c:	009b      	lsls	r3, r3, #2
 801483e:	b2db      	uxtb	r3, r3
 8014840:	f003 0304 	and.w	r3, r3, #4
 8014844:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8014846:	7dfb      	ldrb	r3, [r7, #23]
 8014848:	b29b      	uxth	r3, r3
 801484a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801484e:	4619      	mov	r1, r3
 8014850:	2036      	movs	r0, #54	; 0x36
 8014852:	f7fa fa69 	bl	800ed28 <pbuf_alloc>
 8014856:	6138      	str	r0, [r7, #16]
 8014858:	693b      	ldr	r3, [r7, #16]
 801485a:	2b00      	cmp	r3, #0
 801485c:	d109      	bne.n	8014872 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	8b5b      	ldrh	r3, [r3, #26]
 8014862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014866:	b29a      	uxth	r2, r3
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801486c:	f04f 33ff 	mov.w	r3, #4294967295
 8014870:	e095      	b.n	801499e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8014872:	693b      	ldr	r3, [r7, #16]
 8014874:	895a      	ldrh	r2, [r3, #10]
 8014876:	7dfb      	ldrb	r3, [r7, #23]
 8014878:	b29b      	uxth	r3, r3
 801487a:	429a      	cmp	r2, r3
 801487c:	d206      	bcs.n	801488c <tcp_enqueue_flags+0xa0>
 801487e:	4b4a      	ldr	r3, [pc, #296]	; (80149a8 <tcp_enqueue_flags+0x1bc>)
 8014880:	f240 4239 	movw	r2, #1081	; 0x439
 8014884:	494c      	ldr	r1, [pc, #304]	; (80149b8 <tcp_enqueue_flags+0x1cc>)
 8014886:	484a      	ldr	r0, [pc, #296]	; (80149b0 <tcp_enqueue_flags+0x1c4>)
 8014888:	f004 fe8e 	bl	80195a8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8014890:	78fa      	ldrb	r2, [r7, #3]
 8014892:	7ffb      	ldrb	r3, [r7, #31]
 8014894:	9300      	str	r3, [sp, #0]
 8014896:	460b      	mov	r3, r1
 8014898:	6939      	ldr	r1, [r7, #16]
 801489a:	6878      	ldr	r0, [r7, #4]
 801489c:	f7ff f914 	bl	8013ac8 <tcp_create_segment>
 80148a0:	60f8      	str	r0, [r7, #12]
 80148a2:	68fb      	ldr	r3, [r7, #12]
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d109      	bne.n	80148bc <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	8b5b      	ldrh	r3, [r3, #26]
 80148ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80148b0:	b29a      	uxth	r2, r3
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80148b6:	f04f 33ff 	mov.w	r3, #4294967295
 80148ba:	e070      	b.n	801499e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	68db      	ldr	r3, [r3, #12]
 80148c0:	f003 0303 	and.w	r3, r3, #3
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d006      	beq.n	80148d6 <tcp_enqueue_flags+0xea>
 80148c8:	4b37      	ldr	r3, [pc, #220]	; (80149a8 <tcp_enqueue_flags+0x1bc>)
 80148ca:	f240 4242 	movw	r2, #1090	; 0x442
 80148ce:	493b      	ldr	r1, [pc, #236]	; (80149bc <tcp_enqueue_flags+0x1d0>)
 80148d0:	4837      	ldr	r0, [pc, #220]	; (80149b0 <tcp_enqueue_flags+0x1c4>)
 80148d2:	f004 fe69 	bl	80195a8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	891b      	ldrh	r3, [r3, #8]
 80148da:	2b00      	cmp	r3, #0
 80148dc:	d006      	beq.n	80148ec <tcp_enqueue_flags+0x100>
 80148de:	4b32      	ldr	r3, [pc, #200]	; (80149a8 <tcp_enqueue_flags+0x1bc>)
 80148e0:	f240 4243 	movw	r2, #1091	; 0x443
 80148e4:	4936      	ldr	r1, [pc, #216]	; (80149c0 <tcp_enqueue_flags+0x1d4>)
 80148e6:	4832      	ldr	r0, [pc, #200]	; (80149b0 <tcp_enqueue_flags+0x1c4>)
 80148e8:	f004 fe5e 	bl	80195a8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	d103      	bne.n	80148fc <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80148f4:	687b      	ldr	r3, [r7, #4]
 80148f6:	68fa      	ldr	r2, [r7, #12]
 80148f8:	66da      	str	r2, [r3, #108]	; 0x6c
 80148fa:	e00d      	b.n	8014918 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014900:	61bb      	str	r3, [r7, #24]
 8014902:	e002      	b.n	801490a <tcp_enqueue_flags+0x11e>
 8014904:	69bb      	ldr	r3, [r7, #24]
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	61bb      	str	r3, [r7, #24]
 801490a:	69bb      	ldr	r3, [r7, #24]
 801490c:	681b      	ldr	r3, [r3, #0]
 801490e:	2b00      	cmp	r3, #0
 8014910:	d1f8      	bne.n	8014904 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8014912:	69bb      	ldr	r3, [r7, #24]
 8014914:	68fa      	ldr	r2, [r7, #12]
 8014916:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8014918:	687b      	ldr	r3, [r7, #4]
 801491a:	2200      	movs	r2, #0
 801491c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8014920:	78fb      	ldrb	r3, [r7, #3]
 8014922:	f003 0302 	and.w	r3, r3, #2
 8014926:	2b00      	cmp	r3, #0
 8014928:	d104      	bne.n	8014934 <tcp_enqueue_flags+0x148>
 801492a:	78fb      	ldrb	r3, [r7, #3]
 801492c:	f003 0301 	and.w	r3, r3, #1
 8014930:	2b00      	cmp	r3, #0
 8014932:	d004      	beq.n	801493e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8014938:	1c5a      	adds	r2, r3, #1
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801493e:	78fb      	ldrb	r3, [r7, #3]
 8014940:	f003 0301 	and.w	r3, r3, #1
 8014944:	2b00      	cmp	r3, #0
 8014946:	d006      	beq.n	8014956 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	8b5b      	ldrh	r3, [r3, #26]
 801494c:	f043 0320 	orr.w	r3, r3, #32
 8014950:	b29a      	uxth	r2, r3
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8014956:	68fb      	ldr	r3, [r7, #12]
 8014958:	685b      	ldr	r3, [r3, #4]
 801495a:	4618      	mov	r0, r3
 801495c:	f7fa fd50 	bl	800f400 <pbuf_clen>
 8014960:	4603      	mov	r3, r0
 8014962:	461a      	mov	r2, r3
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801496a:	4413      	add	r3, r2
 801496c:	b29a      	uxth	r2, r3
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801497a:	2b00      	cmp	r3, #0
 801497c:	d00e      	beq.n	801499c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014982:	2b00      	cmp	r3, #0
 8014984:	d10a      	bne.n	801499c <tcp_enqueue_flags+0x1b0>
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801498a:	2b00      	cmp	r3, #0
 801498c:	d106      	bne.n	801499c <tcp_enqueue_flags+0x1b0>
 801498e:	4b06      	ldr	r3, [pc, #24]	; (80149a8 <tcp_enqueue_flags+0x1bc>)
 8014990:	f240 4265 	movw	r2, #1125	; 0x465
 8014994:	490b      	ldr	r1, [pc, #44]	; (80149c4 <tcp_enqueue_flags+0x1d8>)
 8014996:	4806      	ldr	r0, [pc, #24]	; (80149b0 <tcp_enqueue_flags+0x1c4>)
 8014998:	f004 fe06 	bl	80195a8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801499c:	2300      	movs	r3, #0
}
 801499e:	4618      	mov	r0, r3
 80149a0:	3720      	adds	r7, #32
 80149a2:	46bd      	mov	sp, r7
 80149a4:	bd80      	pop	{r7, pc}
 80149a6:	bf00      	nop
 80149a8:	0801d420 	.word	0x0801d420
 80149ac:	0801d844 	.word	0x0801d844
 80149b0:	0801d474 	.word	0x0801d474
 80149b4:	0801d89c 	.word	0x0801d89c
 80149b8:	0801d8bc 	.word	0x0801d8bc
 80149bc:	0801d8f8 	.word	0x0801d8f8
 80149c0:	0801d910 	.word	0x0801d910
 80149c4:	0801d93c 	.word	0x0801d93c

080149c8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80149c8:	b5b0      	push	{r4, r5, r7, lr}
 80149ca:	b08a      	sub	sp, #40	; 0x28
 80149cc:	af00      	add	r7, sp, #0
 80149ce:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d106      	bne.n	80149e4 <tcp_output+0x1c>
 80149d6:	4b9e      	ldr	r3, [pc, #632]	; (8014c50 <tcp_output+0x288>)
 80149d8:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80149dc:	499d      	ldr	r1, [pc, #628]	; (8014c54 <tcp_output+0x28c>)
 80149de:	489e      	ldr	r0, [pc, #632]	; (8014c58 <tcp_output+0x290>)
 80149e0:	f004 fde2 	bl	80195a8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	7d1b      	ldrb	r3, [r3, #20]
 80149e8:	2b01      	cmp	r3, #1
 80149ea:	d106      	bne.n	80149fa <tcp_output+0x32>
 80149ec:	4b98      	ldr	r3, [pc, #608]	; (8014c50 <tcp_output+0x288>)
 80149ee:	f240 42e3 	movw	r2, #1251	; 0x4e3
 80149f2:	499a      	ldr	r1, [pc, #616]	; (8014c5c <tcp_output+0x294>)
 80149f4:	4898      	ldr	r0, [pc, #608]	; (8014c58 <tcp_output+0x290>)
 80149f6:	f004 fdd7 	bl	80195a8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80149fa:	4b99      	ldr	r3, [pc, #612]	; (8014c60 <tcp_output+0x298>)
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	687a      	ldr	r2, [r7, #4]
 8014a00:	429a      	cmp	r2, r3
 8014a02:	d101      	bne.n	8014a08 <tcp_output+0x40>
    return ERR_OK;
 8014a04:	2300      	movs	r3, #0
 8014a06:	e1ce      	b.n	8014da6 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014a14:	4293      	cmp	r3, r2
 8014a16:	bf28      	it	cs
 8014a18:	4613      	movcs	r3, r2
 8014a1a:	b29b      	uxth	r3, r3
 8014a1c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014a22:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8014a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d10b      	bne.n	8014a42 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	8b5b      	ldrh	r3, [r3, #26]
 8014a2e:	f003 0302 	and.w	r3, r3, #2
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	f000 81aa 	beq.w	8014d8c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8014a38:	6878      	ldr	r0, [r7, #4]
 8014a3a:	f000 fdcb 	bl	80155d4 <tcp_send_empty_ack>
 8014a3e:	4603      	mov	r3, r0
 8014a40:	e1b1      	b.n	8014da6 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8014a42:	6879      	ldr	r1, [r7, #4]
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	3304      	adds	r3, #4
 8014a48:	461a      	mov	r2, r3
 8014a4a:	6878      	ldr	r0, [r7, #4]
 8014a4c:	f7ff f820 	bl	8013a90 <tcp_route>
 8014a50:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8014a52:	697b      	ldr	r3, [r7, #20]
 8014a54:	2b00      	cmp	r3, #0
 8014a56:	d102      	bne.n	8014a5e <tcp_output+0x96>
    return ERR_RTE;
 8014a58:	f06f 0303 	mvn.w	r3, #3
 8014a5c:	e1a3      	b.n	8014da6 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	d003      	beq.n	8014a6c <tcp_output+0xa4>
 8014a64:	687b      	ldr	r3, [r7, #4]
 8014a66:	681b      	ldr	r3, [r3, #0]
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d111      	bne.n	8014a90 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8014a6c:	697b      	ldr	r3, [r7, #20]
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d002      	beq.n	8014a78 <tcp_output+0xb0>
 8014a72:	697b      	ldr	r3, [r7, #20]
 8014a74:	3304      	adds	r3, #4
 8014a76:	e000      	b.n	8014a7a <tcp_output+0xb2>
 8014a78:	2300      	movs	r3, #0
 8014a7a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8014a7c:	693b      	ldr	r3, [r7, #16]
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	d102      	bne.n	8014a88 <tcp_output+0xc0>
      return ERR_RTE;
 8014a82:	f06f 0303 	mvn.w	r3, #3
 8014a86:	e18e      	b.n	8014da6 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8014a88:	693b      	ldr	r3, [r7, #16]
 8014a8a:	681a      	ldr	r2, [r3, #0]
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8014a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a92:	68db      	ldr	r3, [r3, #12]
 8014a94:	685b      	ldr	r3, [r3, #4]
 8014a96:	4618      	mov	r0, r3
 8014a98:	f7f9 f97c 	bl	800dd94 <lwip_htonl>
 8014a9c:	4602      	mov	r2, r0
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014aa2:	1ad3      	subs	r3, r2, r3
 8014aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014aa6:	8912      	ldrh	r2, [r2, #8]
 8014aa8:	4413      	add	r3, r2
 8014aaa:	69ba      	ldr	r2, [r7, #24]
 8014aac:	429a      	cmp	r2, r3
 8014aae:	d227      	bcs.n	8014b00 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014ab6:	461a      	mov	r2, r3
 8014ab8:	69bb      	ldr	r3, [r7, #24]
 8014aba:	4293      	cmp	r3, r2
 8014abc:	d114      	bne.n	8014ae8 <tcp_output+0x120>
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014ac2:	2b00      	cmp	r3, #0
 8014ac4:	d110      	bne.n	8014ae8 <tcp_output+0x120>
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014acc:	2b00      	cmp	r3, #0
 8014ace:	d10b      	bne.n	8014ae8 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	2200      	movs	r2, #0
 8014ad4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	2201      	movs	r2, #1
 8014adc:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	2200      	movs	r2, #0
 8014ae4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	8b5b      	ldrh	r3, [r3, #26]
 8014aec:	f003 0302 	and.w	r3, r3, #2
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	f000 814d 	beq.w	8014d90 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8014af6:	6878      	ldr	r0, [r7, #4]
 8014af8:	f000 fd6c 	bl	80155d4 <tcp_send_empty_ack>
 8014afc:	4603      	mov	r3, r0
 8014afe:	e152      	b.n	8014da6 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	2200      	movs	r2, #0
 8014b04:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8014b08:	687b      	ldr	r3, [r7, #4]
 8014b0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014b0c:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8014b0e:	6a3b      	ldr	r3, [r7, #32]
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	f000 811c 	beq.w	8014d4e <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8014b16:	e002      	b.n	8014b1e <tcp_output+0x156>
 8014b18:	6a3b      	ldr	r3, [r7, #32]
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	623b      	str	r3, [r7, #32]
 8014b1e:	6a3b      	ldr	r3, [r7, #32]
 8014b20:	681b      	ldr	r3, [r3, #0]
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d1f8      	bne.n	8014b18 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8014b26:	e112      	b.n	8014d4e <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8014b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b2a:	68db      	ldr	r3, [r3, #12]
 8014b2c:	899b      	ldrh	r3, [r3, #12]
 8014b2e:	b29b      	uxth	r3, r3
 8014b30:	4618      	mov	r0, r3
 8014b32:	f7f9 f91a 	bl	800dd6a <lwip_htons>
 8014b36:	4603      	mov	r3, r0
 8014b38:	b2db      	uxtb	r3, r3
 8014b3a:	f003 0304 	and.w	r3, r3, #4
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d006      	beq.n	8014b50 <tcp_output+0x188>
 8014b42:	4b43      	ldr	r3, [pc, #268]	; (8014c50 <tcp_output+0x288>)
 8014b44:	f240 5236 	movw	r2, #1334	; 0x536
 8014b48:	4946      	ldr	r1, [pc, #280]	; (8014c64 <tcp_output+0x29c>)
 8014b4a:	4843      	ldr	r0, [pc, #268]	; (8014c58 <tcp_output+0x290>)
 8014b4c:	f004 fd2c 	bl	80195a8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d020      	beq.n	8014b9a <tcp_output+0x1d2>
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	8b5b      	ldrh	r3, [r3, #26]
 8014b5c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d11a      	bne.n	8014b9a <tcp_output+0x1d2>
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d00b      	beq.n	8014b84 <tcp_output+0x1bc>
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b70:	681b      	ldr	r3, [r3, #0]
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	d111      	bne.n	8014b9a <tcp_output+0x1d2>
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b7a:	891a      	ldrh	r2, [r3, #8]
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014b80:	429a      	cmp	r2, r3
 8014b82:	d20a      	bcs.n	8014b9a <tcp_output+0x1d2>
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d005      	beq.n	8014b9a <tcp_output+0x1d2>
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014b94:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8014b98:	d301      	bcc.n	8014b9e <tcp_output+0x1d6>
 8014b9a:	2301      	movs	r3, #1
 8014b9c:	e000      	b.n	8014ba0 <tcp_output+0x1d8>
 8014b9e:	2300      	movs	r3, #0
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	d106      	bne.n	8014bb2 <tcp_output+0x1ea>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	8b5b      	ldrh	r3, [r3, #26]
 8014ba8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	f000 80e3 	beq.w	8014d78 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	7d1b      	ldrb	r3, [r3, #20]
 8014bb6:	2b02      	cmp	r3, #2
 8014bb8:	d00d      	beq.n	8014bd6 <tcp_output+0x20e>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8014bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014bbc:	68db      	ldr	r3, [r3, #12]
 8014bbe:	899b      	ldrh	r3, [r3, #12]
 8014bc0:	b29c      	uxth	r4, r3
 8014bc2:	2010      	movs	r0, #16
 8014bc4:	f7f9 f8d1 	bl	800dd6a <lwip_htons>
 8014bc8:	4603      	mov	r3, r0
 8014bca:	461a      	mov	r2, r3
 8014bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014bce:	68db      	ldr	r3, [r3, #12]
 8014bd0:	4322      	orrs	r2, r4
 8014bd2:	b292      	uxth	r2, r2
 8014bd4:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8014bd6:	697a      	ldr	r2, [r7, #20]
 8014bd8:	6879      	ldr	r1, [r7, #4]
 8014bda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014bdc:	f000 f908 	bl	8014df0 <tcp_output_segment>
 8014be0:	4603      	mov	r3, r0
 8014be2:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8014be4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	d009      	beq.n	8014c00 <tcp_output+0x238>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	8b5b      	ldrh	r3, [r3, #26]
 8014bf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014bf4:	b29a      	uxth	r2, r3
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	835a      	strh	r2, [r3, #26]
      return err;
 8014bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014bfe:	e0d2      	b.n	8014da6 <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8014c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c02:	681a      	ldr	r2, [r3, #0]
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	7d1b      	ldrb	r3, [r3, #20]
 8014c0c:	2b02      	cmp	r3, #2
 8014c0e:	d006      	beq.n	8014c1e <tcp_output+0x256>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	8b5b      	ldrh	r3, [r3, #26]
 8014c14:	f023 0303 	bic.w	r3, r3, #3
 8014c18:	b29a      	uxth	r2, r3
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8014c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c20:	68db      	ldr	r3, [r3, #12]
 8014c22:	685b      	ldr	r3, [r3, #4]
 8014c24:	4618      	mov	r0, r3
 8014c26:	f7f9 f8b5 	bl	800dd94 <lwip_htonl>
 8014c2a:	4604      	mov	r4, r0
 8014c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c2e:	891b      	ldrh	r3, [r3, #8]
 8014c30:	461d      	mov	r5, r3
 8014c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c34:	68db      	ldr	r3, [r3, #12]
 8014c36:	899b      	ldrh	r3, [r3, #12]
 8014c38:	b29b      	uxth	r3, r3
 8014c3a:	4618      	mov	r0, r3
 8014c3c:	f7f9 f895 	bl	800dd6a <lwip_htons>
 8014c40:	4603      	mov	r3, r0
 8014c42:	b2db      	uxtb	r3, r3
 8014c44:	f003 0303 	and.w	r3, r3, #3
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	d00d      	beq.n	8014c68 <tcp_output+0x2a0>
 8014c4c:	2301      	movs	r3, #1
 8014c4e:	e00c      	b.n	8014c6a <tcp_output+0x2a2>
 8014c50:	0801d420 	.word	0x0801d420
 8014c54:	0801d964 	.word	0x0801d964
 8014c58:	0801d474 	.word	0x0801d474
 8014c5c:	0801d97c 	.word	0x0801d97c
 8014c60:	2001839c 	.word	0x2001839c
 8014c64:	0801d9a4 	.word	0x0801d9a4
 8014c68:	2300      	movs	r3, #0
 8014c6a:	442b      	add	r3, r5
 8014c6c:	4423      	add	r3, r4
 8014c6e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014c74:	68bb      	ldr	r3, [r7, #8]
 8014c76:	1ad3      	subs	r3, r2, r3
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	da02      	bge.n	8014c82 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	68ba      	ldr	r2, [r7, #8]
 8014c80:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8014c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c84:	891b      	ldrh	r3, [r3, #8]
 8014c86:	461c      	mov	r4, r3
 8014c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c8a:	68db      	ldr	r3, [r3, #12]
 8014c8c:	899b      	ldrh	r3, [r3, #12]
 8014c8e:	b29b      	uxth	r3, r3
 8014c90:	4618      	mov	r0, r3
 8014c92:	f7f9 f86a 	bl	800dd6a <lwip_htons>
 8014c96:	4603      	mov	r3, r0
 8014c98:	b2db      	uxtb	r3, r3
 8014c9a:	f003 0303 	and.w	r3, r3, #3
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	d001      	beq.n	8014ca6 <tcp_output+0x2de>
 8014ca2:	2301      	movs	r3, #1
 8014ca4:	e000      	b.n	8014ca8 <tcp_output+0x2e0>
 8014ca6:	2300      	movs	r3, #0
 8014ca8:	4423      	add	r3, r4
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d049      	beq.n	8014d42 <tcp_output+0x37a>
      seg->next = NULL;
 8014cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cb0:	2200      	movs	r2, #0
 8014cb2:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d105      	bne.n	8014cc8 <tcp_output+0x300>
        pcb->unacked = seg;
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014cc0:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8014cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cc4:	623b      	str	r3, [r7, #32]
 8014cc6:	e03f      	b.n	8014d48 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8014cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cca:	68db      	ldr	r3, [r3, #12]
 8014ccc:	685b      	ldr	r3, [r3, #4]
 8014cce:	4618      	mov	r0, r3
 8014cd0:	f7f9 f860 	bl	800dd94 <lwip_htonl>
 8014cd4:	4604      	mov	r4, r0
 8014cd6:	6a3b      	ldr	r3, [r7, #32]
 8014cd8:	68db      	ldr	r3, [r3, #12]
 8014cda:	685b      	ldr	r3, [r3, #4]
 8014cdc:	4618      	mov	r0, r3
 8014cde:	f7f9 f859 	bl	800dd94 <lwip_htonl>
 8014ce2:	4603      	mov	r3, r0
 8014ce4:	1ae3      	subs	r3, r4, r3
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	da24      	bge.n	8014d34 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	3370      	adds	r3, #112	; 0x70
 8014cee:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8014cf0:	e002      	b.n	8014cf8 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8014cf2:	69fb      	ldr	r3, [r7, #28]
 8014cf4:	681b      	ldr	r3, [r3, #0]
 8014cf6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8014cf8:	69fb      	ldr	r3, [r7, #28]
 8014cfa:	681b      	ldr	r3, [r3, #0]
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d011      	beq.n	8014d24 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8014d00:	69fb      	ldr	r3, [r7, #28]
 8014d02:	681b      	ldr	r3, [r3, #0]
 8014d04:	68db      	ldr	r3, [r3, #12]
 8014d06:	685b      	ldr	r3, [r3, #4]
 8014d08:	4618      	mov	r0, r3
 8014d0a:	f7f9 f843 	bl	800dd94 <lwip_htonl>
 8014d0e:	4604      	mov	r4, r0
 8014d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d12:	68db      	ldr	r3, [r3, #12]
 8014d14:	685b      	ldr	r3, [r3, #4]
 8014d16:	4618      	mov	r0, r3
 8014d18:	f7f9 f83c 	bl	800dd94 <lwip_htonl>
 8014d1c:	4603      	mov	r3, r0
 8014d1e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	dbe6      	blt.n	8014cf2 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8014d24:	69fb      	ldr	r3, [r7, #28]
 8014d26:	681a      	ldr	r2, [r3, #0]
 8014d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d2a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8014d2c:	69fb      	ldr	r3, [r7, #28]
 8014d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014d30:	601a      	str	r2, [r3, #0]
 8014d32:	e009      	b.n	8014d48 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8014d34:	6a3b      	ldr	r3, [r7, #32]
 8014d36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014d38:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8014d3a:	6a3b      	ldr	r3, [r7, #32]
 8014d3c:	681b      	ldr	r3, [r3, #0]
 8014d3e:	623b      	str	r3, [r7, #32]
 8014d40:	e002      	b.n	8014d48 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8014d42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014d44:	f7fb ff37 	bl	8010bb6 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014d4c:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8014d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d50:	2b00      	cmp	r3, #0
 8014d52:	d012      	beq.n	8014d7a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8014d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d56:	68db      	ldr	r3, [r3, #12]
 8014d58:	685b      	ldr	r3, [r3, #4]
 8014d5a:	4618      	mov	r0, r3
 8014d5c:	f7f9 f81a 	bl	800dd94 <lwip_htonl>
 8014d60:	4602      	mov	r2, r0
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014d66:	1ad3      	subs	r3, r2, r3
 8014d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014d6a:	8912      	ldrh	r2, [r2, #8]
 8014d6c:	4413      	add	r3, r2
  while (seg != NULL &&
 8014d6e:	69ba      	ldr	r2, [r7, #24]
 8014d70:	429a      	cmp	r2, r3
 8014d72:	f4bf aed9 	bcs.w	8014b28 <tcp_output+0x160>
 8014d76:	e000      	b.n	8014d7a <tcp_output+0x3b2>
      break;
 8014d78:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014d7e:	2b00      	cmp	r3, #0
 8014d80:	d108      	bne.n	8014d94 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	2200      	movs	r2, #0
 8014d86:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8014d8a:	e004      	b.n	8014d96 <tcp_output+0x3ce>
    goto output_done;
 8014d8c:	bf00      	nop
 8014d8e:	e002      	b.n	8014d96 <tcp_output+0x3ce>
    goto output_done;
 8014d90:	bf00      	nop
 8014d92:	e000      	b.n	8014d96 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8014d94:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	8b5b      	ldrh	r3, [r3, #26]
 8014d9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014d9e:	b29a      	uxth	r2, r3
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8014da4:	2300      	movs	r3, #0
}
 8014da6:	4618      	mov	r0, r3
 8014da8:	3728      	adds	r7, #40	; 0x28
 8014daa:	46bd      	mov	sp, r7
 8014dac:	bdb0      	pop	{r4, r5, r7, pc}
 8014dae:	bf00      	nop

08014db0 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8014db0:	b580      	push	{r7, lr}
 8014db2:	b082      	sub	sp, #8
 8014db4:	af00      	add	r7, sp, #0
 8014db6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	d106      	bne.n	8014dcc <tcp_output_segment_busy+0x1c>
 8014dbe:	4b09      	ldr	r3, [pc, #36]	; (8014de4 <tcp_output_segment_busy+0x34>)
 8014dc0:	f240 529a 	movw	r2, #1434	; 0x59a
 8014dc4:	4908      	ldr	r1, [pc, #32]	; (8014de8 <tcp_output_segment_busy+0x38>)
 8014dc6:	4809      	ldr	r0, [pc, #36]	; (8014dec <tcp_output_segment_busy+0x3c>)
 8014dc8:	f004 fbee 	bl	80195a8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	685b      	ldr	r3, [r3, #4]
 8014dd0:	7b9b      	ldrb	r3, [r3, #14]
 8014dd2:	2b01      	cmp	r3, #1
 8014dd4:	d001      	beq.n	8014dda <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8014dd6:	2301      	movs	r3, #1
 8014dd8:	e000      	b.n	8014ddc <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8014dda:	2300      	movs	r3, #0
}
 8014ddc:	4618      	mov	r0, r3
 8014dde:	3708      	adds	r7, #8
 8014de0:	46bd      	mov	sp, r7
 8014de2:	bd80      	pop	{r7, pc}
 8014de4:	0801d420 	.word	0x0801d420
 8014de8:	0801d9bc 	.word	0x0801d9bc
 8014dec:	0801d474 	.word	0x0801d474

08014df0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8014df0:	b5b0      	push	{r4, r5, r7, lr}
 8014df2:	b08c      	sub	sp, #48	; 0x30
 8014df4:	af04      	add	r7, sp, #16
 8014df6:	60f8      	str	r0, [r7, #12]
 8014df8:	60b9      	str	r1, [r7, #8]
 8014dfa:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8014dfc:	68fb      	ldr	r3, [r7, #12]
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	d106      	bne.n	8014e10 <tcp_output_segment+0x20>
 8014e02:	4b63      	ldr	r3, [pc, #396]	; (8014f90 <tcp_output_segment+0x1a0>)
 8014e04:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8014e08:	4962      	ldr	r1, [pc, #392]	; (8014f94 <tcp_output_segment+0x1a4>)
 8014e0a:	4863      	ldr	r0, [pc, #396]	; (8014f98 <tcp_output_segment+0x1a8>)
 8014e0c:	f004 fbcc 	bl	80195a8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8014e10:	68bb      	ldr	r3, [r7, #8]
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	d106      	bne.n	8014e24 <tcp_output_segment+0x34>
 8014e16:	4b5e      	ldr	r3, [pc, #376]	; (8014f90 <tcp_output_segment+0x1a0>)
 8014e18:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8014e1c:	495f      	ldr	r1, [pc, #380]	; (8014f9c <tcp_output_segment+0x1ac>)
 8014e1e:	485e      	ldr	r0, [pc, #376]	; (8014f98 <tcp_output_segment+0x1a8>)
 8014e20:	f004 fbc2 	bl	80195a8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d106      	bne.n	8014e38 <tcp_output_segment+0x48>
 8014e2a:	4b59      	ldr	r3, [pc, #356]	; (8014f90 <tcp_output_segment+0x1a0>)
 8014e2c:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8014e30:	495b      	ldr	r1, [pc, #364]	; (8014fa0 <tcp_output_segment+0x1b0>)
 8014e32:	4859      	ldr	r0, [pc, #356]	; (8014f98 <tcp_output_segment+0x1a8>)
 8014e34:	f004 fbb8 	bl	80195a8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8014e38:	68f8      	ldr	r0, [r7, #12]
 8014e3a:	f7ff ffb9 	bl	8014db0 <tcp_output_segment_busy>
 8014e3e:	4603      	mov	r3, r0
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d001      	beq.n	8014e48 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8014e44:	2300      	movs	r3, #0
 8014e46:	e09f      	b.n	8014f88 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8014e48:	68bb      	ldr	r3, [r7, #8]
 8014e4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014e4c:	68fb      	ldr	r3, [r7, #12]
 8014e4e:	68dc      	ldr	r4, [r3, #12]
 8014e50:	4610      	mov	r0, r2
 8014e52:	f7f8 ff9f 	bl	800dd94 <lwip_htonl>
 8014e56:	4603      	mov	r3, r0
 8014e58:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8014e5a:	68bb      	ldr	r3, [r7, #8]
 8014e5c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8014e5e:	68fb      	ldr	r3, [r7, #12]
 8014e60:	68dc      	ldr	r4, [r3, #12]
 8014e62:	4610      	mov	r0, r2
 8014e64:	f7f8 ff81 	bl	800dd6a <lwip_htons>
 8014e68:	4603      	mov	r3, r0
 8014e6a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8014e6c:	68bb      	ldr	r3, [r7, #8]
 8014e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014e70:	68ba      	ldr	r2, [r7, #8]
 8014e72:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8014e74:	441a      	add	r2, r3
 8014e76:	68bb      	ldr	r3, [r7, #8]
 8014e78:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8014e7a:	68fb      	ldr	r3, [r7, #12]
 8014e7c:	68db      	ldr	r3, [r3, #12]
 8014e7e:	3314      	adds	r3, #20
 8014e80:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	7a9b      	ldrb	r3, [r3, #10]
 8014e86:	f003 0301 	and.w	r3, r3, #1
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	d015      	beq.n	8014eba <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8014e8e:	68bb      	ldr	r3, [r7, #8]
 8014e90:	3304      	adds	r3, #4
 8014e92:	461a      	mov	r2, r3
 8014e94:	6879      	ldr	r1, [r7, #4]
 8014e96:	f44f 60af 	mov.w	r0, #1400	; 0x578
 8014e9a:	f7fc fa33 	bl	8011304 <tcp_eff_send_mss_netif>
 8014e9e:	4603      	mov	r3, r0
 8014ea0:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8014ea2:	8b7b      	ldrh	r3, [r7, #26]
 8014ea4:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8014ea8:	4618      	mov	r0, r3
 8014eaa:	f7f8 ff73 	bl	800dd94 <lwip_htonl>
 8014eae:	4602      	mov	r2, r0
 8014eb0:	69fb      	ldr	r3, [r7, #28]
 8014eb2:	601a      	str	r2, [r3, #0]
    opts += 1;
 8014eb4:	69fb      	ldr	r3, [r7, #28]
 8014eb6:	3304      	adds	r3, #4
 8014eb8:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8014eba:	68bb      	ldr	r3, [r7, #8]
 8014ebc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	da02      	bge.n	8014eca <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8014ec4:	68bb      	ldr	r3, [r7, #8]
 8014ec6:	2200      	movs	r2, #0
 8014ec8:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8014eca:	68bb      	ldr	r3, [r7, #8]
 8014ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d10c      	bne.n	8014eec <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8014ed2:	4b34      	ldr	r3, [pc, #208]	; (8014fa4 <tcp_output_segment+0x1b4>)
 8014ed4:	681a      	ldr	r2, [r3, #0]
 8014ed6:	68bb      	ldr	r3, [r7, #8]
 8014ed8:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	68db      	ldr	r3, [r3, #12]
 8014ede:	685b      	ldr	r3, [r3, #4]
 8014ee0:	4618      	mov	r0, r3
 8014ee2:	f7f8 ff57 	bl	800dd94 <lwip_htonl>
 8014ee6:	4602      	mov	r2, r0
 8014ee8:	68bb      	ldr	r3, [r7, #8]
 8014eea:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8014eec:	68fb      	ldr	r3, [r7, #12]
 8014eee:	68da      	ldr	r2, [r3, #12]
 8014ef0:	68fb      	ldr	r3, [r7, #12]
 8014ef2:	685b      	ldr	r3, [r3, #4]
 8014ef4:	685b      	ldr	r3, [r3, #4]
 8014ef6:	1ad3      	subs	r3, r2, r3
 8014ef8:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8014efa:	68fb      	ldr	r3, [r7, #12]
 8014efc:	685b      	ldr	r3, [r3, #4]
 8014efe:	8959      	ldrh	r1, [r3, #10]
 8014f00:	68fb      	ldr	r3, [r7, #12]
 8014f02:	685b      	ldr	r3, [r3, #4]
 8014f04:	8b3a      	ldrh	r2, [r7, #24]
 8014f06:	1a8a      	subs	r2, r1, r2
 8014f08:	b292      	uxth	r2, r2
 8014f0a:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8014f0c:	68fb      	ldr	r3, [r7, #12]
 8014f0e:	685b      	ldr	r3, [r3, #4]
 8014f10:	8919      	ldrh	r1, [r3, #8]
 8014f12:	68fb      	ldr	r3, [r7, #12]
 8014f14:	685b      	ldr	r3, [r3, #4]
 8014f16:	8b3a      	ldrh	r2, [r7, #24]
 8014f18:	1a8a      	subs	r2, r1, r2
 8014f1a:	b292      	uxth	r2, r2
 8014f1c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	685b      	ldr	r3, [r3, #4]
 8014f22:	68fa      	ldr	r2, [r7, #12]
 8014f24:	68d2      	ldr	r2, [r2, #12]
 8014f26:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8014f28:	68fb      	ldr	r3, [r7, #12]
 8014f2a:	68db      	ldr	r3, [r3, #12]
 8014f2c:	2200      	movs	r2, #0
 8014f2e:	741a      	strb	r2, [r3, #16]
 8014f30:	2200      	movs	r2, #0
 8014f32:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8014f34:	68fb      	ldr	r3, [r7, #12]
 8014f36:	68db      	ldr	r3, [r3, #12]
 8014f38:	f103 0214 	add.w	r2, r3, #20
 8014f3c:	68fb      	ldr	r3, [r7, #12]
 8014f3e:	7a9b      	ldrb	r3, [r3, #10]
 8014f40:	009b      	lsls	r3, r3, #2
 8014f42:	f003 0304 	and.w	r3, r3, #4
 8014f46:	4413      	add	r3, r2
 8014f48:	69fa      	ldr	r2, [r7, #28]
 8014f4a:	429a      	cmp	r2, r3
 8014f4c:	d006      	beq.n	8014f5c <tcp_output_segment+0x16c>
 8014f4e:	4b10      	ldr	r3, [pc, #64]	; (8014f90 <tcp_output_segment+0x1a0>)
 8014f50:	f240 621c 	movw	r2, #1564	; 0x61c
 8014f54:	4914      	ldr	r1, [pc, #80]	; (8014fa8 <tcp_output_segment+0x1b8>)
 8014f56:	4810      	ldr	r0, [pc, #64]	; (8014f98 <tcp_output_segment+0x1a8>)
 8014f58:	f004 fb26 	bl	80195a8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8014f5c:	68fb      	ldr	r3, [r7, #12]
 8014f5e:	6858      	ldr	r0, [r3, #4]
 8014f60:	68b9      	ldr	r1, [r7, #8]
 8014f62:	68bb      	ldr	r3, [r7, #8]
 8014f64:	1d1c      	adds	r4, r3, #4
 8014f66:	68bb      	ldr	r3, [r7, #8]
 8014f68:	7add      	ldrb	r5, [r3, #11]
 8014f6a:	68bb      	ldr	r3, [r7, #8]
 8014f6c:	7a9b      	ldrb	r3, [r3, #10]
 8014f6e:	687a      	ldr	r2, [r7, #4]
 8014f70:	9202      	str	r2, [sp, #8]
 8014f72:	2206      	movs	r2, #6
 8014f74:	9201      	str	r2, [sp, #4]
 8014f76:	9300      	str	r3, [sp, #0]
 8014f78:	462b      	mov	r3, r5
 8014f7a:	4622      	mov	r2, r4
 8014f7c:	f002 fa36 	bl	80173ec <ip4_output_if>
 8014f80:	4603      	mov	r3, r0
 8014f82:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8014f84:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8014f88:	4618      	mov	r0, r3
 8014f8a:	3720      	adds	r7, #32
 8014f8c:	46bd      	mov	sp, r7
 8014f8e:	bdb0      	pop	{r4, r5, r7, pc}
 8014f90:	0801d420 	.word	0x0801d420
 8014f94:	0801d9e4 	.word	0x0801d9e4
 8014f98:	0801d474 	.word	0x0801d474
 8014f9c:	0801da04 	.word	0x0801da04
 8014fa0:	0801da24 	.word	0x0801da24
 8014fa4:	2001838c 	.word	0x2001838c
 8014fa8:	0801da48 	.word	0x0801da48

08014fac <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8014fac:	b5b0      	push	{r4, r5, r7, lr}
 8014fae:	b084      	sub	sp, #16
 8014fb0:	af00      	add	r7, sp, #0
 8014fb2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	2b00      	cmp	r3, #0
 8014fb8:	d106      	bne.n	8014fc8 <tcp_rexmit_rto_prepare+0x1c>
 8014fba:	4b31      	ldr	r3, [pc, #196]	; (8015080 <tcp_rexmit_rto_prepare+0xd4>)
 8014fbc:	f240 6263 	movw	r2, #1635	; 0x663
 8014fc0:	4930      	ldr	r1, [pc, #192]	; (8015084 <tcp_rexmit_rto_prepare+0xd8>)
 8014fc2:	4831      	ldr	r0, [pc, #196]	; (8015088 <tcp_rexmit_rto_prepare+0xdc>)
 8014fc4:	f004 faf0 	bl	80195a8 <iprintf>

  if (pcb->unacked == NULL) {
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d102      	bne.n	8014fd6 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8014fd0:	f06f 0305 	mvn.w	r3, #5
 8014fd4:	e050      	b.n	8015078 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014fda:	60fb      	str	r3, [r7, #12]
 8014fdc:	e00b      	b.n	8014ff6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8014fde:	68f8      	ldr	r0, [r7, #12]
 8014fe0:	f7ff fee6 	bl	8014db0 <tcp_output_segment_busy>
 8014fe4:	4603      	mov	r3, r0
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d002      	beq.n	8014ff0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8014fea:	f06f 0305 	mvn.w	r3, #5
 8014fee:	e043      	b.n	8015078 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	681b      	ldr	r3, [r3, #0]
 8014ff4:	60fb      	str	r3, [r7, #12]
 8014ff6:	68fb      	ldr	r3, [r7, #12]
 8014ff8:	681b      	ldr	r3, [r3, #0]
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d1ef      	bne.n	8014fde <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8014ffe:	68f8      	ldr	r0, [r7, #12]
 8015000:	f7ff fed6 	bl	8014db0 <tcp_output_segment_busy>
 8015004:	4603      	mov	r3, r0
 8015006:	2b00      	cmp	r3, #0
 8015008:	d002      	beq.n	8015010 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801500a:	f06f 0305 	mvn.w	r3, #5
 801500e:	e033      	b.n	8015078 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015014:	68fb      	ldr	r3, [r7, #12]
 8015016:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	2200      	movs	r2, #0
 8015024:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	8b5b      	ldrh	r3, [r3, #26]
 801502a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801502e:	b29a      	uxth	r2, r3
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015034:	68fb      	ldr	r3, [r7, #12]
 8015036:	68db      	ldr	r3, [r3, #12]
 8015038:	685b      	ldr	r3, [r3, #4]
 801503a:	4618      	mov	r0, r3
 801503c:	f7f8 feaa 	bl	800dd94 <lwip_htonl>
 8015040:	4604      	mov	r4, r0
 8015042:	68fb      	ldr	r3, [r7, #12]
 8015044:	891b      	ldrh	r3, [r3, #8]
 8015046:	461d      	mov	r5, r3
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	68db      	ldr	r3, [r3, #12]
 801504c:	899b      	ldrh	r3, [r3, #12]
 801504e:	b29b      	uxth	r3, r3
 8015050:	4618      	mov	r0, r3
 8015052:	f7f8 fe8a 	bl	800dd6a <lwip_htons>
 8015056:	4603      	mov	r3, r0
 8015058:	b2db      	uxtb	r3, r3
 801505a:	f003 0303 	and.w	r3, r3, #3
 801505e:	2b00      	cmp	r3, #0
 8015060:	d001      	beq.n	8015066 <tcp_rexmit_rto_prepare+0xba>
 8015062:	2301      	movs	r3, #1
 8015064:	e000      	b.n	8015068 <tcp_rexmit_rto_prepare+0xbc>
 8015066:	2300      	movs	r3, #0
 8015068:	442b      	add	r3, r5
 801506a:	18e2      	adds	r2, r4, r3
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	2200      	movs	r2, #0
 8015074:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8015076:	2300      	movs	r3, #0
}
 8015078:	4618      	mov	r0, r3
 801507a:	3710      	adds	r7, #16
 801507c:	46bd      	mov	sp, r7
 801507e:	bdb0      	pop	{r4, r5, r7, pc}
 8015080:	0801d420 	.word	0x0801d420
 8015084:	0801da5c 	.word	0x0801da5c
 8015088:	0801d474 	.word	0x0801d474

0801508c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801508c:	b580      	push	{r7, lr}
 801508e:	b082      	sub	sp, #8
 8015090:	af00      	add	r7, sp, #0
 8015092:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	2b00      	cmp	r3, #0
 8015098:	d106      	bne.n	80150a8 <tcp_rexmit_rto_commit+0x1c>
 801509a:	4b0d      	ldr	r3, [pc, #52]	; (80150d0 <tcp_rexmit_rto_commit+0x44>)
 801509c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80150a0:	490c      	ldr	r1, [pc, #48]	; (80150d4 <tcp_rexmit_rto_commit+0x48>)
 80150a2:	480d      	ldr	r0, [pc, #52]	; (80150d8 <tcp_rexmit_rto_commit+0x4c>)
 80150a4:	f004 fa80 	bl	80195a8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80150ae:	2bff      	cmp	r3, #255	; 0xff
 80150b0:	d007      	beq.n	80150c2 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80150b8:	3301      	adds	r3, #1
 80150ba:	b2da      	uxtb	r2, r3
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80150c2:	6878      	ldr	r0, [r7, #4]
 80150c4:	f7ff fc80 	bl	80149c8 <tcp_output>
}
 80150c8:	bf00      	nop
 80150ca:	3708      	adds	r7, #8
 80150cc:	46bd      	mov	sp, r7
 80150ce:	bd80      	pop	{r7, pc}
 80150d0:	0801d420 	.word	0x0801d420
 80150d4:	0801da80 	.word	0x0801da80
 80150d8:	0801d474 	.word	0x0801d474

080150dc <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80150dc:	b580      	push	{r7, lr}
 80150de:	b082      	sub	sp, #8
 80150e0:	af00      	add	r7, sp, #0
 80150e2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d106      	bne.n	80150f8 <tcp_rexmit_rto+0x1c>
 80150ea:	4b0a      	ldr	r3, [pc, #40]	; (8015114 <tcp_rexmit_rto+0x38>)
 80150ec:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80150f0:	4909      	ldr	r1, [pc, #36]	; (8015118 <tcp_rexmit_rto+0x3c>)
 80150f2:	480a      	ldr	r0, [pc, #40]	; (801511c <tcp_rexmit_rto+0x40>)
 80150f4:	f004 fa58 	bl	80195a8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80150f8:	6878      	ldr	r0, [r7, #4]
 80150fa:	f7ff ff57 	bl	8014fac <tcp_rexmit_rto_prepare>
 80150fe:	4603      	mov	r3, r0
 8015100:	2b00      	cmp	r3, #0
 8015102:	d102      	bne.n	801510a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8015104:	6878      	ldr	r0, [r7, #4]
 8015106:	f7ff ffc1 	bl	801508c <tcp_rexmit_rto_commit>
  }
}
 801510a:	bf00      	nop
 801510c:	3708      	adds	r7, #8
 801510e:	46bd      	mov	sp, r7
 8015110:	bd80      	pop	{r7, pc}
 8015112:	bf00      	nop
 8015114:	0801d420 	.word	0x0801d420
 8015118:	0801daa4 	.word	0x0801daa4
 801511c:	0801d474 	.word	0x0801d474

08015120 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015120:	b590      	push	{r4, r7, lr}
 8015122:	b085      	sub	sp, #20
 8015124:	af00      	add	r7, sp, #0
 8015126:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	2b00      	cmp	r3, #0
 801512c:	d106      	bne.n	801513c <tcp_rexmit+0x1c>
 801512e:	4b2f      	ldr	r3, [pc, #188]	; (80151ec <tcp_rexmit+0xcc>)
 8015130:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8015134:	492e      	ldr	r1, [pc, #184]	; (80151f0 <tcp_rexmit+0xd0>)
 8015136:	482f      	ldr	r0, [pc, #188]	; (80151f4 <tcp_rexmit+0xd4>)
 8015138:	f004 fa36 	bl	80195a8 <iprintf>

  if (pcb->unacked == NULL) {
 801513c:	687b      	ldr	r3, [r7, #4]
 801513e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015140:	2b00      	cmp	r3, #0
 8015142:	d102      	bne.n	801514a <tcp_rexmit+0x2a>
    return ERR_VAL;
 8015144:	f06f 0305 	mvn.w	r3, #5
 8015148:	e04c      	b.n	80151e4 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801514e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8015150:	68b8      	ldr	r0, [r7, #8]
 8015152:	f7ff fe2d 	bl	8014db0 <tcp_output_segment_busy>
 8015156:	4603      	mov	r3, r0
 8015158:	2b00      	cmp	r3, #0
 801515a:	d002      	beq.n	8015162 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801515c:	f06f 0305 	mvn.w	r3, #5
 8015160:	e040      	b.n	80151e4 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8015162:	68bb      	ldr	r3, [r7, #8]
 8015164:	681a      	ldr	r2, [r3, #0]
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	336c      	adds	r3, #108	; 0x6c
 801516e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015170:	e002      	b.n	8015178 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	681b      	ldr	r3, [r3, #0]
 8015176:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015178:	68fb      	ldr	r3, [r7, #12]
 801517a:	681b      	ldr	r3, [r3, #0]
 801517c:	2b00      	cmp	r3, #0
 801517e:	d011      	beq.n	80151a4 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015180:	68fb      	ldr	r3, [r7, #12]
 8015182:	681b      	ldr	r3, [r3, #0]
 8015184:	68db      	ldr	r3, [r3, #12]
 8015186:	685b      	ldr	r3, [r3, #4]
 8015188:	4618      	mov	r0, r3
 801518a:	f7f8 fe03 	bl	800dd94 <lwip_htonl>
 801518e:	4604      	mov	r4, r0
 8015190:	68bb      	ldr	r3, [r7, #8]
 8015192:	68db      	ldr	r3, [r3, #12]
 8015194:	685b      	ldr	r3, [r3, #4]
 8015196:	4618      	mov	r0, r3
 8015198:	f7f8 fdfc 	bl	800dd94 <lwip_htonl>
 801519c:	4603      	mov	r3, r0
 801519e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	dbe6      	blt.n	8015172 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80151a4:	68fb      	ldr	r3, [r7, #12]
 80151a6:	681a      	ldr	r2, [r3, #0]
 80151a8:	68bb      	ldr	r3, [r7, #8]
 80151aa:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	68ba      	ldr	r2, [r7, #8]
 80151b0:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80151b2:	68bb      	ldr	r3, [r7, #8]
 80151b4:	681b      	ldr	r3, [r3, #0]
 80151b6:	2b00      	cmp	r3, #0
 80151b8:	d103      	bne.n	80151c2 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	2200      	movs	r2, #0
 80151be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80151c8:	2bff      	cmp	r3, #255	; 0xff
 80151ca:	d007      	beq.n	80151dc <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80151d2:	3301      	adds	r3, #1
 80151d4:	b2da      	uxtb	r2, r3
 80151d6:	687b      	ldr	r3, [r7, #4]
 80151d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	2200      	movs	r2, #0
 80151e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80151e2:	2300      	movs	r3, #0
}
 80151e4:	4618      	mov	r0, r3
 80151e6:	3714      	adds	r7, #20
 80151e8:	46bd      	mov	sp, r7
 80151ea:	bd90      	pop	{r4, r7, pc}
 80151ec:	0801d420 	.word	0x0801d420
 80151f0:	0801dac0 	.word	0x0801dac0
 80151f4:	0801d474 	.word	0x0801d474

080151f8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80151f8:	b580      	push	{r7, lr}
 80151fa:	b082      	sub	sp, #8
 80151fc:	af00      	add	r7, sp, #0
 80151fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	2b00      	cmp	r3, #0
 8015204:	d106      	bne.n	8015214 <tcp_rexmit_fast+0x1c>
 8015206:	4b2a      	ldr	r3, [pc, #168]	; (80152b0 <tcp_rexmit_fast+0xb8>)
 8015208:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801520c:	4929      	ldr	r1, [pc, #164]	; (80152b4 <tcp_rexmit_fast+0xbc>)
 801520e:	482a      	ldr	r0, [pc, #168]	; (80152b8 <tcp_rexmit_fast+0xc0>)
 8015210:	f004 f9ca 	bl	80195a8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015218:	2b00      	cmp	r3, #0
 801521a:	d044      	beq.n	80152a6 <tcp_rexmit_fast+0xae>
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	8b5b      	ldrh	r3, [r3, #26]
 8015220:	f003 0304 	and.w	r3, r3, #4
 8015224:	2b00      	cmp	r3, #0
 8015226:	d13e      	bne.n	80152a6 <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8015228:	6878      	ldr	r0, [r7, #4]
 801522a:	f7ff ff79 	bl	8015120 <tcp_rexmit>
 801522e:	4603      	mov	r3, r0
 8015230:	2b00      	cmp	r3, #0
 8015232:	d138      	bne.n	80152a6 <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015240:	4293      	cmp	r3, r2
 8015242:	bf28      	it	cs
 8015244:	4613      	movcs	r3, r2
 8015246:	b29b      	uxth	r3, r3
 8015248:	0fda      	lsrs	r2, r3, #31
 801524a:	4413      	add	r3, r2
 801524c:	105b      	asrs	r3, r3, #1
 801524e:	b29a      	uxth	r2, r3
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801525c:	461a      	mov	r2, r3
 801525e:	687b      	ldr	r3, [r7, #4]
 8015260:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015262:	005b      	lsls	r3, r3, #1
 8015264:	429a      	cmp	r2, r3
 8015266:	d206      	bcs.n	8015276 <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801526c:	005b      	lsls	r3, r3, #1
 801526e:	b29a      	uxth	r2, r3
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801527c:	687b      	ldr	r3, [r7, #4]
 801527e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015280:	4619      	mov	r1, r3
 8015282:	0049      	lsls	r1, r1, #1
 8015284:	440b      	add	r3, r1
 8015286:	b29b      	uxth	r3, r3
 8015288:	4413      	add	r3, r2
 801528a:	b29a      	uxth	r2, r3
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8015292:	687b      	ldr	r3, [r7, #4]
 8015294:	8b5b      	ldrh	r3, [r3, #26]
 8015296:	f043 0304 	orr.w	r3, r3, #4
 801529a:	b29a      	uxth	r2, r3
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	2200      	movs	r2, #0
 80152a4:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 80152a6:	bf00      	nop
 80152a8:	3708      	adds	r7, #8
 80152aa:	46bd      	mov	sp, r7
 80152ac:	bd80      	pop	{r7, pc}
 80152ae:	bf00      	nop
 80152b0:	0801d420 	.word	0x0801d420
 80152b4:	0801dad8 	.word	0x0801dad8
 80152b8:	0801d474 	.word	0x0801d474

080152bc <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80152bc:	b580      	push	{r7, lr}
 80152be:	b086      	sub	sp, #24
 80152c0:	af00      	add	r7, sp, #0
 80152c2:	60f8      	str	r0, [r7, #12]
 80152c4:	607b      	str	r3, [r7, #4]
 80152c6:	460b      	mov	r3, r1
 80152c8:	817b      	strh	r3, [r7, #10]
 80152ca:	4613      	mov	r3, r2
 80152cc:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80152ce:	897a      	ldrh	r2, [r7, #10]
 80152d0:	893b      	ldrh	r3, [r7, #8]
 80152d2:	4413      	add	r3, r2
 80152d4:	b29b      	uxth	r3, r3
 80152d6:	3314      	adds	r3, #20
 80152d8:	b29b      	uxth	r3, r3
 80152da:	f44f 7220 	mov.w	r2, #640	; 0x280
 80152de:	4619      	mov	r1, r3
 80152e0:	2022      	movs	r0, #34	; 0x22
 80152e2:	f7f9 fd21 	bl	800ed28 <pbuf_alloc>
 80152e6:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80152e8:	697b      	ldr	r3, [r7, #20]
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d04d      	beq.n	801538a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80152ee:	897b      	ldrh	r3, [r7, #10]
 80152f0:	3313      	adds	r3, #19
 80152f2:	697a      	ldr	r2, [r7, #20]
 80152f4:	8952      	ldrh	r2, [r2, #10]
 80152f6:	4293      	cmp	r3, r2
 80152f8:	db06      	blt.n	8015308 <tcp_output_alloc_header_common+0x4c>
 80152fa:	4b26      	ldr	r3, [pc, #152]	; (8015394 <tcp_output_alloc_header_common+0xd8>)
 80152fc:	f240 7223 	movw	r2, #1827	; 0x723
 8015300:	4925      	ldr	r1, [pc, #148]	; (8015398 <tcp_output_alloc_header_common+0xdc>)
 8015302:	4826      	ldr	r0, [pc, #152]	; (801539c <tcp_output_alloc_header_common+0xe0>)
 8015304:	f004 f950 	bl	80195a8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8015308:	697b      	ldr	r3, [r7, #20]
 801530a:	685b      	ldr	r3, [r3, #4]
 801530c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801530e:	8c3b      	ldrh	r3, [r7, #32]
 8015310:	4618      	mov	r0, r3
 8015312:	f7f8 fd2a 	bl	800dd6a <lwip_htons>
 8015316:	4603      	mov	r3, r0
 8015318:	461a      	mov	r2, r3
 801531a:	693b      	ldr	r3, [r7, #16]
 801531c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801531e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015320:	4618      	mov	r0, r3
 8015322:	f7f8 fd22 	bl	800dd6a <lwip_htons>
 8015326:	4603      	mov	r3, r0
 8015328:	461a      	mov	r2, r3
 801532a:	693b      	ldr	r3, [r7, #16]
 801532c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801532e:	693b      	ldr	r3, [r7, #16]
 8015330:	687a      	ldr	r2, [r7, #4]
 8015332:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8015334:	68f8      	ldr	r0, [r7, #12]
 8015336:	f7f8 fd2d 	bl	800dd94 <lwip_htonl>
 801533a:	4602      	mov	r2, r0
 801533c:	693b      	ldr	r3, [r7, #16]
 801533e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8015340:	897b      	ldrh	r3, [r7, #10]
 8015342:	089b      	lsrs	r3, r3, #2
 8015344:	b29b      	uxth	r3, r3
 8015346:	3305      	adds	r3, #5
 8015348:	b29b      	uxth	r3, r3
 801534a:	031b      	lsls	r3, r3, #12
 801534c:	b29a      	uxth	r2, r3
 801534e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015352:	b29b      	uxth	r3, r3
 8015354:	4313      	orrs	r3, r2
 8015356:	b29b      	uxth	r3, r3
 8015358:	4618      	mov	r0, r3
 801535a:	f7f8 fd06 	bl	800dd6a <lwip_htons>
 801535e:	4603      	mov	r3, r0
 8015360:	461a      	mov	r2, r3
 8015362:	693b      	ldr	r3, [r7, #16]
 8015364:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8015366:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015368:	4618      	mov	r0, r3
 801536a:	f7f8 fcfe 	bl	800dd6a <lwip_htons>
 801536e:	4603      	mov	r3, r0
 8015370:	461a      	mov	r2, r3
 8015372:	693b      	ldr	r3, [r7, #16]
 8015374:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8015376:	693b      	ldr	r3, [r7, #16]
 8015378:	2200      	movs	r2, #0
 801537a:	741a      	strb	r2, [r3, #16]
 801537c:	2200      	movs	r2, #0
 801537e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8015380:	693b      	ldr	r3, [r7, #16]
 8015382:	2200      	movs	r2, #0
 8015384:	749a      	strb	r2, [r3, #18]
 8015386:	2200      	movs	r2, #0
 8015388:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801538a:	697b      	ldr	r3, [r7, #20]
}
 801538c:	4618      	mov	r0, r3
 801538e:	3718      	adds	r7, #24
 8015390:	46bd      	mov	sp, r7
 8015392:	bd80      	pop	{r7, pc}
 8015394:	0801d420 	.word	0x0801d420
 8015398:	0801daf8 	.word	0x0801daf8
 801539c:	0801d474 	.word	0x0801d474

080153a0 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80153a0:	b5b0      	push	{r4, r5, r7, lr}
 80153a2:	b08a      	sub	sp, #40	; 0x28
 80153a4:	af04      	add	r7, sp, #16
 80153a6:	60f8      	str	r0, [r7, #12]
 80153a8:	607b      	str	r3, [r7, #4]
 80153aa:	460b      	mov	r3, r1
 80153ac:	817b      	strh	r3, [r7, #10]
 80153ae:	4613      	mov	r3, r2
 80153b0:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d106      	bne.n	80153c6 <tcp_output_alloc_header+0x26>
 80153b8:	4b15      	ldr	r3, [pc, #84]	; (8015410 <tcp_output_alloc_header+0x70>)
 80153ba:	f240 7242 	movw	r2, #1858	; 0x742
 80153be:	4915      	ldr	r1, [pc, #84]	; (8015414 <tcp_output_alloc_header+0x74>)
 80153c0:	4815      	ldr	r0, [pc, #84]	; (8015418 <tcp_output_alloc_header+0x78>)
 80153c2:	f004 f8f1 	bl	80195a8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80153c6:	68fb      	ldr	r3, [r7, #12]
 80153c8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80153ca:	68fb      	ldr	r3, [r7, #12]
 80153cc:	8adb      	ldrh	r3, [r3, #22]
 80153ce:	68fa      	ldr	r2, [r7, #12]
 80153d0:	8b12      	ldrh	r2, [r2, #24]
 80153d2:	68f9      	ldr	r1, [r7, #12]
 80153d4:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 80153d6:	893d      	ldrh	r5, [r7, #8]
 80153d8:	897c      	ldrh	r4, [r7, #10]
 80153da:	9103      	str	r1, [sp, #12]
 80153dc:	2110      	movs	r1, #16
 80153de:	9102      	str	r1, [sp, #8]
 80153e0:	9201      	str	r2, [sp, #4]
 80153e2:	9300      	str	r3, [sp, #0]
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	462a      	mov	r2, r5
 80153e8:	4621      	mov	r1, r4
 80153ea:	f7ff ff67 	bl	80152bc <tcp_output_alloc_header_common>
 80153ee:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80153f0:	697b      	ldr	r3, [r7, #20]
 80153f2:	2b00      	cmp	r3, #0
 80153f4:	d006      	beq.n	8015404 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80153f6:	68fb      	ldr	r3, [r7, #12]
 80153f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80153fa:	68fa      	ldr	r2, [r7, #12]
 80153fc:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80153fe:	441a      	add	r2, r3
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8015404:	697b      	ldr	r3, [r7, #20]
}
 8015406:	4618      	mov	r0, r3
 8015408:	3718      	adds	r7, #24
 801540a:	46bd      	mov	sp, r7
 801540c:	bdb0      	pop	{r4, r5, r7, pc}
 801540e:	bf00      	nop
 8015410:	0801d420 	.word	0x0801d420
 8015414:	0801db28 	.word	0x0801db28
 8015418:	0801d474 	.word	0x0801d474

0801541c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801541c:	b580      	push	{r7, lr}
 801541e:	b088      	sub	sp, #32
 8015420:	af00      	add	r7, sp, #0
 8015422:	60f8      	str	r0, [r7, #12]
 8015424:	60b9      	str	r1, [r7, #8]
 8015426:	4611      	mov	r1, r2
 8015428:	461a      	mov	r2, r3
 801542a:	460b      	mov	r3, r1
 801542c:	71fb      	strb	r3, [r7, #7]
 801542e:	4613      	mov	r3, r2
 8015430:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8015432:	2300      	movs	r3, #0
 8015434:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8015436:	68bb      	ldr	r3, [r7, #8]
 8015438:	2b00      	cmp	r3, #0
 801543a:	d106      	bne.n	801544a <tcp_output_fill_options+0x2e>
 801543c:	4b13      	ldr	r3, [pc, #76]	; (801548c <tcp_output_fill_options+0x70>)
 801543e:	f240 7256 	movw	r2, #1878	; 0x756
 8015442:	4913      	ldr	r1, [pc, #76]	; (8015490 <tcp_output_fill_options+0x74>)
 8015444:	4813      	ldr	r0, [pc, #76]	; (8015494 <tcp_output_fill_options+0x78>)
 8015446:	f004 f8af 	bl	80195a8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801544a:	68bb      	ldr	r3, [r7, #8]
 801544c:	685b      	ldr	r3, [r3, #4]
 801544e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8015450:	69bb      	ldr	r3, [r7, #24]
 8015452:	3314      	adds	r3, #20
 8015454:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8015456:	69bb      	ldr	r3, [r7, #24]
 8015458:	f103 0214 	add.w	r2, r3, #20
 801545c:	8bfb      	ldrh	r3, [r7, #30]
 801545e:	009b      	lsls	r3, r3, #2
 8015460:	4619      	mov	r1, r3
 8015462:	79fb      	ldrb	r3, [r7, #7]
 8015464:	009b      	lsls	r3, r3, #2
 8015466:	f003 0304 	and.w	r3, r3, #4
 801546a:	440b      	add	r3, r1
 801546c:	4413      	add	r3, r2
 801546e:	697a      	ldr	r2, [r7, #20]
 8015470:	429a      	cmp	r2, r3
 8015472:	d006      	beq.n	8015482 <tcp_output_fill_options+0x66>
 8015474:	4b05      	ldr	r3, [pc, #20]	; (801548c <tcp_output_fill_options+0x70>)
 8015476:	f240 7275 	movw	r2, #1909	; 0x775
 801547a:	4907      	ldr	r1, [pc, #28]	; (8015498 <tcp_output_fill_options+0x7c>)
 801547c:	4805      	ldr	r0, [pc, #20]	; (8015494 <tcp_output_fill_options+0x78>)
 801547e:	f004 f893 	bl	80195a8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8015482:	bf00      	nop
 8015484:	3720      	adds	r7, #32
 8015486:	46bd      	mov	sp, r7
 8015488:	bd80      	pop	{r7, pc}
 801548a:	bf00      	nop
 801548c:	0801d420 	.word	0x0801d420
 8015490:	0801db50 	.word	0x0801db50
 8015494:	0801d474 	.word	0x0801d474
 8015498:	0801da48 	.word	0x0801da48

0801549c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801549c:	b580      	push	{r7, lr}
 801549e:	b08a      	sub	sp, #40	; 0x28
 80154a0:	af04      	add	r7, sp, #16
 80154a2:	60f8      	str	r0, [r7, #12]
 80154a4:	60b9      	str	r1, [r7, #8]
 80154a6:	607a      	str	r2, [r7, #4]
 80154a8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80154aa:	68bb      	ldr	r3, [r7, #8]
 80154ac:	2b00      	cmp	r3, #0
 80154ae:	d106      	bne.n	80154be <tcp_output_control_segment+0x22>
 80154b0:	4b1c      	ldr	r3, [pc, #112]	; (8015524 <tcp_output_control_segment+0x88>)
 80154b2:	f240 7287 	movw	r2, #1927	; 0x787
 80154b6:	491c      	ldr	r1, [pc, #112]	; (8015528 <tcp_output_control_segment+0x8c>)
 80154b8:	481c      	ldr	r0, [pc, #112]	; (801552c <tcp_output_control_segment+0x90>)
 80154ba:	f004 f875 	bl	80195a8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 80154be:	683a      	ldr	r2, [r7, #0]
 80154c0:	6879      	ldr	r1, [r7, #4]
 80154c2:	68f8      	ldr	r0, [r7, #12]
 80154c4:	f7fe fae4 	bl	8013a90 <tcp_route>
 80154c8:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 80154ca:	693b      	ldr	r3, [r7, #16]
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d102      	bne.n	80154d6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 80154d0:	23fc      	movs	r3, #252	; 0xfc
 80154d2:	75fb      	strb	r3, [r7, #23]
 80154d4:	e01c      	b.n	8015510 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 80154d6:	68fb      	ldr	r3, [r7, #12]
 80154d8:	2b00      	cmp	r3, #0
 80154da:	d006      	beq.n	80154ea <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 80154dc:	68fb      	ldr	r3, [r7, #12]
 80154de:	7adb      	ldrb	r3, [r3, #11]
 80154e0:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 80154e2:	68fb      	ldr	r3, [r7, #12]
 80154e4:	7a9b      	ldrb	r3, [r3, #10]
 80154e6:	757b      	strb	r3, [r7, #21]
 80154e8:	e003      	b.n	80154f2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80154ea:	23ff      	movs	r3, #255	; 0xff
 80154ec:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80154ee:	2300      	movs	r3, #0
 80154f0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80154f2:	7dba      	ldrb	r2, [r7, #22]
 80154f4:	693b      	ldr	r3, [r7, #16]
 80154f6:	9302      	str	r3, [sp, #8]
 80154f8:	2306      	movs	r3, #6
 80154fa:	9301      	str	r3, [sp, #4]
 80154fc:	7d7b      	ldrb	r3, [r7, #21]
 80154fe:	9300      	str	r3, [sp, #0]
 8015500:	4613      	mov	r3, r2
 8015502:	683a      	ldr	r2, [r7, #0]
 8015504:	6879      	ldr	r1, [r7, #4]
 8015506:	68b8      	ldr	r0, [r7, #8]
 8015508:	f001 ff70 	bl	80173ec <ip4_output_if>
 801550c:	4603      	mov	r3, r0
 801550e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8015510:	68b8      	ldr	r0, [r7, #8]
 8015512:	f7f9 feed 	bl	800f2f0 <pbuf_free>
  return err;
 8015516:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801551a:	4618      	mov	r0, r3
 801551c:	3718      	adds	r7, #24
 801551e:	46bd      	mov	sp, r7
 8015520:	bd80      	pop	{r7, pc}
 8015522:	bf00      	nop
 8015524:	0801d420 	.word	0x0801d420
 8015528:	0801db78 	.word	0x0801db78
 801552c:	0801d474 	.word	0x0801d474

08015530 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8015530:	b590      	push	{r4, r7, lr}
 8015532:	b08b      	sub	sp, #44	; 0x2c
 8015534:	af04      	add	r7, sp, #16
 8015536:	60f8      	str	r0, [r7, #12]
 8015538:	60b9      	str	r1, [r7, #8]
 801553a:	607a      	str	r2, [r7, #4]
 801553c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801553e:	683b      	ldr	r3, [r7, #0]
 8015540:	2b00      	cmp	r3, #0
 8015542:	d106      	bne.n	8015552 <tcp_rst+0x22>
 8015544:	4b1f      	ldr	r3, [pc, #124]	; (80155c4 <tcp_rst+0x94>)
 8015546:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801554a:	491f      	ldr	r1, [pc, #124]	; (80155c8 <tcp_rst+0x98>)
 801554c:	481f      	ldr	r0, [pc, #124]	; (80155cc <tcp_rst+0x9c>)
 801554e:	f004 f82b 	bl	80195a8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8015552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015554:	2b00      	cmp	r3, #0
 8015556:	d106      	bne.n	8015566 <tcp_rst+0x36>
 8015558:	4b1a      	ldr	r3, [pc, #104]	; (80155c4 <tcp_rst+0x94>)
 801555a:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801555e:	491c      	ldr	r1, [pc, #112]	; (80155d0 <tcp_rst+0xa0>)
 8015560:	481a      	ldr	r0, [pc, #104]	; (80155cc <tcp_rst+0x9c>)
 8015562:	f004 f821 	bl	80195a8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015566:	2300      	movs	r3, #0
 8015568:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801556a:	f24e 0315 	movw	r3, #57365	; 0xe015
 801556e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8015570:	7dfb      	ldrb	r3, [r7, #23]
 8015572:	b29c      	uxth	r4, r3
 8015574:	68b8      	ldr	r0, [r7, #8]
 8015576:	f7f8 fc0d 	bl	800dd94 <lwip_htonl>
 801557a:	4602      	mov	r2, r0
 801557c:	8abb      	ldrh	r3, [r7, #20]
 801557e:	9303      	str	r3, [sp, #12]
 8015580:	2314      	movs	r3, #20
 8015582:	9302      	str	r3, [sp, #8]
 8015584:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8015586:	9301      	str	r3, [sp, #4]
 8015588:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801558a:	9300      	str	r3, [sp, #0]
 801558c:	4613      	mov	r3, r2
 801558e:	2200      	movs	r2, #0
 8015590:	4621      	mov	r1, r4
 8015592:	6878      	ldr	r0, [r7, #4]
 8015594:	f7ff fe92 	bl	80152bc <tcp_output_alloc_header_common>
 8015598:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801559a:	693b      	ldr	r3, [r7, #16]
 801559c:	2b00      	cmp	r3, #0
 801559e:	d00c      	beq.n	80155ba <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80155a0:	7dfb      	ldrb	r3, [r7, #23]
 80155a2:	2200      	movs	r2, #0
 80155a4:	6939      	ldr	r1, [r7, #16]
 80155a6:	68f8      	ldr	r0, [r7, #12]
 80155a8:	f7ff ff38 	bl	801541c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80155ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155ae:	683a      	ldr	r2, [r7, #0]
 80155b0:	6939      	ldr	r1, [r7, #16]
 80155b2:	68f8      	ldr	r0, [r7, #12]
 80155b4:	f7ff ff72 	bl	801549c <tcp_output_control_segment>
 80155b8:	e000      	b.n	80155bc <tcp_rst+0x8c>
    return;
 80155ba:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80155bc:	371c      	adds	r7, #28
 80155be:	46bd      	mov	sp, r7
 80155c0:	bd90      	pop	{r4, r7, pc}
 80155c2:	bf00      	nop
 80155c4:	0801d420 	.word	0x0801d420
 80155c8:	0801dba4 	.word	0x0801dba4
 80155cc:	0801d474 	.word	0x0801d474
 80155d0:	0801dbc0 	.word	0x0801dbc0

080155d4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80155d4:	b590      	push	{r4, r7, lr}
 80155d6:	b087      	sub	sp, #28
 80155d8:	af00      	add	r7, sp, #0
 80155da:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 80155dc:	2300      	movs	r3, #0
 80155de:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 80155e0:	2300      	movs	r3, #0
 80155e2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d106      	bne.n	80155f8 <tcp_send_empty_ack+0x24>
 80155ea:	4b28      	ldr	r3, [pc, #160]	; (801568c <tcp_send_empty_ack+0xb8>)
 80155ec:	f240 72ea 	movw	r2, #2026	; 0x7ea
 80155f0:	4927      	ldr	r1, [pc, #156]	; (8015690 <tcp_send_empty_ack+0xbc>)
 80155f2:	4828      	ldr	r0, [pc, #160]	; (8015694 <tcp_send_empty_ack+0xc0>)
 80155f4:	f003 ffd8 	bl	80195a8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80155f8:	7dfb      	ldrb	r3, [r7, #23]
 80155fa:	009b      	lsls	r3, r3, #2
 80155fc:	b2db      	uxtb	r3, r3
 80155fe:	f003 0304 	and.w	r3, r3, #4
 8015602:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8015604:	7d7b      	ldrb	r3, [r7, #21]
 8015606:	b29c      	uxth	r4, r3
 8015608:	687b      	ldr	r3, [r7, #4]
 801560a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801560c:	4618      	mov	r0, r3
 801560e:	f7f8 fbc1 	bl	800dd94 <lwip_htonl>
 8015612:	4603      	mov	r3, r0
 8015614:	2200      	movs	r2, #0
 8015616:	4621      	mov	r1, r4
 8015618:	6878      	ldr	r0, [r7, #4]
 801561a:	f7ff fec1 	bl	80153a0 <tcp_output_alloc_header>
 801561e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015620:	693b      	ldr	r3, [r7, #16]
 8015622:	2b00      	cmp	r3, #0
 8015624:	d109      	bne.n	801563a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	8b5b      	ldrh	r3, [r3, #26]
 801562a:	f043 0303 	orr.w	r3, r3, #3
 801562e:	b29a      	uxth	r2, r3
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8015634:	f06f 0301 	mvn.w	r3, #1
 8015638:	e023      	b.n	8015682 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801563a:	7dbb      	ldrb	r3, [r7, #22]
 801563c:	7dfa      	ldrb	r2, [r7, #23]
 801563e:	6939      	ldr	r1, [r7, #16]
 8015640:	6878      	ldr	r0, [r7, #4]
 8015642:	f7ff feeb 	bl	801541c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015646:	687a      	ldr	r2, [r7, #4]
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	3304      	adds	r3, #4
 801564c:	6939      	ldr	r1, [r7, #16]
 801564e:	6878      	ldr	r0, [r7, #4]
 8015650:	f7ff ff24 	bl	801549c <tcp_output_control_segment>
 8015654:	4603      	mov	r3, r0
 8015656:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8015658:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801565c:	2b00      	cmp	r3, #0
 801565e:	d007      	beq.n	8015670 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	8b5b      	ldrh	r3, [r3, #26]
 8015664:	f043 0303 	orr.w	r3, r3, #3
 8015668:	b29a      	uxth	r2, r3
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	835a      	strh	r2, [r3, #26]
 801566e:	e006      	b.n	801567e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015670:	687b      	ldr	r3, [r7, #4]
 8015672:	8b5b      	ldrh	r3, [r3, #26]
 8015674:	f023 0303 	bic.w	r3, r3, #3
 8015678:	b29a      	uxth	r2, r3
 801567a:	687b      	ldr	r3, [r7, #4]
 801567c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801567e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015682:	4618      	mov	r0, r3
 8015684:	371c      	adds	r7, #28
 8015686:	46bd      	mov	sp, r7
 8015688:	bd90      	pop	{r4, r7, pc}
 801568a:	bf00      	nop
 801568c:	0801d420 	.word	0x0801d420
 8015690:	0801dbdc 	.word	0x0801dbdc
 8015694:	0801d474 	.word	0x0801d474

08015698 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8015698:	b590      	push	{r4, r7, lr}
 801569a:	b087      	sub	sp, #28
 801569c:	af00      	add	r7, sp, #0
 801569e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80156a0:	2300      	movs	r3, #0
 80156a2:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 80156a4:	687b      	ldr	r3, [r7, #4]
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d106      	bne.n	80156b8 <tcp_keepalive+0x20>
 80156aa:	4b18      	ldr	r3, [pc, #96]	; (801570c <tcp_keepalive+0x74>)
 80156ac:	f640 0224 	movw	r2, #2084	; 0x824
 80156b0:	4917      	ldr	r1, [pc, #92]	; (8015710 <tcp_keepalive+0x78>)
 80156b2:	4818      	ldr	r0, [pc, #96]	; (8015714 <tcp_keepalive+0x7c>)
 80156b4:	f003 ff78 	bl	80195a8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 80156b8:	7dfb      	ldrb	r3, [r7, #23]
 80156ba:	b29c      	uxth	r4, r3
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80156c0:	3b01      	subs	r3, #1
 80156c2:	4618      	mov	r0, r3
 80156c4:	f7f8 fb66 	bl	800dd94 <lwip_htonl>
 80156c8:	4603      	mov	r3, r0
 80156ca:	2200      	movs	r2, #0
 80156cc:	4621      	mov	r1, r4
 80156ce:	6878      	ldr	r0, [r7, #4]
 80156d0:	f7ff fe66 	bl	80153a0 <tcp_output_alloc_header>
 80156d4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80156d6:	693b      	ldr	r3, [r7, #16]
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d102      	bne.n	80156e2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 80156dc:	f04f 33ff 	mov.w	r3, #4294967295
 80156e0:	e010      	b.n	8015704 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80156e2:	7dfb      	ldrb	r3, [r7, #23]
 80156e4:	2200      	movs	r2, #0
 80156e6:	6939      	ldr	r1, [r7, #16]
 80156e8:	6878      	ldr	r0, [r7, #4]
 80156ea:	f7ff fe97 	bl	801541c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80156ee:	687a      	ldr	r2, [r7, #4]
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	3304      	adds	r3, #4
 80156f4:	6939      	ldr	r1, [r7, #16]
 80156f6:	6878      	ldr	r0, [r7, #4]
 80156f8:	f7ff fed0 	bl	801549c <tcp_output_control_segment>
 80156fc:	4603      	mov	r3, r0
 80156fe:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015700:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015704:	4618      	mov	r0, r3
 8015706:	371c      	adds	r7, #28
 8015708:	46bd      	mov	sp, r7
 801570a:	bd90      	pop	{r4, r7, pc}
 801570c:	0801d420 	.word	0x0801d420
 8015710:	0801dbfc 	.word	0x0801dbfc
 8015714:	0801d474 	.word	0x0801d474

08015718 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8015718:	b590      	push	{r4, r7, lr}
 801571a:	b08b      	sub	sp, #44	; 0x2c
 801571c:	af00      	add	r7, sp, #0
 801571e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015720:	2300      	movs	r3, #0
 8015722:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	2b00      	cmp	r3, #0
 801572a:	d106      	bne.n	801573a <tcp_zero_window_probe+0x22>
 801572c:	4b4c      	ldr	r3, [pc, #304]	; (8015860 <tcp_zero_window_probe+0x148>)
 801572e:	f640 024f 	movw	r2, #2127	; 0x84f
 8015732:	494c      	ldr	r1, [pc, #304]	; (8015864 <tcp_zero_window_probe+0x14c>)
 8015734:	484c      	ldr	r0, [pc, #304]	; (8015868 <tcp_zero_window_probe+0x150>)
 8015736:	f003 ff37 	bl	80195a8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801573a:	687b      	ldr	r3, [r7, #4]
 801573c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801573e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8015740:	6a3b      	ldr	r3, [r7, #32]
 8015742:	2b00      	cmp	r3, #0
 8015744:	d101      	bne.n	801574a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8015746:	2300      	movs	r3, #0
 8015748:	e086      	b.n	8015858 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801574a:	687b      	ldr	r3, [r7, #4]
 801574c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8015750:	2bff      	cmp	r3, #255	; 0xff
 8015752:	d007      	beq.n	8015764 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801575a:	3301      	adds	r3, #1
 801575c:	b2da      	uxtb	r2, r3
 801575e:	687b      	ldr	r3, [r7, #4]
 8015760:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8015764:	6a3b      	ldr	r3, [r7, #32]
 8015766:	68db      	ldr	r3, [r3, #12]
 8015768:	899b      	ldrh	r3, [r3, #12]
 801576a:	b29b      	uxth	r3, r3
 801576c:	4618      	mov	r0, r3
 801576e:	f7f8 fafc 	bl	800dd6a <lwip_htons>
 8015772:	4603      	mov	r3, r0
 8015774:	b2db      	uxtb	r3, r3
 8015776:	f003 0301 	and.w	r3, r3, #1
 801577a:	2b00      	cmp	r3, #0
 801577c:	d005      	beq.n	801578a <tcp_zero_window_probe+0x72>
 801577e:	6a3b      	ldr	r3, [r7, #32]
 8015780:	891b      	ldrh	r3, [r3, #8]
 8015782:	2b00      	cmp	r3, #0
 8015784:	d101      	bne.n	801578a <tcp_zero_window_probe+0x72>
 8015786:	2301      	movs	r3, #1
 8015788:	e000      	b.n	801578c <tcp_zero_window_probe+0x74>
 801578a:	2300      	movs	r3, #0
 801578c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801578e:	7ffb      	ldrb	r3, [r7, #31]
 8015790:	2b00      	cmp	r3, #0
 8015792:	bf0c      	ite	eq
 8015794:	2301      	moveq	r3, #1
 8015796:	2300      	movne	r3, #0
 8015798:	b2db      	uxtb	r3, r3
 801579a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801579c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80157a0:	b299      	uxth	r1, r3
 80157a2:	6a3b      	ldr	r3, [r7, #32]
 80157a4:	68db      	ldr	r3, [r3, #12]
 80157a6:	685b      	ldr	r3, [r3, #4]
 80157a8:	8bba      	ldrh	r2, [r7, #28]
 80157aa:	6878      	ldr	r0, [r7, #4]
 80157ac:	f7ff fdf8 	bl	80153a0 <tcp_output_alloc_header>
 80157b0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 80157b2:	69bb      	ldr	r3, [r7, #24]
 80157b4:	2b00      	cmp	r3, #0
 80157b6:	d102      	bne.n	80157be <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 80157b8:	f04f 33ff 	mov.w	r3, #4294967295
 80157bc:	e04c      	b.n	8015858 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 80157be:	69bb      	ldr	r3, [r7, #24]
 80157c0:	685b      	ldr	r3, [r3, #4]
 80157c2:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 80157c4:	7ffb      	ldrb	r3, [r7, #31]
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d011      	beq.n	80157ee <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 80157ca:	697b      	ldr	r3, [r7, #20]
 80157cc:	899b      	ldrh	r3, [r3, #12]
 80157ce:	b29b      	uxth	r3, r3
 80157d0:	b21b      	sxth	r3, r3
 80157d2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80157d6:	b21c      	sxth	r4, r3
 80157d8:	2011      	movs	r0, #17
 80157da:	f7f8 fac6 	bl	800dd6a <lwip_htons>
 80157de:	4603      	mov	r3, r0
 80157e0:	b21b      	sxth	r3, r3
 80157e2:	4323      	orrs	r3, r4
 80157e4:	b21b      	sxth	r3, r3
 80157e6:	b29a      	uxth	r2, r3
 80157e8:	697b      	ldr	r3, [r7, #20]
 80157ea:	819a      	strh	r2, [r3, #12]
 80157ec:	e010      	b.n	8015810 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 80157ee:	69bb      	ldr	r3, [r7, #24]
 80157f0:	685b      	ldr	r3, [r3, #4]
 80157f2:	3314      	adds	r3, #20
 80157f4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80157f6:	6a3b      	ldr	r3, [r7, #32]
 80157f8:	6858      	ldr	r0, [r3, #4]
 80157fa:	6a3b      	ldr	r3, [r7, #32]
 80157fc:	685b      	ldr	r3, [r3, #4]
 80157fe:	891a      	ldrh	r2, [r3, #8]
 8015800:	6a3b      	ldr	r3, [r7, #32]
 8015802:	891b      	ldrh	r3, [r3, #8]
 8015804:	1ad3      	subs	r3, r2, r3
 8015806:	b29b      	uxth	r3, r3
 8015808:	2201      	movs	r2, #1
 801580a:	6939      	ldr	r1, [r7, #16]
 801580c:	f7f9 ff5a 	bl	800f6c4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8015810:	6a3b      	ldr	r3, [r7, #32]
 8015812:	68db      	ldr	r3, [r3, #12]
 8015814:	685b      	ldr	r3, [r3, #4]
 8015816:	4618      	mov	r0, r3
 8015818:	f7f8 fabc 	bl	800dd94 <lwip_htonl>
 801581c:	4603      	mov	r3, r0
 801581e:	3301      	adds	r3, #1
 8015820:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015826:	68fb      	ldr	r3, [r7, #12]
 8015828:	1ad3      	subs	r3, r2, r3
 801582a:	2b00      	cmp	r3, #0
 801582c:	da02      	bge.n	8015834 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	68fa      	ldr	r2, [r7, #12]
 8015832:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015834:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015838:	2200      	movs	r2, #0
 801583a:	69b9      	ldr	r1, [r7, #24]
 801583c:	6878      	ldr	r0, [r7, #4]
 801583e:	f7ff fded 	bl	801541c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015842:	687a      	ldr	r2, [r7, #4]
 8015844:	687b      	ldr	r3, [r7, #4]
 8015846:	3304      	adds	r3, #4
 8015848:	69b9      	ldr	r1, [r7, #24]
 801584a:	6878      	ldr	r0, [r7, #4]
 801584c:	f7ff fe26 	bl	801549c <tcp_output_control_segment>
 8015850:	4603      	mov	r3, r0
 8015852:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015854:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8015858:	4618      	mov	r0, r3
 801585a:	372c      	adds	r7, #44	; 0x2c
 801585c:	46bd      	mov	sp, r7
 801585e:	bd90      	pop	{r4, r7, pc}
 8015860:	0801d420 	.word	0x0801d420
 8015864:	0801dc18 	.word	0x0801dc18
 8015868:	0801d474 	.word	0x0801d474

0801586c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801586c:	b580      	push	{r7, lr}
 801586e:	b082      	sub	sp, #8
 8015870:	af00      	add	r7, sp, #0
 8015872:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8015874:	f7fa f8a6 	bl	800f9c4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8015878:	4b0a      	ldr	r3, [pc, #40]	; (80158a4 <tcpip_tcp_timer+0x38>)
 801587a:	681b      	ldr	r3, [r3, #0]
 801587c:	2b00      	cmp	r3, #0
 801587e:	d103      	bne.n	8015888 <tcpip_tcp_timer+0x1c>
 8015880:	4b09      	ldr	r3, [pc, #36]	; (80158a8 <tcpip_tcp_timer+0x3c>)
 8015882:	681b      	ldr	r3, [r3, #0]
 8015884:	2b00      	cmp	r3, #0
 8015886:	d005      	beq.n	8015894 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8015888:	2200      	movs	r2, #0
 801588a:	4908      	ldr	r1, [pc, #32]	; (80158ac <tcpip_tcp_timer+0x40>)
 801588c:	20fa      	movs	r0, #250	; 0xfa
 801588e:	f000 f8f3 	bl	8015a78 <sys_timeout>
 8015892:	e003      	b.n	801589c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8015894:	4b06      	ldr	r3, [pc, #24]	; (80158b0 <tcpip_tcp_timer+0x44>)
 8015896:	2200      	movs	r2, #0
 8015898:	601a      	str	r2, [r3, #0]
  }
}
 801589a:	bf00      	nop
 801589c:	bf00      	nop
 801589e:	3708      	adds	r7, #8
 80158a0:	46bd      	mov	sp, r7
 80158a2:	bd80      	pop	{r7, pc}
 80158a4:	20018388 	.word	0x20018388
 80158a8:	20018398 	.word	0x20018398
 80158ac:	0801586d 	.word	0x0801586d
 80158b0:	200002d0 	.word	0x200002d0

080158b4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 80158b4:	b580      	push	{r7, lr}
 80158b6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 80158b8:	4b0a      	ldr	r3, [pc, #40]	; (80158e4 <tcp_timer_needed+0x30>)
 80158ba:	681b      	ldr	r3, [r3, #0]
 80158bc:	2b00      	cmp	r3, #0
 80158be:	d10f      	bne.n	80158e0 <tcp_timer_needed+0x2c>
 80158c0:	4b09      	ldr	r3, [pc, #36]	; (80158e8 <tcp_timer_needed+0x34>)
 80158c2:	681b      	ldr	r3, [r3, #0]
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d103      	bne.n	80158d0 <tcp_timer_needed+0x1c>
 80158c8:	4b08      	ldr	r3, [pc, #32]	; (80158ec <tcp_timer_needed+0x38>)
 80158ca:	681b      	ldr	r3, [r3, #0]
 80158cc:	2b00      	cmp	r3, #0
 80158ce:	d007      	beq.n	80158e0 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 80158d0:	4b04      	ldr	r3, [pc, #16]	; (80158e4 <tcp_timer_needed+0x30>)
 80158d2:	2201      	movs	r2, #1
 80158d4:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80158d6:	2200      	movs	r2, #0
 80158d8:	4905      	ldr	r1, [pc, #20]	; (80158f0 <tcp_timer_needed+0x3c>)
 80158da:	20fa      	movs	r0, #250	; 0xfa
 80158dc:	f000 f8cc 	bl	8015a78 <sys_timeout>
  }
}
 80158e0:	bf00      	nop
 80158e2:	bd80      	pop	{r7, pc}
 80158e4:	200002d0 	.word	0x200002d0
 80158e8:	20018388 	.word	0x20018388
 80158ec:	20018398 	.word	0x20018398
 80158f0:	0801586d 	.word	0x0801586d

080158f4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80158f4:	b580      	push	{r7, lr}
 80158f6:	b086      	sub	sp, #24
 80158f8:	af00      	add	r7, sp, #0
 80158fa:	60f8      	str	r0, [r7, #12]
 80158fc:	60b9      	str	r1, [r7, #8]
 80158fe:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8015900:	2006      	movs	r0, #6
 8015902:	f7f8 fe97 	bl	800e634 <memp_malloc>
 8015906:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8015908:	693b      	ldr	r3, [r7, #16]
 801590a:	2b00      	cmp	r3, #0
 801590c:	d109      	bne.n	8015922 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801590e:	693b      	ldr	r3, [r7, #16]
 8015910:	2b00      	cmp	r3, #0
 8015912:	d151      	bne.n	80159b8 <sys_timeout_abs+0xc4>
 8015914:	4b2a      	ldr	r3, [pc, #168]	; (80159c0 <sys_timeout_abs+0xcc>)
 8015916:	22be      	movs	r2, #190	; 0xbe
 8015918:	492a      	ldr	r1, [pc, #168]	; (80159c4 <sys_timeout_abs+0xd0>)
 801591a:	482b      	ldr	r0, [pc, #172]	; (80159c8 <sys_timeout_abs+0xd4>)
 801591c:	f003 fe44 	bl	80195a8 <iprintf>
    return;
 8015920:	e04a      	b.n	80159b8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8015922:	693b      	ldr	r3, [r7, #16]
 8015924:	2200      	movs	r2, #0
 8015926:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8015928:	693b      	ldr	r3, [r7, #16]
 801592a:	68ba      	ldr	r2, [r7, #8]
 801592c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801592e:	693b      	ldr	r3, [r7, #16]
 8015930:	687a      	ldr	r2, [r7, #4]
 8015932:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8015934:	693b      	ldr	r3, [r7, #16]
 8015936:	68fa      	ldr	r2, [r7, #12]
 8015938:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801593a:	4b24      	ldr	r3, [pc, #144]	; (80159cc <sys_timeout_abs+0xd8>)
 801593c:	681b      	ldr	r3, [r3, #0]
 801593e:	2b00      	cmp	r3, #0
 8015940:	d103      	bne.n	801594a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8015942:	4a22      	ldr	r2, [pc, #136]	; (80159cc <sys_timeout_abs+0xd8>)
 8015944:	693b      	ldr	r3, [r7, #16]
 8015946:	6013      	str	r3, [r2, #0]
    return;
 8015948:	e037      	b.n	80159ba <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801594a:	693b      	ldr	r3, [r7, #16]
 801594c:	685a      	ldr	r2, [r3, #4]
 801594e:	4b1f      	ldr	r3, [pc, #124]	; (80159cc <sys_timeout_abs+0xd8>)
 8015950:	681b      	ldr	r3, [r3, #0]
 8015952:	685b      	ldr	r3, [r3, #4]
 8015954:	1ad3      	subs	r3, r2, r3
 8015956:	0fdb      	lsrs	r3, r3, #31
 8015958:	f003 0301 	and.w	r3, r3, #1
 801595c:	b2db      	uxtb	r3, r3
 801595e:	2b00      	cmp	r3, #0
 8015960:	d007      	beq.n	8015972 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8015962:	4b1a      	ldr	r3, [pc, #104]	; (80159cc <sys_timeout_abs+0xd8>)
 8015964:	681a      	ldr	r2, [r3, #0]
 8015966:	693b      	ldr	r3, [r7, #16]
 8015968:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801596a:	4a18      	ldr	r2, [pc, #96]	; (80159cc <sys_timeout_abs+0xd8>)
 801596c:	693b      	ldr	r3, [r7, #16]
 801596e:	6013      	str	r3, [r2, #0]
 8015970:	e023      	b.n	80159ba <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8015972:	4b16      	ldr	r3, [pc, #88]	; (80159cc <sys_timeout_abs+0xd8>)
 8015974:	681b      	ldr	r3, [r3, #0]
 8015976:	617b      	str	r3, [r7, #20]
 8015978:	e01a      	b.n	80159b0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801597a:	697b      	ldr	r3, [r7, #20]
 801597c:	681b      	ldr	r3, [r3, #0]
 801597e:	2b00      	cmp	r3, #0
 8015980:	d00b      	beq.n	801599a <sys_timeout_abs+0xa6>
 8015982:	693b      	ldr	r3, [r7, #16]
 8015984:	685a      	ldr	r2, [r3, #4]
 8015986:	697b      	ldr	r3, [r7, #20]
 8015988:	681b      	ldr	r3, [r3, #0]
 801598a:	685b      	ldr	r3, [r3, #4]
 801598c:	1ad3      	subs	r3, r2, r3
 801598e:	0fdb      	lsrs	r3, r3, #31
 8015990:	f003 0301 	and.w	r3, r3, #1
 8015994:	b2db      	uxtb	r3, r3
 8015996:	2b00      	cmp	r3, #0
 8015998:	d007      	beq.n	80159aa <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801599a:	697b      	ldr	r3, [r7, #20]
 801599c:	681a      	ldr	r2, [r3, #0]
 801599e:	693b      	ldr	r3, [r7, #16]
 80159a0:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80159a2:	697b      	ldr	r3, [r7, #20]
 80159a4:	693a      	ldr	r2, [r7, #16]
 80159a6:	601a      	str	r2, [r3, #0]
        break;
 80159a8:	e007      	b.n	80159ba <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80159aa:	697b      	ldr	r3, [r7, #20]
 80159ac:	681b      	ldr	r3, [r3, #0]
 80159ae:	617b      	str	r3, [r7, #20]
 80159b0:	697b      	ldr	r3, [r7, #20]
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d1e1      	bne.n	801597a <sys_timeout_abs+0x86>
 80159b6:	e000      	b.n	80159ba <sys_timeout_abs+0xc6>
    return;
 80159b8:	bf00      	nop
      }
    }
  }
}
 80159ba:	3718      	adds	r7, #24
 80159bc:	46bd      	mov	sp, r7
 80159be:	bd80      	pop	{r7, pc}
 80159c0:	0801dc3c 	.word	0x0801dc3c
 80159c4:	0801dc70 	.word	0x0801dc70
 80159c8:	0801dcb0 	.word	0x0801dcb0
 80159cc:	200002c8 	.word	0x200002c8

080159d0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 80159d0:	b580      	push	{r7, lr}
 80159d2:	b086      	sub	sp, #24
 80159d4:	af00      	add	r7, sp, #0
 80159d6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80159dc:	697b      	ldr	r3, [r7, #20]
 80159de:	685b      	ldr	r3, [r3, #4]
 80159e0:	4798      	blx	r3

  now = sys_now();
 80159e2:	f7f4 fed3 	bl	800a78c <sys_now>
 80159e6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80159e8:	697b      	ldr	r3, [r7, #20]
 80159ea:	681a      	ldr	r2, [r3, #0]
 80159ec:	4b0f      	ldr	r3, [pc, #60]	; (8015a2c <lwip_cyclic_timer+0x5c>)
 80159ee:	681b      	ldr	r3, [r3, #0]
 80159f0:	4413      	add	r3, r2
 80159f2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80159f4:	68fa      	ldr	r2, [r7, #12]
 80159f6:	693b      	ldr	r3, [r7, #16]
 80159f8:	1ad3      	subs	r3, r2, r3
 80159fa:	0fdb      	lsrs	r3, r3, #31
 80159fc:	f003 0301 	and.w	r3, r3, #1
 8015a00:	b2db      	uxtb	r3, r3
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d009      	beq.n	8015a1a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8015a06:	697b      	ldr	r3, [r7, #20]
 8015a08:	681a      	ldr	r2, [r3, #0]
 8015a0a:	693b      	ldr	r3, [r7, #16]
 8015a0c:	4413      	add	r3, r2
 8015a0e:	687a      	ldr	r2, [r7, #4]
 8015a10:	4907      	ldr	r1, [pc, #28]	; (8015a30 <lwip_cyclic_timer+0x60>)
 8015a12:	4618      	mov	r0, r3
 8015a14:	f7ff ff6e 	bl	80158f4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8015a18:	e004      	b.n	8015a24 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8015a1a:	687a      	ldr	r2, [r7, #4]
 8015a1c:	4904      	ldr	r1, [pc, #16]	; (8015a30 <lwip_cyclic_timer+0x60>)
 8015a1e:	68f8      	ldr	r0, [r7, #12]
 8015a20:	f7ff ff68 	bl	80158f4 <sys_timeout_abs>
}
 8015a24:	bf00      	nop
 8015a26:	3718      	adds	r7, #24
 8015a28:	46bd      	mov	sp, r7
 8015a2a:	bd80      	pop	{r7, pc}
 8015a2c:	200002cc 	.word	0x200002cc
 8015a30:	080159d1 	.word	0x080159d1

08015a34 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8015a34:	b580      	push	{r7, lr}
 8015a36:	b082      	sub	sp, #8
 8015a38:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8015a3a:	2301      	movs	r3, #1
 8015a3c:	607b      	str	r3, [r7, #4]
 8015a3e:	e00e      	b.n	8015a5e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8015a40:	4a0b      	ldr	r2, [pc, #44]	; (8015a70 <sys_timeouts_init+0x3c>)
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	00db      	lsls	r3, r3, #3
 8015a4c:	4a08      	ldr	r2, [pc, #32]	; (8015a70 <sys_timeouts_init+0x3c>)
 8015a4e:	4413      	add	r3, r2
 8015a50:	461a      	mov	r2, r3
 8015a52:	4908      	ldr	r1, [pc, #32]	; (8015a74 <sys_timeouts_init+0x40>)
 8015a54:	f000 f810 	bl	8015a78 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8015a58:	687b      	ldr	r3, [r7, #4]
 8015a5a:	3301      	adds	r3, #1
 8015a5c:	607b      	str	r3, [r7, #4]
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	2b02      	cmp	r3, #2
 8015a62:	d9ed      	bls.n	8015a40 <sys_timeouts_init+0xc>
  }
}
 8015a64:	bf00      	nop
 8015a66:	bf00      	nop
 8015a68:	3708      	adds	r7, #8
 8015a6a:	46bd      	mov	sp, r7
 8015a6c:	bd80      	pop	{r7, pc}
 8015a6e:	bf00      	nop
 8015a70:	0801e9ac 	.word	0x0801e9ac
 8015a74:	080159d1 	.word	0x080159d1

08015a78 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8015a78:	b580      	push	{r7, lr}
 8015a7a:	b086      	sub	sp, #24
 8015a7c:	af00      	add	r7, sp, #0
 8015a7e:	60f8      	str	r0, [r7, #12]
 8015a80:	60b9      	str	r1, [r7, #8]
 8015a82:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8015a84:	68fb      	ldr	r3, [r7, #12]
 8015a86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8015a8a:	d306      	bcc.n	8015a9a <sys_timeout+0x22>
 8015a8c:	4b0a      	ldr	r3, [pc, #40]	; (8015ab8 <sys_timeout+0x40>)
 8015a8e:	f240 1229 	movw	r2, #297	; 0x129
 8015a92:	490a      	ldr	r1, [pc, #40]	; (8015abc <sys_timeout+0x44>)
 8015a94:	480a      	ldr	r0, [pc, #40]	; (8015ac0 <sys_timeout+0x48>)
 8015a96:	f003 fd87 	bl	80195a8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8015a9a:	f7f4 fe77 	bl	800a78c <sys_now>
 8015a9e:	4602      	mov	r2, r0
 8015aa0:	68fb      	ldr	r3, [r7, #12]
 8015aa2:	4413      	add	r3, r2
 8015aa4:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8015aa6:	687a      	ldr	r2, [r7, #4]
 8015aa8:	68b9      	ldr	r1, [r7, #8]
 8015aaa:	6978      	ldr	r0, [r7, #20]
 8015aac:	f7ff ff22 	bl	80158f4 <sys_timeout_abs>
#endif
}
 8015ab0:	bf00      	nop
 8015ab2:	3718      	adds	r7, #24
 8015ab4:	46bd      	mov	sp, r7
 8015ab6:	bd80      	pop	{r7, pc}
 8015ab8:	0801dc3c 	.word	0x0801dc3c
 8015abc:	0801dcd8 	.word	0x0801dcd8
 8015ac0:	0801dcb0 	.word	0x0801dcb0

08015ac4 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8015ac4:	b580      	push	{r7, lr}
 8015ac6:	b084      	sub	sp, #16
 8015ac8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8015aca:	f7f4 fe5f 	bl	800a78c <sys_now>
 8015ace:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8015ad0:	4b1a      	ldr	r3, [pc, #104]	; (8015b3c <sys_check_timeouts+0x78>)
 8015ad2:	781b      	ldrb	r3, [r3, #0]
 8015ad4:	b2db      	uxtb	r3, r3
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d001      	beq.n	8015ade <sys_check_timeouts+0x1a>
 8015ada:	f7f9 f8cf 	bl	800ec7c <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8015ade:	4b18      	ldr	r3, [pc, #96]	; (8015b40 <sys_check_timeouts+0x7c>)
 8015ae0:	681b      	ldr	r3, [r3, #0]
 8015ae2:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8015ae4:	68bb      	ldr	r3, [r7, #8]
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	d022      	beq.n	8015b30 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8015aea:	68bb      	ldr	r3, [r7, #8]
 8015aec:	685b      	ldr	r3, [r3, #4]
 8015aee:	68fa      	ldr	r2, [r7, #12]
 8015af0:	1ad3      	subs	r3, r2, r3
 8015af2:	0fdb      	lsrs	r3, r3, #31
 8015af4:	f003 0301 	and.w	r3, r3, #1
 8015af8:	b2db      	uxtb	r3, r3
 8015afa:	2b00      	cmp	r3, #0
 8015afc:	d11a      	bne.n	8015b34 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8015afe:	68bb      	ldr	r3, [r7, #8]
 8015b00:	681b      	ldr	r3, [r3, #0]
 8015b02:	4a0f      	ldr	r2, [pc, #60]	; (8015b40 <sys_check_timeouts+0x7c>)
 8015b04:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8015b06:	68bb      	ldr	r3, [r7, #8]
 8015b08:	689b      	ldr	r3, [r3, #8]
 8015b0a:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8015b0c:	68bb      	ldr	r3, [r7, #8]
 8015b0e:	68db      	ldr	r3, [r3, #12]
 8015b10:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8015b12:	68bb      	ldr	r3, [r7, #8]
 8015b14:	685b      	ldr	r3, [r3, #4]
 8015b16:	4a0b      	ldr	r2, [pc, #44]	; (8015b44 <sys_check_timeouts+0x80>)
 8015b18:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8015b1a:	68b9      	ldr	r1, [r7, #8]
 8015b1c:	2006      	movs	r0, #6
 8015b1e:	f7f8 fdd5 	bl	800e6cc <memp_free>
    if (handler != NULL) {
 8015b22:	687b      	ldr	r3, [r7, #4]
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	d0d3      	beq.n	8015ad0 <sys_check_timeouts+0xc>
      handler(arg);
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	6838      	ldr	r0, [r7, #0]
 8015b2c:	4798      	blx	r3
  do {
 8015b2e:	e7cf      	b.n	8015ad0 <sys_check_timeouts+0xc>
      return;
 8015b30:	bf00      	nop
 8015b32:	e000      	b.n	8015b36 <sys_check_timeouts+0x72>
      return;
 8015b34:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8015b36:	3710      	adds	r7, #16
 8015b38:	46bd      	mov	sp, r7
 8015b3a:	bd80      	pop	{r7, pc}
 8015b3c:	20018380 	.word	0x20018380
 8015b40:	200002c8 	.word	0x200002c8
 8015b44:	200002cc 	.word	0x200002cc

08015b48 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8015b48:	b580      	push	{r7, lr}
 8015b4a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8015b4c:	f003 fd5a 	bl	8019604 <rand>
 8015b50:	4603      	mov	r3, r0
 8015b52:	b29b      	uxth	r3, r3
 8015b54:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8015b58:	b29b      	uxth	r3, r3
 8015b5a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8015b5e:	b29a      	uxth	r2, r3
 8015b60:	4b01      	ldr	r3, [pc, #4]	; (8015b68 <udp_init+0x20>)
 8015b62:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8015b64:	bf00      	nop
 8015b66:	bd80      	pop	{r7, pc}
 8015b68:	20000038 	.word	0x20000038

08015b6c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8015b6c:	b580      	push	{r7, lr}
 8015b6e:	b084      	sub	sp, #16
 8015b70:	af00      	add	r7, sp, #0
 8015b72:	60f8      	str	r0, [r7, #12]
 8015b74:	60b9      	str	r1, [r7, #8]
 8015b76:	4613      	mov	r3, r2
 8015b78:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	d105      	bne.n	8015b8c <udp_input_local_match+0x20>
 8015b80:	4b27      	ldr	r3, [pc, #156]	; (8015c20 <udp_input_local_match+0xb4>)
 8015b82:	2287      	movs	r2, #135	; 0x87
 8015b84:	4927      	ldr	r1, [pc, #156]	; (8015c24 <udp_input_local_match+0xb8>)
 8015b86:	4828      	ldr	r0, [pc, #160]	; (8015c28 <udp_input_local_match+0xbc>)
 8015b88:	f003 fd0e 	bl	80195a8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8015b8c:	68bb      	ldr	r3, [r7, #8]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d105      	bne.n	8015b9e <udp_input_local_match+0x32>
 8015b92:	4b23      	ldr	r3, [pc, #140]	; (8015c20 <udp_input_local_match+0xb4>)
 8015b94:	2288      	movs	r2, #136	; 0x88
 8015b96:	4925      	ldr	r1, [pc, #148]	; (8015c2c <udp_input_local_match+0xc0>)
 8015b98:	4823      	ldr	r0, [pc, #140]	; (8015c28 <udp_input_local_match+0xbc>)
 8015b9a:	f003 fd05 	bl	80195a8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015b9e:	68fb      	ldr	r3, [r7, #12]
 8015ba0:	7a1b      	ldrb	r3, [r3, #8]
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d00b      	beq.n	8015bbe <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015ba6:	68fb      	ldr	r3, [r7, #12]
 8015ba8:	7a1a      	ldrb	r2, [r3, #8]
 8015baa:	4b21      	ldr	r3, [pc, #132]	; (8015c30 <udp_input_local_match+0xc4>)
 8015bac:	685b      	ldr	r3, [r3, #4]
 8015bae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015bb2:	3301      	adds	r3, #1
 8015bb4:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015bb6:	429a      	cmp	r2, r3
 8015bb8:	d001      	beq.n	8015bbe <udp_input_local_match+0x52>
    return 0;
 8015bba:	2300      	movs	r3, #0
 8015bbc:	e02b      	b.n	8015c16 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8015bbe:	79fb      	ldrb	r3, [r7, #7]
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	d018      	beq.n	8015bf6 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8015bc4:	68fb      	ldr	r3, [r7, #12]
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d013      	beq.n	8015bf2 <udp_input_local_match+0x86>
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	681b      	ldr	r3, [r3, #0]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d00f      	beq.n	8015bf2 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8015bd2:	4b17      	ldr	r3, [pc, #92]	; (8015c30 <udp_input_local_match+0xc4>)
 8015bd4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8015bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015bda:	d00a      	beq.n	8015bf2 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8015bdc:	68fb      	ldr	r3, [r7, #12]
 8015bde:	681a      	ldr	r2, [r3, #0]
 8015be0:	4b13      	ldr	r3, [pc, #76]	; (8015c30 <udp_input_local_match+0xc4>)
 8015be2:	695b      	ldr	r3, [r3, #20]
 8015be4:	405a      	eors	r2, r3
 8015be6:	68bb      	ldr	r3, [r7, #8]
 8015be8:	3308      	adds	r3, #8
 8015bea:	681b      	ldr	r3, [r3, #0]
 8015bec:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	d110      	bne.n	8015c14 <udp_input_local_match+0xa8>
          return 1;
 8015bf2:	2301      	movs	r3, #1
 8015bf4:	e00f      	b.n	8015c16 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015bf6:	68fb      	ldr	r3, [r7, #12]
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d009      	beq.n	8015c10 <udp_input_local_match+0xa4>
 8015bfc:	68fb      	ldr	r3, [r7, #12]
 8015bfe:	681b      	ldr	r3, [r3, #0]
 8015c00:	2b00      	cmp	r3, #0
 8015c02:	d005      	beq.n	8015c10 <udp_input_local_match+0xa4>
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	681a      	ldr	r2, [r3, #0]
 8015c08:	4b09      	ldr	r3, [pc, #36]	; (8015c30 <udp_input_local_match+0xc4>)
 8015c0a:	695b      	ldr	r3, [r3, #20]
 8015c0c:	429a      	cmp	r2, r3
 8015c0e:	d101      	bne.n	8015c14 <udp_input_local_match+0xa8>
        return 1;
 8015c10:	2301      	movs	r3, #1
 8015c12:	e000      	b.n	8015c16 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8015c14:	2300      	movs	r3, #0
}
 8015c16:	4618      	mov	r0, r3
 8015c18:	3710      	adds	r7, #16
 8015c1a:	46bd      	mov	sp, r7
 8015c1c:	bd80      	pop	{r7, pc}
 8015c1e:	bf00      	nop
 8015c20:	0801dd24 	.word	0x0801dd24
 8015c24:	0801dd54 	.word	0x0801dd54
 8015c28:	0801dd78 	.word	0x0801dd78
 8015c2c:	0801dda0 	.word	0x0801dda0
 8015c30:	20007724 	.word	0x20007724

08015c34 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8015c34:	b590      	push	{r4, r7, lr}
 8015c36:	b08d      	sub	sp, #52	; 0x34
 8015c38:	af02      	add	r7, sp, #8
 8015c3a:	6078      	str	r0, [r7, #4]
 8015c3c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8015c3e:	2300      	movs	r3, #0
 8015c40:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d105      	bne.n	8015c54 <udp_input+0x20>
 8015c48:	4b7c      	ldr	r3, [pc, #496]	; (8015e3c <udp_input+0x208>)
 8015c4a:	22cf      	movs	r2, #207	; 0xcf
 8015c4c:	497c      	ldr	r1, [pc, #496]	; (8015e40 <udp_input+0x20c>)
 8015c4e:	487d      	ldr	r0, [pc, #500]	; (8015e44 <udp_input+0x210>)
 8015c50:	f003 fcaa 	bl	80195a8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8015c54:	683b      	ldr	r3, [r7, #0]
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d105      	bne.n	8015c66 <udp_input+0x32>
 8015c5a:	4b78      	ldr	r3, [pc, #480]	; (8015e3c <udp_input+0x208>)
 8015c5c:	22d0      	movs	r2, #208	; 0xd0
 8015c5e:	497a      	ldr	r1, [pc, #488]	; (8015e48 <udp_input+0x214>)
 8015c60:	4878      	ldr	r0, [pc, #480]	; (8015e44 <udp_input+0x210>)
 8015c62:	f003 fca1 	bl	80195a8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	895b      	ldrh	r3, [r3, #10]
 8015c6a:	2b07      	cmp	r3, #7
 8015c6c:	d803      	bhi.n	8015c76 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8015c6e:	6878      	ldr	r0, [r7, #4]
 8015c70:	f7f9 fb3e 	bl	800f2f0 <pbuf_free>
    goto end;
 8015c74:	e0de      	b.n	8015e34 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	685b      	ldr	r3, [r3, #4]
 8015c7a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8015c7c:	4b73      	ldr	r3, [pc, #460]	; (8015e4c <udp_input+0x218>)
 8015c7e:	695b      	ldr	r3, [r3, #20]
 8015c80:	4a72      	ldr	r2, [pc, #456]	; (8015e4c <udp_input+0x218>)
 8015c82:	6812      	ldr	r2, [r2, #0]
 8015c84:	4611      	mov	r1, r2
 8015c86:	4618      	mov	r0, r3
 8015c88:	f001 fc88 	bl	801759c <ip4_addr_isbroadcast_u32>
 8015c8c:	4603      	mov	r3, r0
 8015c8e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8015c90:	697b      	ldr	r3, [r7, #20]
 8015c92:	881b      	ldrh	r3, [r3, #0]
 8015c94:	b29b      	uxth	r3, r3
 8015c96:	4618      	mov	r0, r3
 8015c98:	f7f8 f867 	bl	800dd6a <lwip_htons>
 8015c9c:	4603      	mov	r3, r0
 8015c9e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8015ca0:	697b      	ldr	r3, [r7, #20]
 8015ca2:	885b      	ldrh	r3, [r3, #2]
 8015ca4:	b29b      	uxth	r3, r3
 8015ca6:	4618      	mov	r0, r3
 8015ca8:	f7f8 f85f 	bl	800dd6a <lwip_htons>
 8015cac:	4603      	mov	r3, r0
 8015cae:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8015cb0:	2300      	movs	r3, #0
 8015cb2:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8015cb4:	2300      	movs	r3, #0
 8015cb6:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8015cb8:	2300      	movs	r3, #0
 8015cba:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8015cbc:	4b64      	ldr	r3, [pc, #400]	; (8015e50 <udp_input+0x21c>)
 8015cbe:	681b      	ldr	r3, [r3, #0]
 8015cc0:	627b      	str	r3, [r7, #36]	; 0x24
 8015cc2:	e054      	b.n	8015d6e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8015cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cc6:	8a5b      	ldrh	r3, [r3, #18]
 8015cc8:	89fa      	ldrh	r2, [r7, #14]
 8015cca:	429a      	cmp	r2, r3
 8015ccc:	d14a      	bne.n	8015d64 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8015cce:	7cfb      	ldrb	r3, [r7, #19]
 8015cd0:	461a      	mov	r2, r3
 8015cd2:	6839      	ldr	r1, [r7, #0]
 8015cd4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015cd6:	f7ff ff49 	bl	8015b6c <udp_input_local_match>
 8015cda:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d041      	beq.n	8015d64 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8015ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ce2:	7c1b      	ldrb	r3, [r3, #16]
 8015ce4:	f003 0304 	and.w	r3, r3, #4
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	d11d      	bne.n	8015d28 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8015cec:	69fb      	ldr	r3, [r7, #28]
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d102      	bne.n	8015cf8 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8015cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cf4:	61fb      	str	r3, [r7, #28]
 8015cf6:	e017      	b.n	8015d28 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8015cf8:	7cfb      	ldrb	r3, [r7, #19]
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	d014      	beq.n	8015d28 <udp_input+0xf4>
 8015cfe:	4b53      	ldr	r3, [pc, #332]	; (8015e4c <udp_input+0x218>)
 8015d00:	695b      	ldr	r3, [r3, #20]
 8015d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015d06:	d10f      	bne.n	8015d28 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8015d08:	69fb      	ldr	r3, [r7, #28]
 8015d0a:	681a      	ldr	r2, [r3, #0]
 8015d0c:	683b      	ldr	r3, [r7, #0]
 8015d0e:	3304      	adds	r3, #4
 8015d10:	681b      	ldr	r3, [r3, #0]
 8015d12:	429a      	cmp	r2, r3
 8015d14:	d008      	beq.n	8015d28 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8015d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d18:	681a      	ldr	r2, [r3, #0]
 8015d1a:	683b      	ldr	r3, [r7, #0]
 8015d1c:	3304      	adds	r3, #4
 8015d1e:	681b      	ldr	r3, [r3, #0]
 8015d20:	429a      	cmp	r2, r3
 8015d22:	d101      	bne.n	8015d28 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8015d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d26:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8015d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d2a:	8a9b      	ldrh	r3, [r3, #20]
 8015d2c:	8a3a      	ldrh	r2, [r7, #16]
 8015d2e:	429a      	cmp	r2, r3
 8015d30:	d118      	bne.n	8015d64 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8015d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d34:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d005      	beq.n	8015d46 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8015d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d3c:	685a      	ldr	r2, [r3, #4]
 8015d3e:	4b43      	ldr	r3, [pc, #268]	; (8015e4c <udp_input+0x218>)
 8015d40:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8015d42:	429a      	cmp	r2, r3
 8015d44:	d10e      	bne.n	8015d64 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8015d46:	6a3b      	ldr	r3, [r7, #32]
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	d014      	beq.n	8015d76 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8015d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d4e:	68da      	ldr	r2, [r3, #12]
 8015d50:	6a3b      	ldr	r3, [r7, #32]
 8015d52:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8015d54:	4b3e      	ldr	r3, [pc, #248]	; (8015e50 <udp_input+0x21c>)
 8015d56:	681a      	ldr	r2, [r3, #0]
 8015d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d5a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8015d5c:	4a3c      	ldr	r2, [pc, #240]	; (8015e50 <udp_input+0x21c>)
 8015d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d60:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8015d62:	e008      	b.n	8015d76 <udp_input+0x142>
      }
    }

    prev = pcb;
 8015d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d66:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8015d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d6a:	68db      	ldr	r3, [r3, #12]
 8015d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8015d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d70:	2b00      	cmp	r3, #0
 8015d72:	d1a7      	bne.n	8015cc4 <udp_input+0x90>
 8015d74:	e000      	b.n	8015d78 <udp_input+0x144>
        break;
 8015d76:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8015d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d101      	bne.n	8015d82 <udp_input+0x14e>
    pcb = uncon_pcb;
 8015d7e:	69fb      	ldr	r3, [r7, #28]
 8015d80:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8015d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d84:	2b00      	cmp	r3, #0
 8015d86:	d002      	beq.n	8015d8e <udp_input+0x15a>
    for_us = 1;
 8015d88:	2301      	movs	r3, #1
 8015d8a:	76fb      	strb	r3, [r7, #27]
 8015d8c:	e00a      	b.n	8015da4 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8015d8e:	683b      	ldr	r3, [r7, #0]
 8015d90:	3304      	adds	r3, #4
 8015d92:	681a      	ldr	r2, [r3, #0]
 8015d94:	4b2d      	ldr	r3, [pc, #180]	; (8015e4c <udp_input+0x218>)
 8015d96:	695b      	ldr	r3, [r3, #20]
 8015d98:	429a      	cmp	r2, r3
 8015d9a:	bf0c      	ite	eq
 8015d9c:	2301      	moveq	r3, #1
 8015d9e:	2300      	movne	r3, #0
 8015da0:	b2db      	uxtb	r3, r3
 8015da2:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8015da4:	7efb      	ldrb	r3, [r7, #27]
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	d041      	beq.n	8015e2e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8015daa:	2108      	movs	r1, #8
 8015dac:	6878      	ldr	r0, [r7, #4]
 8015dae:	f7f9 fa19 	bl	800f1e4 <pbuf_remove_header>
 8015db2:	4603      	mov	r3, r0
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d00a      	beq.n	8015dce <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8015db8:	4b20      	ldr	r3, [pc, #128]	; (8015e3c <udp_input+0x208>)
 8015dba:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8015dbe:	4925      	ldr	r1, [pc, #148]	; (8015e54 <udp_input+0x220>)
 8015dc0:	4820      	ldr	r0, [pc, #128]	; (8015e44 <udp_input+0x210>)
 8015dc2:	f003 fbf1 	bl	80195a8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8015dc6:	6878      	ldr	r0, [r7, #4]
 8015dc8:	f7f9 fa92 	bl	800f2f0 <pbuf_free>
      goto end;
 8015dcc:	e032      	b.n	8015e34 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8015dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d012      	beq.n	8015dfa <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8015dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dd6:	699b      	ldr	r3, [r3, #24]
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d00a      	beq.n	8015df2 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8015ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dde:	699c      	ldr	r4, [r3, #24]
 8015de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015de2:	69d8      	ldr	r0, [r3, #28]
 8015de4:	8a3b      	ldrh	r3, [r7, #16]
 8015de6:	9300      	str	r3, [sp, #0]
 8015de8:	4b1b      	ldr	r3, [pc, #108]	; (8015e58 <udp_input+0x224>)
 8015dea:	687a      	ldr	r2, [r7, #4]
 8015dec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015dee:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8015df0:	e021      	b.n	8015e36 <udp_input+0x202>
        pbuf_free(p);
 8015df2:	6878      	ldr	r0, [r7, #4]
 8015df4:	f7f9 fa7c 	bl	800f2f0 <pbuf_free>
        goto end;
 8015df8:	e01c      	b.n	8015e34 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8015dfa:	7cfb      	ldrb	r3, [r7, #19]
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	d112      	bne.n	8015e26 <udp_input+0x1f2>
 8015e00:	4b12      	ldr	r3, [pc, #72]	; (8015e4c <udp_input+0x218>)
 8015e02:	695b      	ldr	r3, [r3, #20]
 8015e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015e08:	2be0      	cmp	r3, #224	; 0xe0
 8015e0a:	d00c      	beq.n	8015e26 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8015e0c:	4b0f      	ldr	r3, [pc, #60]	; (8015e4c <udp_input+0x218>)
 8015e0e:	899b      	ldrh	r3, [r3, #12]
 8015e10:	3308      	adds	r3, #8
 8015e12:	b29b      	uxth	r3, r3
 8015e14:	b21b      	sxth	r3, r3
 8015e16:	4619      	mov	r1, r3
 8015e18:	6878      	ldr	r0, [r7, #4]
 8015e1a:	f7f9 fa56 	bl	800f2ca <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8015e1e:	2103      	movs	r1, #3
 8015e20:	6878      	ldr	r0, [r7, #4]
 8015e22:	f001 f89b 	bl	8016f5c <icmp_dest_unreach>
      pbuf_free(p);
 8015e26:	6878      	ldr	r0, [r7, #4]
 8015e28:	f7f9 fa62 	bl	800f2f0 <pbuf_free>
  return;
 8015e2c:	e003      	b.n	8015e36 <udp_input+0x202>
    pbuf_free(p);
 8015e2e:	6878      	ldr	r0, [r7, #4]
 8015e30:	f7f9 fa5e 	bl	800f2f0 <pbuf_free>
  return;
 8015e34:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8015e36:	372c      	adds	r7, #44	; 0x2c
 8015e38:	46bd      	mov	sp, r7
 8015e3a:	bd90      	pop	{r4, r7, pc}
 8015e3c:	0801dd24 	.word	0x0801dd24
 8015e40:	0801ddc8 	.word	0x0801ddc8
 8015e44:	0801dd78 	.word	0x0801dd78
 8015e48:	0801dde0 	.word	0x0801dde0
 8015e4c:	20007724 	.word	0x20007724
 8015e50:	200183a0 	.word	0x200183a0
 8015e54:	0801ddfc 	.word	0x0801ddfc
 8015e58:	20007734 	.word	0x20007734

08015e5c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015e5c:	b480      	push	{r7}
 8015e5e:	b085      	sub	sp, #20
 8015e60:	af00      	add	r7, sp, #0
 8015e62:	6078      	str	r0, [r7, #4]
 8015e64:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8015e66:	687b      	ldr	r3, [r7, #4]
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d01e      	beq.n	8015eaa <udp_netif_ip_addr_changed+0x4e>
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	681b      	ldr	r3, [r3, #0]
 8015e70:	2b00      	cmp	r3, #0
 8015e72:	d01a      	beq.n	8015eaa <udp_netif_ip_addr_changed+0x4e>
 8015e74:	683b      	ldr	r3, [r7, #0]
 8015e76:	2b00      	cmp	r3, #0
 8015e78:	d017      	beq.n	8015eaa <udp_netif_ip_addr_changed+0x4e>
 8015e7a:	683b      	ldr	r3, [r7, #0]
 8015e7c:	681b      	ldr	r3, [r3, #0]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d013      	beq.n	8015eaa <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8015e82:	4b0d      	ldr	r3, [pc, #52]	; (8015eb8 <udp_netif_ip_addr_changed+0x5c>)
 8015e84:	681b      	ldr	r3, [r3, #0]
 8015e86:	60fb      	str	r3, [r7, #12]
 8015e88:	e00c      	b.n	8015ea4 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8015e8a:	68fb      	ldr	r3, [r7, #12]
 8015e8c:	681a      	ldr	r2, [r3, #0]
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	429a      	cmp	r2, r3
 8015e94:	d103      	bne.n	8015e9e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8015e96:	683b      	ldr	r3, [r7, #0]
 8015e98:	681a      	ldr	r2, [r3, #0]
 8015e9a:	68fb      	ldr	r3, [r7, #12]
 8015e9c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8015e9e:	68fb      	ldr	r3, [r7, #12]
 8015ea0:	68db      	ldr	r3, [r3, #12]
 8015ea2:	60fb      	str	r3, [r7, #12]
 8015ea4:	68fb      	ldr	r3, [r7, #12]
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	d1ef      	bne.n	8015e8a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8015eaa:	bf00      	nop
 8015eac:	3714      	adds	r7, #20
 8015eae:	46bd      	mov	sp, r7
 8015eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015eb4:	4770      	bx	lr
 8015eb6:	bf00      	nop
 8015eb8:	200183a0 	.word	0x200183a0

08015ebc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8015ebc:	b580      	push	{r7, lr}
 8015ebe:	b082      	sub	sp, #8
 8015ec0:	af00      	add	r7, sp, #0
 8015ec2:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8015ec4:	4915      	ldr	r1, [pc, #84]	; (8015f1c <etharp_free_entry+0x60>)
 8015ec6:	687a      	ldr	r2, [r7, #4]
 8015ec8:	4613      	mov	r3, r2
 8015eca:	005b      	lsls	r3, r3, #1
 8015ecc:	4413      	add	r3, r2
 8015ece:	00db      	lsls	r3, r3, #3
 8015ed0:	440b      	add	r3, r1
 8015ed2:	681b      	ldr	r3, [r3, #0]
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	d013      	beq.n	8015f00 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8015ed8:	4910      	ldr	r1, [pc, #64]	; (8015f1c <etharp_free_entry+0x60>)
 8015eda:	687a      	ldr	r2, [r7, #4]
 8015edc:	4613      	mov	r3, r2
 8015ede:	005b      	lsls	r3, r3, #1
 8015ee0:	4413      	add	r3, r2
 8015ee2:	00db      	lsls	r3, r3, #3
 8015ee4:	440b      	add	r3, r1
 8015ee6:	681b      	ldr	r3, [r3, #0]
 8015ee8:	4618      	mov	r0, r3
 8015eea:	f7f9 fa01 	bl	800f2f0 <pbuf_free>
    arp_table[i].q = NULL;
 8015eee:	490b      	ldr	r1, [pc, #44]	; (8015f1c <etharp_free_entry+0x60>)
 8015ef0:	687a      	ldr	r2, [r7, #4]
 8015ef2:	4613      	mov	r3, r2
 8015ef4:	005b      	lsls	r3, r3, #1
 8015ef6:	4413      	add	r3, r2
 8015ef8:	00db      	lsls	r3, r3, #3
 8015efa:	440b      	add	r3, r1
 8015efc:	2200      	movs	r2, #0
 8015efe:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8015f00:	4906      	ldr	r1, [pc, #24]	; (8015f1c <etharp_free_entry+0x60>)
 8015f02:	687a      	ldr	r2, [r7, #4]
 8015f04:	4613      	mov	r3, r2
 8015f06:	005b      	lsls	r3, r3, #1
 8015f08:	4413      	add	r3, r2
 8015f0a:	00db      	lsls	r3, r3, #3
 8015f0c:	440b      	add	r3, r1
 8015f0e:	3314      	adds	r3, #20
 8015f10:	2200      	movs	r2, #0
 8015f12:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8015f14:	bf00      	nop
 8015f16:	3708      	adds	r7, #8
 8015f18:	46bd      	mov	sp, r7
 8015f1a:	bd80      	pop	{r7, pc}
 8015f1c:	200002d4 	.word	0x200002d4

08015f20 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8015f20:	b580      	push	{r7, lr}
 8015f22:	b082      	sub	sp, #8
 8015f24:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015f26:	2300      	movs	r3, #0
 8015f28:	607b      	str	r3, [r7, #4]
 8015f2a:	e096      	b.n	801605a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8015f2c:	494f      	ldr	r1, [pc, #316]	; (801606c <etharp_tmr+0x14c>)
 8015f2e:	687a      	ldr	r2, [r7, #4]
 8015f30:	4613      	mov	r3, r2
 8015f32:	005b      	lsls	r3, r3, #1
 8015f34:	4413      	add	r3, r2
 8015f36:	00db      	lsls	r3, r3, #3
 8015f38:	440b      	add	r3, r1
 8015f3a:	3314      	adds	r3, #20
 8015f3c:	781b      	ldrb	r3, [r3, #0]
 8015f3e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8015f40:	78fb      	ldrb	r3, [r7, #3]
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	f000 8086 	beq.w	8016054 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8015f48:	4948      	ldr	r1, [pc, #288]	; (801606c <etharp_tmr+0x14c>)
 8015f4a:	687a      	ldr	r2, [r7, #4]
 8015f4c:	4613      	mov	r3, r2
 8015f4e:	005b      	lsls	r3, r3, #1
 8015f50:	4413      	add	r3, r2
 8015f52:	00db      	lsls	r3, r3, #3
 8015f54:	440b      	add	r3, r1
 8015f56:	3312      	adds	r3, #18
 8015f58:	881b      	ldrh	r3, [r3, #0]
 8015f5a:	3301      	adds	r3, #1
 8015f5c:	b298      	uxth	r0, r3
 8015f5e:	4943      	ldr	r1, [pc, #268]	; (801606c <etharp_tmr+0x14c>)
 8015f60:	687a      	ldr	r2, [r7, #4]
 8015f62:	4613      	mov	r3, r2
 8015f64:	005b      	lsls	r3, r3, #1
 8015f66:	4413      	add	r3, r2
 8015f68:	00db      	lsls	r3, r3, #3
 8015f6a:	440b      	add	r3, r1
 8015f6c:	3312      	adds	r3, #18
 8015f6e:	4602      	mov	r2, r0
 8015f70:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8015f72:	493e      	ldr	r1, [pc, #248]	; (801606c <etharp_tmr+0x14c>)
 8015f74:	687a      	ldr	r2, [r7, #4]
 8015f76:	4613      	mov	r3, r2
 8015f78:	005b      	lsls	r3, r3, #1
 8015f7a:	4413      	add	r3, r2
 8015f7c:	00db      	lsls	r3, r3, #3
 8015f7e:	440b      	add	r3, r1
 8015f80:	3312      	adds	r3, #18
 8015f82:	881b      	ldrh	r3, [r3, #0]
 8015f84:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8015f88:	d215      	bcs.n	8015fb6 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8015f8a:	4938      	ldr	r1, [pc, #224]	; (801606c <etharp_tmr+0x14c>)
 8015f8c:	687a      	ldr	r2, [r7, #4]
 8015f8e:	4613      	mov	r3, r2
 8015f90:	005b      	lsls	r3, r3, #1
 8015f92:	4413      	add	r3, r2
 8015f94:	00db      	lsls	r3, r3, #3
 8015f96:	440b      	add	r3, r1
 8015f98:	3314      	adds	r3, #20
 8015f9a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8015f9c:	2b01      	cmp	r3, #1
 8015f9e:	d10e      	bne.n	8015fbe <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8015fa0:	4932      	ldr	r1, [pc, #200]	; (801606c <etharp_tmr+0x14c>)
 8015fa2:	687a      	ldr	r2, [r7, #4]
 8015fa4:	4613      	mov	r3, r2
 8015fa6:	005b      	lsls	r3, r3, #1
 8015fa8:	4413      	add	r3, r2
 8015faa:	00db      	lsls	r3, r3, #3
 8015fac:	440b      	add	r3, r1
 8015fae:	3312      	adds	r3, #18
 8015fb0:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8015fb2:	2b04      	cmp	r3, #4
 8015fb4:	d903      	bls.n	8015fbe <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8015fb6:	6878      	ldr	r0, [r7, #4]
 8015fb8:	f7ff ff80 	bl	8015ebc <etharp_free_entry>
 8015fbc:	e04a      	b.n	8016054 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8015fbe:	492b      	ldr	r1, [pc, #172]	; (801606c <etharp_tmr+0x14c>)
 8015fc0:	687a      	ldr	r2, [r7, #4]
 8015fc2:	4613      	mov	r3, r2
 8015fc4:	005b      	lsls	r3, r3, #1
 8015fc6:	4413      	add	r3, r2
 8015fc8:	00db      	lsls	r3, r3, #3
 8015fca:	440b      	add	r3, r1
 8015fcc:	3314      	adds	r3, #20
 8015fce:	781b      	ldrb	r3, [r3, #0]
 8015fd0:	2b03      	cmp	r3, #3
 8015fd2:	d10a      	bne.n	8015fea <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8015fd4:	4925      	ldr	r1, [pc, #148]	; (801606c <etharp_tmr+0x14c>)
 8015fd6:	687a      	ldr	r2, [r7, #4]
 8015fd8:	4613      	mov	r3, r2
 8015fda:	005b      	lsls	r3, r3, #1
 8015fdc:	4413      	add	r3, r2
 8015fde:	00db      	lsls	r3, r3, #3
 8015fe0:	440b      	add	r3, r1
 8015fe2:	3314      	adds	r3, #20
 8015fe4:	2204      	movs	r2, #4
 8015fe6:	701a      	strb	r2, [r3, #0]
 8015fe8:	e034      	b.n	8016054 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8015fea:	4920      	ldr	r1, [pc, #128]	; (801606c <etharp_tmr+0x14c>)
 8015fec:	687a      	ldr	r2, [r7, #4]
 8015fee:	4613      	mov	r3, r2
 8015ff0:	005b      	lsls	r3, r3, #1
 8015ff2:	4413      	add	r3, r2
 8015ff4:	00db      	lsls	r3, r3, #3
 8015ff6:	440b      	add	r3, r1
 8015ff8:	3314      	adds	r3, #20
 8015ffa:	781b      	ldrb	r3, [r3, #0]
 8015ffc:	2b04      	cmp	r3, #4
 8015ffe:	d10a      	bne.n	8016016 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8016000:	491a      	ldr	r1, [pc, #104]	; (801606c <etharp_tmr+0x14c>)
 8016002:	687a      	ldr	r2, [r7, #4]
 8016004:	4613      	mov	r3, r2
 8016006:	005b      	lsls	r3, r3, #1
 8016008:	4413      	add	r3, r2
 801600a:	00db      	lsls	r3, r3, #3
 801600c:	440b      	add	r3, r1
 801600e:	3314      	adds	r3, #20
 8016010:	2202      	movs	r2, #2
 8016012:	701a      	strb	r2, [r3, #0]
 8016014:	e01e      	b.n	8016054 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8016016:	4915      	ldr	r1, [pc, #84]	; (801606c <etharp_tmr+0x14c>)
 8016018:	687a      	ldr	r2, [r7, #4]
 801601a:	4613      	mov	r3, r2
 801601c:	005b      	lsls	r3, r3, #1
 801601e:	4413      	add	r3, r2
 8016020:	00db      	lsls	r3, r3, #3
 8016022:	440b      	add	r3, r1
 8016024:	3314      	adds	r3, #20
 8016026:	781b      	ldrb	r3, [r3, #0]
 8016028:	2b01      	cmp	r3, #1
 801602a:	d113      	bne.n	8016054 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801602c:	490f      	ldr	r1, [pc, #60]	; (801606c <etharp_tmr+0x14c>)
 801602e:	687a      	ldr	r2, [r7, #4]
 8016030:	4613      	mov	r3, r2
 8016032:	005b      	lsls	r3, r3, #1
 8016034:	4413      	add	r3, r2
 8016036:	00db      	lsls	r3, r3, #3
 8016038:	440b      	add	r3, r1
 801603a:	3308      	adds	r3, #8
 801603c:	6818      	ldr	r0, [r3, #0]
 801603e:	687a      	ldr	r2, [r7, #4]
 8016040:	4613      	mov	r3, r2
 8016042:	005b      	lsls	r3, r3, #1
 8016044:	4413      	add	r3, r2
 8016046:	00db      	lsls	r3, r3, #3
 8016048:	4a08      	ldr	r2, [pc, #32]	; (801606c <etharp_tmr+0x14c>)
 801604a:	4413      	add	r3, r2
 801604c:	3304      	adds	r3, #4
 801604e:	4619      	mov	r1, r3
 8016050:	f000 fe6e 	bl	8016d30 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016054:	687b      	ldr	r3, [r7, #4]
 8016056:	3301      	adds	r3, #1
 8016058:	607b      	str	r3, [r7, #4]
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	2b09      	cmp	r3, #9
 801605e:	f77f af65 	ble.w	8015f2c <etharp_tmr+0xc>
      }
    }
  }
}
 8016062:	bf00      	nop
 8016064:	bf00      	nop
 8016066:	3708      	adds	r7, #8
 8016068:	46bd      	mov	sp, r7
 801606a:	bd80      	pop	{r7, pc}
 801606c:	200002d4 	.word	0x200002d4

08016070 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8016070:	b580      	push	{r7, lr}
 8016072:	b08a      	sub	sp, #40	; 0x28
 8016074:	af00      	add	r7, sp, #0
 8016076:	60f8      	str	r0, [r7, #12]
 8016078:	460b      	mov	r3, r1
 801607a:	607a      	str	r2, [r7, #4]
 801607c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801607e:	230a      	movs	r3, #10
 8016080:	84fb      	strh	r3, [r7, #38]	; 0x26
 8016082:	230a      	movs	r3, #10
 8016084:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8016086:	230a      	movs	r3, #10
 8016088:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801608a:	2300      	movs	r3, #0
 801608c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801608e:	230a      	movs	r3, #10
 8016090:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8016092:	2300      	movs	r3, #0
 8016094:	83bb      	strh	r3, [r7, #28]
 8016096:	2300      	movs	r3, #0
 8016098:	837b      	strh	r3, [r7, #26]
 801609a:	2300      	movs	r3, #0
 801609c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801609e:	2300      	movs	r3, #0
 80160a0:	843b      	strh	r3, [r7, #32]
 80160a2:	e0ae      	b.n	8016202 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80160a4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80160a8:	49a6      	ldr	r1, [pc, #664]	; (8016344 <etharp_find_entry+0x2d4>)
 80160aa:	4613      	mov	r3, r2
 80160ac:	005b      	lsls	r3, r3, #1
 80160ae:	4413      	add	r3, r2
 80160b0:	00db      	lsls	r3, r3, #3
 80160b2:	440b      	add	r3, r1
 80160b4:	3314      	adds	r3, #20
 80160b6:	781b      	ldrb	r3, [r3, #0]
 80160b8:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80160ba:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80160be:	2b0a      	cmp	r3, #10
 80160c0:	d105      	bne.n	80160ce <etharp_find_entry+0x5e>
 80160c2:	7dfb      	ldrb	r3, [r7, #23]
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d102      	bne.n	80160ce <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80160c8:	8c3b      	ldrh	r3, [r7, #32]
 80160ca:	847b      	strh	r3, [r7, #34]	; 0x22
 80160cc:	e095      	b.n	80161fa <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80160ce:	7dfb      	ldrb	r3, [r7, #23]
 80160d0:	2b00      	cmp	r3, #0
 80160d2:	f000 8092 	beq.w	80161fa <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80160d6:	7dfb      	ldrb	r3, [r7, #23]
 80160d8:	2b01      	cmp	r3, #1
 80160da:	d009      	beq.n	80160f0 <etharp_find_entry+0x80>
 80160dc:	7dfb      	ldrb	r3, [r7, #23]
 80160de:	2b01      	cmp	r3, #1
 80160e0:	d806      	bhi.n	80160f0 <etharp_find_entry+0x80>
 80160e2:	4b99      	ldr	r3, [pc, #612]	; (8016348 <etharp_find_entry+0x2d8>)
 80160e4:	f240 1223 	movw	r2, #291	; 0x123
 80160e8:	4998      	ldr	r1, [pc, #608]	; (801634c <etharp_find_entry+0x2dc>)
 80160ea:	4899      	ldr	r0, [pc, #612]	; (8016350 <etharp_find_entry+0x2e0>)
 80160ec:	f003 fa5c 	bl	80195a8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80160f0:	68fb      	ldr	r3, [r7, #12]
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d020      	beq.n	8016138 <etharp_find_entry+0xc8>
 80160f6:	68fb      	ldr	r3, [r7, #12]
 80160f8:	6819      	ldr	r1, [r3, #0]
 80160fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80160fe:	4891      	ldr	r0, [pc, #580]	; (8016344 <etharp_find_entry+0x2d4>)
 8016100:	4613      	mov	r3, r2
 8016102:	005b      	lsls	r3, r3, #1
 8016104:	4413      	add	r3, r2
 8016106:	00db      	lsls	r3, r3, #3
 8016108:	4403      	add	r3, r0
 801610a:	3304      	adds	r3, #4
 801610c:	681b      	ldr	r3, [r3, #0]
 801610e:	4299      	cmp	r1, r3
 8016110:	d112      	bne.n	8016138 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8016112:	687b      	ldr	r3, [r7, #4]
 8016114:	2b00      	cmp	r3, #0
 8016116:	d00c      	beq.n	8016132 <etharp_find_entry+0xc2>
 8016118:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801611c:	4989      	ldr	r1, [pc, #548]	; (8016344 <etharp_find_entry+0x2d4>)
 801611e:	4613      	mov	r3, r2
 8016120:	005b      	lsls	r3, r3, #1
 8016122:	4413      	add	r3, r2
 8016124:	00db      	lsls	r3, r3, #3
 8016126:	440b      	add	r3, r1
 8016128:	3308      	adds	r3, #8
 801612a:	681b      	ldr	r3, [r3, #0]
 801612c:	687a      	ldr	r2, [r7, #4]
 801612e:	429a      	cmp	r2, r3
 8016130:	d102      	bne.n	8016138 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8016132:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016136:	e100      	b.n	801633a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8016138:	7dfb      	ldrb	r3, [r7, #23]
 801613a:	2b01      	cmp	r3, #1
 801613c:	d140      	bne.n	80161c0 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801613e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016142:	4980      	ldr	r1, [pc, #512]	; (8016344 <etharp_find_entry+0x2d4>)
 8016144:	4613      	mov	r3, r2
 8016146:	005b      	lsls	r3, r3, #1
 8016148:	4413      	add	r3, r2
 801614a:	00db      	lsls	r3, r3, #3
 801614c:	440b      	add	r3, r1
 801614e:	681b      	ldr	r3, [r3, #0]
 8016150:	2b00      	cmp	r3, #0
 8016152:	d01a      	beq.n	801618a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8016154:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016158:	497a      	ldr	r1, [pc, #488]	; (8016344 <etharp_find_entry+0x2d4>)
 801615a:	4613      	mov	r3, r2
 801615c:	005b      	lsls	r3, r3, #1
 801615e:	4413      	add	r3, r2
 8016160:	00db      	lsls	r3, r3, #3
 8016162:	440b      	add	r3, r1
 8016164:	3312      	adds	r3, #18
 8016166:	881b      	ldrh	r3, [r3, #0]
 8016168:	8bba      	ldrh	r2, [r7, #28]
 801616a:	429a      	cmp	r2, r3
 801616c:	d845      	bhi.n	80161fa <etharp_find_entry+0x18a>
            old_queue = i;
 801616e:	8c3b      	ldrh	r3, [r7, #32]
 8016170:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8016172:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016176:	4973      	ldr	r1, [pc, #460]	; (8016344 <etharp_find_entry+0x2d4>)
 8016178:	4613      	mov	r3, r2
 801617a:	005b      	lsls	r3, r3, #1
 801617c:	4413      	add	r3, r2
 801617e:	00db      	lsls	r3, r3, #3
 8016180:	440b      	add	r3, r1
 8016182:	3312      	adds	r3, #18
 8016184:	881b      	ldrh	r3, [r3, #0]
 8016186:	83bb      	strh	r3, [r7, #28]
 8016188:	e037      	b.n	80161fa <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801618a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801618e:	496d      	ldr	r1, [pc, #436]	; (8016344 <etharp_find_entry+0x2d4>)
 8016190:	4613      	mov	r3, r2
 8016192:	005b      	lsls	r3, r3, #1
 8016194:	4413      	add	r3, r2
 8016196:	00db      	lsls	r3, r3, #3
 8016198:	440b      	add	r3, r1
 801619a:	3312      	adds	r3, #18
 801619c:	881b      	ldrh	r3, [r3, #0]
 801619e:	8b7a      	ldrh	r2, [r7, #26]
 80161a0:	429a      	cmp	r2, r3
 80161a2:	d82a      	bhi.n	80161fa <etharp_find_entry+0x18a>
            old_pending = i;
 80161a4:	8c3b      	ldrh	r3, [r7, #32]
 80161a6:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 80161a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80161ac:	4965      	ldr	r1, [pc, #404]	; (8016344 <etharp_find_entry+0x2d4>)
 80161ae:	4613      	mov	r3, r2
 80161b0:	005b      	lsls	r3, r3, #1
 80161b2:	4413      	add	r3, r2
 80161b4:	00db      	lsls	r3, r3, #3
 80161b6:	440b      	add	r3, r1
 80161b8:	3312      	adds	r3, #18
 80161ba:	881b      	ldrh	r3, [r3, #0]
 80161bc:	837b      	strh	r3, [r7, #26]
 80161be:	e01c      	b.n	80161fa <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80161c0:	7dfb      	ldrb	r3, [r7, #23]
 80161c2:	2b01      	cmp	r3, #1
 80161c4:	d919      	bls.n	80161fa <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80161c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80161ca:	495e      	ldr	r1, [pc, #376]	; (8016344 <etharp_find_entry+0x2d4>)
 80161cc:	4613      	mov	r3, r2
 80161ce:	005b      	lsls	r3, r3, #1
 80161d0:	4413      	add	r3, r2
 80161d2:	00db      	lsls	r3, r3, #3
 80161d4:	440b      	add	r3, r1
 80161d6:	3312      	adds	r3, #18
 80161d8:	881b      	ldrh	r3, [r3, #0]
 80161da:	8b3a      	ldrh	r2, [r7, #24]
 80161dc:	429a      	cmp	r2, r3
 80161de:	d80c      	bhi.n	80161fa <etharp_find_entry+0x18a>
            old_stable = i;
 80161e0:	8c3b      	ldrh	r3, [r7, #32]
 80161e2:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 80161e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80161e8:	4956      	ldr	r1, [pc, #344]	; (8016344 <etharp_find_entry+0x2d4>)
 80161ea:	4613      	mov	r3, r2
 80161ec:	005b      	lsls	r3, r3, #1
 80161ee:	4413      	add	r3, r2
 80161f0:	00db      	lsls	r3, r3, #3
 80161f2:	440b      	add	r3, r1
 80161f4:	3312      	adds	r3, #18
 80161f6:	881b      	ldrh	r3, [r3, #0]
 80161f8:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80161fa:	8c3b      	ldrh	r3, [r7, #32]
 80161fc:	3301      	adds	r3, #1
 80161fe:	b29b      	uxth	r3, r3
 8016200:	843b      	strh	r3, [r7, #32]
 8016202:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016206:	2b09      	cmp	r3, #9
 8016208:	f77f af4c 	ble.w	80160a4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801620c:	7afb      	ldrb	r3, [r7, #11]
 801620e:	f003 0302 	and.w	r3, r3, #2
 8016212:	2b00      	cmp	r3, #0
 8016214:	d108      	bne.n	8016228 <etharp_find_entry+0x1b8>
 8016216:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801621a:	2b0a      	cmp	r3, #10
 801621c:	d107      	bne.n	801622e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801621e:	7afb      	ldrb	r3, [r7, #11]
 8016220:	f003 0301 	and.w	r3, r3, #1
 8016224:	2b00      	cmp	r3, #0
 8016226:	d102      	bne.n	801622e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8016228:	f04f 33ff 	mov.w	r3, #4294967295
 801622c:	e085      	b.n	801633a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801622e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016232:	2b09      	cmp	r3, #9
 8016234:	dc02      	bgt.n	801623c <etharp_find_entry+0x1cc>
    i = empty;
 8016236:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016238:	843b      	strh	r3, [r7, #32]
 801623a:	e039      	b.n	80162b0 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801623c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8016240:	2b09      	cmp	r3, #9
 8016242:	dc14      	bgt.n	801626e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8016244:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016246:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8016248:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801624c:	493d      	ldr	r1, [pc, #244]	; (8016344 <etharp_find_entry+0x2d4>)
 801624e:	4613      	mov	r3, r2
 8016250:	005b      	lsls	r3, r3, #1
 8016252:	4413      	add	r3, r2
 8016254:	00db      	lsls	r3, r3, #3
 8016256:	440b      	add	r3, r1
 8016258:	681b      	ldr	r3, [r3, #0]
 801625a:	2b00      	cmp	r3, #0
 801625c:	d018      	beq.n	8016290 <etharp_find_entry+0x220>
 801625e:	4b3a      	ldr	r3, [pc, #232]	; (8016348 <etharp_find_entry+0x2d8>)
 8016260:	f240 126d 	movw	r2, #365	; 0x16d
 8016264:	493b      	ldr	r1, [pc, #236]	; (8016354 <etharp_find_entry+0x2e4>)
 8016266:	483a      	ldr	r0, [pc, #232]	; (8016350 <etharp_find_entry+0x2e0>)
 8016268:	f003 f99e 	bl	80195a8 <iprintf>
 801626c:	e010      	b.n	8016290 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801626e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8016272:	2b09      	cmp	r3, #9
 8016274:	dc02      	bgt.n	801627c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8016276:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8016278:	843b      	strh	r3, [r7, #32]
 801627a:	e009      	b.n	8016290 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801627c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8016280:	2b09      	cmp	r3, #9
 8016282:	dc02      	bgt.n	801628a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8016284:	8bfb      	ldrh	r3, [r7, #30]
 8016286:	843b      	strh	r3, [r7, #32]
 8016288:	e002      	b.n	8016290 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801628a:	f04f 33ff 	mov.w	r3, #4294967295
 801628e:	e054      	b.n	801633a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016290:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016294:	2b09      	cmp	r3, #9
 8016296:	dd06      	ble.n	80162a6 <etharp_find_entry+0x236>
 8016298:	4b2b      	ldr	r3, [pc, #172]	; (8016348 <etharp_find_entry+0x2d8>)
 801629a:	f240 127f 	movw	r2, #383	; 0x17f
 801629e:	492e      	ldr	r1, [pc, #184]	; (8016358 <etharp_find_entry+0x2e8>)
 80162a0:	482b      	ldr	r0, [pc, #172]	; (8016350 <etharp_find_entry+0x2e0>)
 80162a2:	f003 f981 	bl	80195a8 <iprintf>
    etharp_free_entry(i);
 80162a6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80162aa:	4618      	mov	r0, r3
 80162ac:	f7ff fe06 	bl	8015ebc <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80162b0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80162b4:	2b09      	cmp	r3, #9
 80162b6:	dd06      	ble.n	80162c6 <etharp_find_entry+0x256>
 80162b8:	4b23      	ldr	r3, [pc, #140]	; (8016348 <etharp_find_entry+0x2d8>)
 80162ba:	f240 1283 	movw	r2, #387	; 0x183
 80162be:	4926      	ldr	r1, [pc, #152]	; (8016358 <etharp_find_entry+0x2e8>)
 80162c0:	4823      	ldr	r0, [pc, #140]	; (8016350 <etharp_find_entry+0x2e0>)
 80162c2:	f003 f971 	bl	80195a8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80162c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80162ca:	491e      	ldr	r1, [pc, #120]	; (8016344 <etharp_find_entry+0x2d4>)
 80162cc:	4613      	mov	r3, r2
 80162ce:	005b      	lsls	r3, r3, #1
 80162d0:	4413      	add	r3, r2
 80162d2:	00db      	lsls	r3, r3, #3
 80162d4:	440b      	add	r3, r1
 80162d6:	3314      	adds	r3, #20
 80162d8:	781b      	ldrb	r3, [r3, #0]
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d006      	beq.n	80162ec <etharp_find_entry+0x27c>
 80162de:	4b1a      	ldr	r3, [pc, #104]	; (8016348 <etharp_find_entry+0x2d8>)
 80162e0:	f44f 72c2 	mov.w	r2, #388	; 0x184
 80162e4:	491d      	ldr	r1, [pc, #116]	; (801635c <etharp_find_entry+0x2ec>)
 80162e6:	481a      	ldr	r0, [pc, #104]	; (8016350 <etharp_find_entry+0x2e0>)
 80162e8:	f003 f95e 	bl	80195a8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80162ec:	68fb      	ldr	r3, [r7, #12]
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d00b      	beq.n	801630a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80162f2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80162f6:	68fb      	ldr	r3, [r7, #12]
 80162f8:	6819      	ldr	r1, [r3, #0]
 80162fa:	4812      	ldr	r0, [pc, #72]	; (8016344 <etharp_find_entry+0x2d4>)
 80162fc:	4613      	mov	r3, r2
 80162fe:	005b      	lsls	r3, r3, #1
 8016300:	4413      	add	r3, r2
 8016302:	00db      	lsls	r3, r3, #3
 8016304:	4403      	add	r3, r0
 8016306:	3304      	adds	r3, #4
 8016308:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801630a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801630e:	490d      	ldr	r1, [pc, #52]	; (8016344 <etharp_find_entry+0x2d4>)
 8016310:	4613      	mov	r3, r2
 8016312:	005b      	lsls	r3, r3, #1
 8016314:	4413      	add	r3, r2
 8016316:	00db      	lsls	r3, r3, #3
 8016318:	440b      	add	r3, r1
 801631a:	3312      	adds	r3, #18
 801631c:	2200      	movs	r2, #0
 801631e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8016320:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016324:	4907      	ldr	r1, [pc, #28]	; (8016344 <etharp_find_entry+0x2d4>)
 8016326:	4613      	mov	r3, r2
 8016328:	005b      	lsls	r3, r3, #1
 801632a:	4413      	add	r3, r2
 801632c:	00db      	lsls	r3, r3, #3
 801632e:	440b      	add	r3, r1
 8016330:	3308      	adds	r3, #8
 8016332:	687a      	ldr	r2, [r7, #4]
 8016334:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8016336:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801633a:	4618      	mov	r0, r3
 801633c:	3728      	adds	r7, #40	; 0x28
 801633e:	46bd      	mov	sp, r7
 8016340:	bd80      	pop	{r7, pc}
 8016342:	bf00      	nop
 8016344:	200002d4 	.word	0x200002d4
 8016348:	0801e088 	.word	0x0801e088
 801634c:	0801e0c0 	.word	0x0801e0c0
 8016350:	0801e100 	.word	0x0801e100
 8016354:	0801e128 	.word	0x0801e128
 8016358:	0801e140 	.word	0x0801e140
 801635c:	0801e154 	.word	0x0801e154

08016360 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8016360:	b580      	push	{r7, lr}
 8016362:	b088      	sub	sp, #32
 8016364:	af02      	add	r7, sp, #8
 8016366:	60f8      	str	r0, [r7, #12]
 8016368:	60b9      	str	r1, [r7, #8]
 801636a:	607a      	str	r2, [r7, #4]
 801636c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801636e:	68fb      	ldr	r3, [r7, #12]
 8016370:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8016374:	2b06      	cmp	r3, #6
 8016376:	d006      	beq.n	8016386 <etharp_update_arp_entry+0x26>
 8016378:	4b48      	ldr	r3, [pc, #288]	; (801649c <etharp_update_arp_entry+0x13c>)
 801637a:	f240 12a9 	movw	r2, #425	; 0x1a9
 801637e:	4948      	ldr	r1, [pc, #288]	; (80164a0 <etharp_update_arp_entry+0x140>)
 8016380:	4848      	ldr	r0, [pc, #288]	; (80164a4 <etharp_update_arp_entry+0x144>)
 8016382:	f003 f911 	bl	80195a8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8016386:	68bb      	ldr	r3, [r7, #8]
 8016388:	2b00      	cmp	r3, #0
 801638a:	d012      	beq.n	80163b2 <etharp_update_arp_entry+0x52>
 801638c:	68bb      	ldr	r3, [r7, #8]
 801638e:	681b      	ldr	r3, [r3, #0]
 8016390:	2b00      	cmp	r3, #0
 8016392:	d00e      	beq.n	80163b2 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016394:	68bb      	ldr	r3, [r7, #8]
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	68f9      	ldr	r1, [r7, #12]
 801639a:	4618      	mov	r0, r3
 801639c:	f001 f8fe 	bl	801759c <ip4_addr_isbroadcast_u32>
 80163a0:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	d105      	bne.n	80163b2 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80163a6:	68bb      	ldr	r3, [r7, #8]
 80163a8:	681b      	ldr	r3, [r3, #0]
 80163aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80163ae:	2be0      	cmp	r3, #224	; 0xe0
 80163b0:	d102      	bne.n	80163b8 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80163b2:	f06f 030f 	mvn.w	r3, #15
 80163b6:	e06c      	b.n	8016492 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80163b8:	78fb      	ldrb	r3, [r7, #3]
 80163ba:	68fa      	ldr	r2, [r7, #12]
 80163bc:	4619      	mov	r1, r3
 80163be:	68b8      	ldr	r0, [r7, #8]
 80163c0:	f7ff fe56 	bl	8016070 <etharp_find_entry>
 80163c4:	4603      	mov	r3, r0
 80163c6:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80163c8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80163cc:	2b00      	cmp	r3, #0
 80163ce:	da02      	bge.n	80163d6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80163d0:	8afb      	ldrh	r3, [r7, #22]
 80163d2:	b25b      	sxtb	r3, r3
 80163d4:	e05d      	b.n	8016492 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80163d6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80163da:	4933      	ldr	r1, [pc, #204]	; (80164a8 <etharp_update_arp_entry+0x148>)
 80163dc:	4613      	mov	r3, r2
 80163de:	005b      	lsls	r3, r3, #1
 80163e0:	4413      	add	r3, r2
 80163e2:	00db      	lsls	r3, r3, #3
 80163e4:	440b      	add	r3, r1
 80163e6:	3314      	adds	r3, #20
 80163e8:	2202      	movs	r2, #2
 80163ea:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80163ec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80163f0:	492d      	ldr	r1, [pc, #180]	; (80164a8 <etharp_update_arp_entry+0x148>)
 80163f2:	4613      	mov	r3, r2
 80163f4:	005b      	lsls	r3, r3, #1
 80163f6:	4413      	add	r3, r2
 80163f8:	00db      	lsls	r3, r3, #3
 80163fa:	440b      	add	r3, r1
 80163fc:	3308      	adds	r3, #8
 80163fe:	68fa      	ldr	r2, [r7, #12]
 8016400:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8016402:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016406:	4613      	mov	r3, r2
 8016408:	005b      	lsls	r3, r3, #1
 801640a:	4413      	add	r3, r2
 801640c:	00db      	lsls	r3, r3, #3
 801640e:	3308      	adds	r3, #8
 8016410:	4a25      	ldr	r2, [pc, #148]	; (80164a8 <etharp_update_arp_entry+0x148>)
 8016412:	4413      	add	r3, r2
 8016414:	3304      	adds	r3, #4
 8016416:	2206      	movs	r2, #6
 8016418:	6879      	ldr	r1, [r7, #4]
 801641a:	4618      	mov	r0, r3
 801641c:	f002 fb9a 	bl	8018b54 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8016420:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016424:	4920      	ldr	r1, [pc, #128]	; (80164a8 <etharp_update_arp_entry+0x148>)
 8016426:	4613      	mov	r3, r2
 8016428:	005b      	lsls	r3, r3, #1
 801642a:	4413      	add	r3, r2
 801642c:	00db      	lsls	r3, r3, #3
 801642e:	440b      	add	r3, r1
 8016430:	3312      	adds	r3, #18
 8016432:	2200      	movs	r2, #0
 8016434:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8016436:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801643a:	491b      	ldr	r1, [pc, #108]	; (80164a8 <etharp_update_arp_entry+0x148>)
 801643c:	4613      	mov	r3, r2
 801643e:	005b      	lsls	r3, r3, #1
 8016440:	4413      	add	r3, r2
 8016442:	00db      	lsls	r3, r3, #3
 8016444:	440b      	add	r3, r1
 8016446:	681b      	ldr	r3, [r3, #0]
 8016448:	2b00      	cmp	r3, #0
 801644a:	d021      	beq.n	8016490 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801644c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016450:	4915      	ldr	r1, [pc, #84]	; (80164a8 <etharp_update_arp_entry+0x148>)
 8016452:	4613      	mov	r3, r2
 8016454:	005b      	lsls	r3, r3, #1
 8016456:	4413      	add	r3, r2
 8016458:	00db      	lsls	r3, r3, #3
 801645a:	440b      	add	r3, r1
 801645c:	681b      	ldr	r3, [r3, #0]
 801645e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8016460:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016464:	4910      	ldr	r1, [pc, #64]	; (80164a8 <etharp_update_arp_entry+0x148>)
 8016466:	4613      	mov	r3, r2
 8016468:	005b      	lsls	r3, r3, #1
 801646a:	4413      	add	r3, r2
 801646c:	00db      	lsls	r3, r3, #3
 801646e:	440b      	add	r3, r1
 8016470:	2200      	movs	r2, #0
 8016472:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8016474:	68fb      	ldr	r3, [r7, #12]
 8016476:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801647a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801647e:	9300      	str	r3, [sp, #0]
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	6939      	ldr	r1, [r7, #16]
 8016484:	68f8      	ldr	r0, [r7, #12]
 8016486:	f001 ff91 	bl	80183ac <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801648a:	6938      	ldr	r0, [r7, #16]
 801648c:	f7f8 ff30 	bl	800f2f0 <pbuf_free>
  }
  return ERR_OK;
 8016490:	2300      	movs	r3, #0
}
 8016492:	4618      	mov	r0, r3
 8016494:	3718      	adds	r7, #24
 8016496:	46bd      	mov	sp, r7
 8016498:	bd80      	pop	{r7, pc}
 801649a:	bf00      	nop
 801649c:	0801e088 	.word	0x0801e088
 80164a0:	0801e180 	.word	0x0801e180
 80164a4:	0801e100 	.word	0x0801e100
 80164a8:	200002d4 	.word	0x200002d4

080164ac <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80164ac:	b580      	push	{r7, lr}
 80164ae:	b084      	sub	sp, #16
 80164b0:	af00      	add	r7, sp, #0
 80164b2:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80164b4:	2300      	movs	r3, #0
 80164b6:	60fb      	str	r3, [r7, #12]
 80164b8:	e01e      	b.n	80164f8 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80164ba:	4913      	ldr	r1, [pc, #76]	; (8016508 <etharp_cleanup_netif+0x5c>)
 80164bc:	68fa      	ldr	r2, [r7, #12]
 80164be:	4613      	mov	r3, r2
 80164c0:	005b      	lsls	r3, r3, #1
 80164c2:	4413      	add	r3, r2
 80164c4:	00db      	lsls	r3, r3, #3
 80164c6:	440b      	add	r3, r1
 80164c8:	3314      	adds	r3, #20
 80164ca:	781b      	ldrb	r3, [r3, #0]
 80164cc:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80164ce:	7afb      	ldrb	r3, [r7, #11]
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d00e      	beq.n	80164f2 <etharp_cleanup_netif+0x46>
 80164d4:	490c      	ldr	r1, [pc, #48]	; (8016508 <etharp_cleanup_netif+0x5c>)
 80164d6:	68fa      	ldr	r2, [r7, #12]
 80164d8:	4613      	mov	r3, r2
 80164da:	005b      	lsls	r3, r3, #1
 80164dc:	4413      	add	r3, r2
 80164de:	00db      	lsls	r3, r3, #3
 80164e0:	440b      	add	r3, r1
 80164e2:	3308      	adds	r3, #8
 80164e4:	681b      	ldr	r3, [r3, #0]
 80164e6:	687a      	ldr	r2, [r7, #4]
 80164e8:	429a      	cmp	r2, r3
 80164ea:	d102      	bne.n	80164f2 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80164ec:	68f8      	ldr	r0, [r7, #12]
 80164ee:	f7ff fce5 	bl	8015ebc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80164f2:	68fb      	ldr	r3, [r7, #12]
 80164f4:	3301      	adds	r3, #1
 80164f6:	60fb      	str	r3, [r7, #12]
 80164f8:	68fb      	ldr	r3, [r7, #12]
 80164fa:	2b09      	cmp	r3, #9
 80164fc:	dddd      	ble.n	80164ba <etharp_cleanup_netif+0xe>
    }
  }
}
 80164fe:	bf00      	nop
 8016500:	bf00      	nop
 8016502:	3710      	adds	r7, #16
 8016504:	46bd      	mov	sp, r7
 8016506:	bd80      	pop	{r7, pc}
 8016508:	200002d4 	.word	0x200002d4

0801650c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801650c:	b5b0      	push	{r4, r5, r7, lr}
 801650e:	b08a      	sub	sp, #40	; 0x28
 8016510:	af04      	add	r7, sp, #16
 8016512:	6078      	str	r0, [r7, #4]
 8016514:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8016516:	683b      	ldr	r3, [r7, #0]
 8016518:	2b00      	cmp	r3, #0
 801651a:	d107      	bne.n	801652c <etharp_input+0x20>
 801651c:	4b3d      	ldr	r3, [pc, #244]	; (8016614 <etharp_input+0x108>)
 801651e:	f240 228a 	movw	r2, #650	; 0x28a
 8016522:	493d      	ldr	r1, [pc, #244]	; (8016618 <etharp_input+0x10c>)
 8016524:	483d      	ldr	r0, [pc, #244]	; (801661c <etharp_input+0x110>)
 8016526:	f003 f83f 	bl	80195a8 <iprintf>
 801652a:	e06f      	b.n	801660c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	685b      	ldr	r3, [r3, #4]
 8016530:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8016532:	693b      	ldr	r3, [r7, #16]
 8016534:	881b      	ldrh	r3, [r3, #0]
 8016536:	b29b      	uxth	r3, r3
 8016538:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801653c:	d10c      	bne.n	8016558 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801653e:	693b      	ldr	r3, [r7, #16]
 8016540:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8016542:	2b06      	cmp	r3, #6
 8016544:	d108      	bne.n	8016558 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8016546:	693b      	ldr	r3, [r7, #16]
 8016548:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801654a:	2b04      	cmp	r3, #4
 801654c:	d104      	bne.n	8016558 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801654e:	693b      	ldr	r3, [r7, #16]
 8016550:	885b      	ldrh	r3, [r3, #2]
 8016552:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8016554:	2b08      	cmp	r3, #8
 8016556:	d003      	beq.n	8016560 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8016558:	6878      	ldr	r0, [r7, #4]
 801655a:	f7f8 fec9 	bl	800f2f0 <pbuf_free>
    return;
 801655e:	e055      	b.n	801660c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8016560:	693b      	ldr	r3, [r7, #16]
 8016562:	330e      	adds	r3, #14
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8016568:	693b      	ldr	r3, [r7, #16]
 801656a:	3318      	adds	r3, #24
 801656c:	681b      	ldr	r3, [r3, #0]
 801656e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8016570:	683b      	ldr	r3, [r7, #0]
 8016572:	3304      	adds	r3, #4
 8016574:	681b      	ldr	r3, [r3, #0]
 8016576:	2b00      	cmp	r3, #0
 8016578:	d102      	bne.n	8016580 <etharp_input+0x74>
    for_us = 0;
 801657a:	2300      	movs	r3, #0
 801657c:	75fb      	strb	r3, [r7, #23]
 801657e:	e009      	b.n	8016594 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8016580:	68ba      	ldr	r2, [r7, #8]
 8016582:	683b      	ldr	r3, [r7, #0]
 8016584:	3304      	adds	r3, #4
 8016586:	681b      	ldr	r3, [r3, #0]
 8016588:	429a      	cmp	r2, r3
 801658a:	bf0c      	ite	eq
 801658c:	2301      	moveq	r3, #1
 801658e:	2300      	movne	r3, #0
 8016590:	b2db      	uxtb	r3, r3
 8016592:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8016594:	693b      	ldr	r3, [r7, #16]
 8016596:	f103 0208 	add.w	r2, r3, #8
 801659a:	7dfb      	ldrb	r3, [r7, #23]
 801659c:	2b00      	cmp	r3, #0
 801659e:	d001      	beq.n	80165a4 <etharp_input+0x98>
 80165a0:	2301      	movs	r3, #1
 80165a2:	e000      	b.n	80165a6 <etharp_input+0x9a>
 80165a4:	2302      	movs	r3, #2
 80165a6:	f107 010c 	add.w	r1, r7, #12
 80165aa:	6838      	ldr	r0, [r7, #0]
 80165ac:	f7ff fed8 	bl	8016360 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80165b0:	693b      	ldr	r3, [r7, #16]
 80165b2:	88db      	ldrh	r3, [r3, #6]
 80165b4:	b29b      	uxth	r3, r3
 80165b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80165ba:	d003      	beq.n	80165c4 <etharp_input+0xb8>
 80165bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80165c0:	d01e      	beq.n	8016600 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80165c2:	e020      	b.n	8016606 <etharp_input+0xfa>
      if (for_us) {
 80165c4:	7dfb      	ldrb	r3, [r7, #23]
 80165c6:	2b00      	cmp	r3, #0
 80165c8:	d01c      	beq.n	8016604 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80165ca:	683b      	ldr	r3, [r7, #0]
 80165cc:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80165d0:	693b      	ldr	r3, [r7, #16]
 80165d2:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80165d6:	683b      	ldr	r3, [r7, #0]
 80165d8:	f103 0526 	add.w	r5, r3, #38	; 0x26
 80165dc:	683b      	ldr	r3, [r7, #0]
 80165de:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80165e0:	693a      	ldr	r2, [r7, #16]
 80165e2:	3208      	adds	r2, #8
        etharp_raw(netif,
 80165e4:	2102      	movs	r1, #2
 80165e6:	9103      	str	r1, [sp, #12]
 80165e8:	f107 010c 	add.w	r1, r7, #12
 80165ec:	9102      	str	r1, [sp, #8]
 80165ee:	9201      	str	r2, [sp, #4]
 80165f0:	9300      	str	r3, [sp, #0]
 80165f2:	462b      	mov	r3, r5
 80165f4:	4622      	mov	r2, r4
 80165f6:	4601      	mov	r1, r0
 80165f8:	6838      	ldr	r0, [r7, #0]
 80165fa:	f000 faeb 	bl	8016bd4 <etharp_raw>
      break;
 80165fe:	e001      	b.n	8016604 <etharp_input+0xf8>
      break;
 8016600:	bf00      	nop
 8016602:	e000      	b.n	8016606 <etharp_input+0xfa>
      break;
 8016604:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8016606:	6878      	ldr	r0, [r7, #4]
 8016608:	f7f8 fe72 	bl	800f2f0 <pbuf_free>
}
 801660c:	3718      	adds	r7, #24
 801660e:	46bd      	mov	sp, r7
 8016610:	bdb0      	pop	{r4, r5, r7, pc}
 8016612:	bf00      	nop
 8016614:	0801e088 	.word	0x0801e088
 8016618:	0801e1d8 	.word	0x0801e1d8
 801661c:	0801e100 	.word	0x0801e100

08016620 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8016620:	b580      	push	{r7, lr}
 8016622:	b086      	sub	sp, #24
 8016624:	af02      	add	r7, sp, #8
 8016626:	60f8      	str	r0, [r7, #12]
 8016628:	60b9      	str	r1, [r7, #8]
 801662a:	4613      	mov	r3, r2
 801662c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801662e:	79fa      	ldrb	r2, [r7, #7]
 8016630:	4944      	ldr	r1, [pc, #272]	; (8016744 <etharp_output_to_arp_index+0x124>)
 8016632:	4613      	mov	r3, r2
 8016634:	005b      	lsls	r3, r3, #1
 8016636:	4413      	add	r3, r2
 8016638:	00db      	lsls	r3, r3, #3
 801663a:	440b      	add	r3, r1
 801663c:	3314      	adds	r3, #20
 801663e:	781b      	ldrb	r3, [r3, #0]
 8016640:	2b01      	cmp	r3, #1
 8016642:	d806      	bhi.n	8016652 <etharp_output_to_arp_index+0x32>
 8016644:	4b40      	ldr	r3, [pc, #256]	; (8016748 <etharp_output_to_arp_index+0x128>)
 8016646:	f240 22ee 	movw	r2, #750	; 0x2ee
 801664a:	4940      	ldr	r1, [pc, #256]	; (801674c <etharp_output_to_arp_index+0x12c>)
 801664c:	4840      	ldr	r0, [pc, #256]	; (8016750 <etharp_output_to_arp_index+0x130>)
 801664e:	f002 ffab 	bl	80195a8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8016652:	79fa      	ldrb	r2, [r7, #7]
 8016654:	493b      	ldr	r1, [pc, #236]	; (8016744 <etharp_output_to_arp_index+0x124>)
 8016656:	4613      	mov	r3, r2
 8016658:	005b      	lsls	r3, r3, #1
 801665a:	4413      	add	r3, r2
 801665c:	00db      	lsls	r3, r3, #3
 801665e:	440b      	add	r3, r1
 8016660:	3314      	adds	r3, #20
 8016662:	781b      	ldrb	r3, [r3, #0]
 8016664:	2b02      	cmp	r3, #2
 8016666:	d153      	bne.n	8016710 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8016668:	79fa      	ldrb	r2, [r7, #7]
 801666a:	4936      	ldr	r1, [pc, #216]	; (8016744 <etharp_output_to_arp_index+0x124>)
 801666c:	4613      	mov	r3, r2
 801666e:	005b      	lsls	r3, r3, #1
 8016670:	4413      	add	r3, r2
 8016672:	00db      	lsls	r3, r3, #3
 8016674:	440b      	add	r3, r1
 8016676:	3312      	adds	r3, #18
 8016678:	881b      	ldrh	r3, [r3, #0]
 801667a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801667e:	d919      	bls.n	80166b4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8016680:	79fa      	ldrb	r2, [r7, #7]
 8016682:	4613      	mov	r3, r2
 8016684:	005b      	lsls	r3, r3, #1
 8016686:	4413      	add	r3, r2
 8016688:	00db      	lsls	r3, r3, #3
 801668a:	4a2e      	ldr	r2, [pc, #184]	; (8016744 <etharp_output_to_arp_index+0x124>)
 801668c:	4413      	add	r3, r2
 801668e:	3304      	adds	r3, #4
 8016690:	4619      	mov	r1, r3
 8016692:	68f8      	ldr	r0, [r7, #12]
 8016694:	f000 fb4c 	bl	8016d30 <etharp_request>
 8016698:	4603      	mov	r3, r0
 801669a:	2b00      	cmp	r3, #0
 801669c:	d138      	bne.n	8016710 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801669e:	79fa      	ldrb	r2, [r7, #7]
 80166a0:	4928      	ldr	r1, [pc, #160]	; (8016744 <etharp_output_to_arp_index+0x124>)
 80166a2:	4613      	mov	r3, r2
 80166a4:	005b      	lsls	r3, r3, #1
 80166a6:	4413      	add	r3, r2
 80166a8:	00db      	lsls	r3, r3, #3
 80166aa:	440b      	add	r3, r1
 80166ac:	3314      	adds	r3, #20
 80166ae:	2203      	movs	r2, #3
 80166b0:	701a      	strb	r2, [r3, #0]
 80166b2:	e02d      	b.n	8016710 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80166b4:	79fa      	ldrb	r2, [r7, #7]
 80166b6:	4923      	ldr	r1, [pc, #140]	; (8016744 <etharp_output_to_arp_index+0x124>)
 80166b8:	4613      	mov	r3, r2
 80166ba:	005b      	lsls	r3, r3, #1
 80166bc:	4413      	add	r3, r2
 80166be:	00db      	lsls	r3, r3, #3
 80166c0:	440b      	add	r3, r1
 80166c2:	3312      	adds	r3, #18
 80166c4:	881b      	ldrh	r3, [r3, #0]
 80166c6:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80166ca:	d321      	bcc.n	8016710 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80166cc:	79fa      	ldrb	r2, [r7, #7]
 80166ce:	4613      	mov	r3, r2
 80166d0:	005b      	lsls	r3, r3, #1
 80166d2:	4413      	add	r3, r2
 80166d4:	00db      	lsls	r3, r3, #3
 80166d6:	4a1b      	ldr	r2, [pc, #108]	; (8016744 <etharp_output_to_arp_index+0x124>)
 80166d8:	4413      	add	r3, r2
 80166da:	1d19      	adds	r1, r3, #4
 80166dc:	79fa      	ldrb	r2, [r7, #7]
 80166de:	4613      	mov	r3, r2
 80166e0:	005b      	lsls	r3, r3, #1
 80166e2:	4413      	add	r3, r2
 80166e4:	00db      	lsls	r3, r3, #3
 80166e6:	3308      	adds	r3, #8
 80166e8:	4a16      	ldr	r2, [pc, #88]	; (8016744 <etharp_output_to_arp_index+0x124>)
 80166ea:	4413      	add	r3, r2
 80166ec:	3304      	adds	r3, #4
 80166ee:	461a      	mov	r2, r3
 80166f0:	68f8      	ldr	r0, [r7, #12]
 80166f2:	f000 fafb 	bl	8016cec <etharp_request_dst>
 80166f6:	4603      	mov	r3, r0
 80166f8:	2b00      	cmp	r3, #0
 80166fa:	d109      	bne.n	8016710 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80166fc:	79fa      	ldrb	r2, [r7, #7]
 80166fe:	4911      	ldr	r1, [pc, #68]	; (8016744 <etharp_output_to_arp_index+0x124>)
 8016700:	4613      	mov	r3, r2
 8016702:	005b      	lsls	r3, r3, #1
 8016704:	4413      	add	r3, r2
 8016706:	00db      	lsls	r3, r3, #3
 8016708:	440b      	add	r3, r1
 801670a:	3314      	adds	r3, #20
 801670c:	2203      	movs	r2, #3
 801670e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8016710:	68fb      	ldr	r3, [r7, #12]
 8016712:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8016716:	79fa      	ldrb	r2, [r7, #7]
 8016718:	4613      	mov	r3, r2
 801671a:	005b      	lsls	r3, r3, #1
 801671c:	4413      	add	r3, r2
 801671e:	00db      	lsls	r3, r3, #3
 8016720:	3308      	adds	r3, #8
 8016722:	4a08      	ldr	r2, [pc, #32]	; (8016744 <etharp_output_to_arp_index+0x124>)
 8016724:	4413      	add	r3, r2
 8016726:	3304      	adds	r3, #4
 8016728:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801672c:	9200      	str	r2, [sp, #0]
 801672e:	460a      	mov	r2, r1
 8016730:	68b9      	ldr	r1, [r7, #8]
 8016732:	68f8      	ldr	r0, [r7, #12]
 8016734:	f001 fe3a 	bl	80183ac <ethernet_output>
 8016738:	4603      	mov	r3, r0
}
 801673a:	4618      	mov	r0, r3
 801673c:	3710      	adds	r7, #16
 801673e:	46bd      	mov	sp, r7
 8016740:	bd80      	pop	{r7, pc}
 8016742:	bf00      	nop
 8016744:	200002d4 	.word	0x200002d4
 8016748:	0801e088 	.word	0x0801e088
 801674c:	0801e1f8 	.word	0x0801e1f8
 8016750:	0801e100 	.word	0x0801e100

08016754 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8016754:	b580      	push	{r7, lr}
 8016756:	b08a      	sub	sp, #40	; 0x28
 8016758:	af02      	add	r7, sp, #8
 801675a:	60f8      	str	r0, [r7, #12]
 801675c:	60b9      	str	r1, [r7, #8]
 801675e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8016760:	687b      	ldr	r3, [r7, #4]
 8016762:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8016764:	68fb      	ldr	r3, [r7, #12]
 8016766:	2b00      	cmp	r3, #0
 8016768:	d106      	bne.n	8016778 <etharp_output+0x24>
 801676a:	4b73      	ldr	r3, [pc, #460]	; (8016938 <etharp_output+0x1e4>)
 801676c:	f240 321e 	movw	r2, #798	; 0x31e
 8016770:	4972      	ldr	r1, [pc, #456]	; (801693c <etharp_output+0x1e8>)
 8016772:	4873      	ldr	r0, [pc, #460]	; (8016940 <etharp_output+0x1ec>)
 8016774:	f002 ff18 	bl	80195a8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8016778:	68bb      	ldr	r3, [r7, #8]
 801677a:	2b00      	cmp	r3, #0
 801677c:	d106      	bne.n	801678c <etharp_output+0x38>
 801677e:	4b6e      	ldr	r3, [pc, #440]	; (8016938 <etharp_output+0x1e4>)
 8016780:	f240 321f 	movw	r2, #799	; 0x31f
 8016784:	496f      	ldr	r1, [pc, #444]	; (8016944 <etharp_output+0x1f0>)
 8016786:	486e      	ldr	r0, [pc, #440]	; (8016940 <etharp_output+0x1ec>)
 8016788:	f002 ff0e 	bl	80195a8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801678c:	687b      	ldr	r3, [r7, #4]
 801678e:	2b00      	cmp	r3, #0
 8016790:	d106      	bne.n	80167a0 <etharp_output+0x4c>
 8016792:	4b69      	ldr	r3, [pc, #420]	; (8016938 <etharp_output+0x1e4>)
 8016794:	f44f 7248 	mov.w	r2, #800	; 0x320
 8016798:	496b      	ldr	r1, [pc, #428]	; (8016948 <etharp_output+0x1f4>)
 801679a:	4869      	ldr	r0, [pc, #420]	; (8016940 <etharp_output+0x1ec>)
 801679c:	f002 ff04 	bl	80195a8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80167a0:	687b      	ldr	r3, [r7, #4]
 80167a2:	681b      	ldr	r3, [r3, #0]
 80167a4:	68f9      	ldr	r1, [r7, #12]
 80167a6:	4618      	mov	r0, r3
 80167a8:	f000 fef8 	bl	801759c <ip4_addr_isbroadcast_u32>
 80167ac:	4603      	mov	r3, r0
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	d002      	beq.n	80167b8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80167b2:	4b66      	ldr	r3, [pc, #408]	; (801694c <etharp_output+0x1f8>)
 80167b4:	61fb      	str	r3, [r7, #28]
 80167b6:	e0af      	b.n	8016918 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80167b8:	687b      	ldr	r3, [r7, #4]
 80167ba:	681b      	ldr	r3, [r3, #0]
 80167bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80167c0:	2be0      	cmp	r3, #224	; 0xe0
 80167c2:	d118      	bne.n	80167f6 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80167c4:	2301      	movs	r3, #1
 80167c6:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80167c8:	2300      	movs	r3, #0
 80167ca:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80167cc:	235e      	movs	r3, #94	; 0x5e
 80167ce:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	3301      	adds	r3, #1
 80167d4:	781b      	ldrb	r3, [r3, #0]
 80167d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80167da:	b2db      	uxtb	r3, r3
 80167dc:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	3302      	adds	r3, #2
 80167e2:	781b      	ldrb	r3, [r3, #0]
 80167e4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80167e6:	687b      	ldr	r3, [r7, #4]
 80167e8:	3303      	adds	r3, #3
 80167ea:	781b      	ldrb	r3, [r3, #0]
 80167ec:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80167ee:	f107 0310 	add.w	r3, r7, #16
 80167f2:	61fb      	str	r3, [r7, #28]
 80167f4:	e090      	b.n	8016918 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	681a      	ldr	r2, [r3, #0]
 80167fa:	68fb      	ldr	r3, [r7, #12]
 80167fc:	3304      	adds	r3, #4
 80167fe:	681b      	ldr	r3, [r3, #0]
 8016800:	405a      	eors	r2, r3
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	3308      	adds	r3, #8
 8016806:	681b      	ldr	r3, [r3, #0]
 8016808:	4013      	ands	r3, r2
 801680a:	2b00      	cmp	r3, #0
 801680c:	d012      	beq.n	8016834 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	681b      	ldr	r3, [r3, #0]
 8016812:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8016814:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8016818:	4293      	cmp	r3, r2
 801681a:	d00b      	beq.n	8016834 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801681c:	68fb      	ldr	r3, [r7, #12]
 801681e:	330c      	adds	r3, #12
 8016820:	681b      	ldr	r3, [r3, #0]
 8016822:	2b00      	cmp	r3, #0
 8016824:	d003      	beq.n	801682e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8016826:	68fb      	ldr	r3, [r7, #12]
 8016828:	330c      	adds	r3, #12
 801682a:	61bb      	str	r3, [r7, #24]
 801682c:	e002      	b.n	8016834 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801682e:	f06f 0303 	mvn.w	r3, #3
 8016832:	e07d      	b.n	8016930 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8016834:	4b46      	ldr	r3, [pc, #280]	; (8016950 <etharp_output+0x1fc>)
 8016836:	781b      	ldrb	r3, [r3, #0]
 8016838:	4619      	mov	r1, r3
 801683a:	4a46      	ldr	r2, [pc, #280]	; (8016954 <etharp_output+0x200>)
 801683c:	460b      	mov	r3, r1
 801683e:	005b      	lsls	r3, r3, #1
 8016840:	440b      	add	r3, r1
 8016842:	00db      	lsls	r3, r3, #3
 8016844:	4413      	add	r3, r2
 8016846:	3314      	adds	r3, #20
 8016848:	781b      	ldrb	r3, [r3, #0]
 801684a:	2b01      	cmp	r3, #1
 801684c:	d925      	bls.n	801689a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801684e:	4b40      	ldr	r3, [pc, #256]	; (8016950 <etharp_output+0x1fc>)
 8016850:	781b      	ldrb	r3, [r3, #0]
 8016852:	4619      	mov	r1, r3
 8016854:	4a3f      	ldr	r2, [pc, #252]	; (8016954 <etharp_output+0x200>)
 8016856:	460b      	mov	r3, r1
 8016858:	005b      	lsls	r3, r3, #1
 801685a:	440b      	add	r3, r1
 801685c:	00db      	lsls	r3, r3, #3
 801685e:	4413      	add	r3, r2
 8016860:	3308      	adds	r3, #8
 8016862:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8016864:	68fa      	ldr	r2, [r7, #12]
 8016866:	429a      	cmp	r2, r3
 8016868:	d117      	bne.n	801689a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801686a:	69bb      	ldr	r3, [r7, #24]
 801686c:	681a      	ldr	r2, [r3, #0]
 801686e:	4b38      	ldr	r3, [pc, #224]	; (8016950 <etharp_output+0x1fc>)
 8016870:	781b      	ldrb	r3, [r3, #0]
 8016872:	4618      	mov	r0, r3
 8016874:	4937      	ldr	r1, [pc, #220]	; (8016954 <etharp_output+0x200>)
 8016876:	4603      	mov	r3, r0
 8016878:	005b      	lsls	r3, r3, #1
 801687a:	4403      	add	r3, r0
 801687c:	00db      	lsls	r3, r3, #3
 801687e:	440b      	add	r3, r1
 8016880:	3304      	adds	r3, #4
 8016882:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8016884:	429a      	cmp	r2, r3
 8016886:	d108      	bne.n	801689a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8016888:	4b31      	ldr	r3, [pc, #196]	; (8016950 <etharp_output+0x1fc>)
 801688a:	781b      	ldrb	r3, [r3, #0]
 801688c:	461a      	mov	r2, r3
 801688e:	68b9      	ldr	r1, [r7, #8]
 8016890:	68f8      	ldr	r0, [r7, #12]
 8016892:	f7ff fec5 	bl	8016620 <etharp_output_to_arp_index>
 8016896:	4603      	mov	r3, r0
 8016898:	e04a      	b.n	8016930 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801689a:	2300      	movs	r3, #0
 801689c:	75fb      	strb	r3, [r7, #23]
 801689e:	e031      	b.n	8016904 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80168a0:	7dfa      	ldrb	r2, [r7, #23]
 80168a2:	492c      	ldr	r1, [pc, #176]	; (8016954 <etharp_output+0x200>)
 80168a4:	4613      	mov	r3, r2
 80168a6:	005b      	lsls	r3, r3, #1
 80168a8:	4413      	add	r3, r2
 80168aa:	00db      	lsls	r3, r3, #3
 80168ac:	440b      	add	r3, r1
 80168ae:	3314      	adds	r3, #20
 80168b0:	781b      	ldrb	r3, [r3, #0]
 80168b2:	2b01      	cmp	r3, #1
 80168b4:	d923      	bls.n	80168fe <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80168b6:	7dfa      	ldrb	r2, [r7, #23]
 80168b8:	4926      	ldr	r1, [pc, #152]	; (8016954 <etharp_output+0x200>)
 80168ba:	4613      	mov	r3, r2
 80168bc:	005b      	lsls	r3, r3, #1
 80168be:	4413      	add	r3, r2
 80168c0:	00db      	lsls	r3, r3, #3
 80168c2:	440b      	add	r3, r1
 80168c4:	3308      	adds	r3, #8
 80168c6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80168c8:	68fa      	ldr	r2, [r7, #12]
 80168ca:	429a      	cmp	r2, r3
 80168cc:	d117      	bne.n	80168fe <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80168ce:	69bb      	ldr	r3, [r7, #24]
 80168d0:	6819      	ldr	r1, [r3, #0]
 80168d2:	7dfa      	ldrb	r2, [r7, #23]
 80168d4:	481f      	ldr	r0, [pc, #124]	; (8016954 <etharp_output+0x200>)
 80168d6:	4613      	mov	r3, r2
 80168d8:	005b      	lsls	r3, r3, #1
 80168da:	4413      	add	r3, r2
 80168dc:	00db      	lsls	r3, r3, #3
 80168de:	4403      	add	r3, r0
 80168e0:	3304      	adds	r3, #4
 80168e2:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80168e4:	4299      	cmp	r1, r3
 80168e6:	d10a      	bne.n	80168fe <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80168e8:	4a19      	ldr	r2, [pc, #100]	; (8016950 <etharp_output+0x1fc>)
 80168ea:	7dfb      	ldrb	r3, [r7, #23]
 80168ec:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80168ee:	7dfb      	ldrb	r3, [r7, #23]
 80168f0:	461a      	mov	r2, r3
 80168f2:	68b9      	ldr	r1, [r7, #8]
 80168f4:	68f8      	ldr	r0, [r7, #12]
 80168f6:	f7ff fe93 	bl	8016620 <etharp_output_to_arp_index>
 80168fa:	4603      	mov	r3, r0
 80168fc:	e018      	b.n	8016930 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80168fe:	7dfb      	ldrb	r3, [r7, #23]
 8016900:	3301      	adds	r3, #1
 8016902:	75fb      	strb	r3, [r7, #23]
 8016904:	7dfb      	ldrb	r3, [r7, #23]
 8016906:	2b09      	cmp	r3, #9
 8016908:	d9ca      	bls.n	80168a0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801690a:	68ba      	ldr	r2, [r7, #8]
 801690c:	69b9      	ldr	r1, [r7, #24]
 801690e:	68f8      	ldr	r0, [r7, #12]
 8016910:	f000 f822 	bl	8016958 <etharp_query>
 8016914:	4603      	mov	r3, r0
 8016916:	e00b      	b.n	8016930 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8016918:	68fb      	ldr	r3, [r7, #12]
 801691a:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801691e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016922:	9300      	str	r3, [sp, #0]
 8016924:	69fb      	ldr	r3, [r7, #28]
 8016926:	68b9      	ldr	r1, [r7, #8]
 8016928:	68f8      	ldr	r0, [r7, #12]
 801692a:	f001 fd3f 	bl	80183ac <ethernet_output>
 801692e:	4603      	mov	r3, r0
}
 8016930:	4618      	mov	r0, r3
 8016932:	3720      	adds	r7, #32
 8016934:	46bd      	mov	sp, r7
 8016936:	bd80      	pop	{r7, pc}
 8016938:	0801e088 	.word	0x0801e088
 801693c:	0801e1d8 	.word	0x0801e1d8
 8016940:	0801e100 	.word	0x0801e100
 8016944:	0801e228 	.word	0x0801e228
 8016948:	0801e1c8 	.word	0x0801e1c8
 801694c:	0801e9c8 	.word	0x0801e9c8
 8016950:	200003c4 	.word	0x200003c4
 8016954:	200002d4 	.word	0x200002d4

08016958 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8016958:	b580      	push	{r7, lr}
 801695a:	b08c      	sub	sp, #48	; 0x30
 801695c:	af02      	add	r7, sp, #8
 801695e:	60f8      	str	r0, [r7, #12]
 8016960:	60b9      	str	r1, [r7, #8]
 8016962:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8016964:	68fb      	ldr	r3, [r7, #12]
 8016966:	3326      	adds	r3, #38	; 0x26
 8016968:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801696a:	23ff      	movs	r3, #255	; 0xff
 801696c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8016970:	2300      	movs	r3, #0
 8016972:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8016974:	68bb      	ldr	r3, [r7, #8]
 8016976:	681b      	ldr	r3, [r3, #0]
 8016978:	68f9      	ldr	r1, [r7, #12]
 801697a:	4618      	mov	r0, r3
 801697c:	f000 fe0e 	bl	801759c <ip4_addr_isbroadcast_u32>
 8016980:	4603      	mov	r3, r0
 8016982:	2b00      	cmp	r3, #0
 8016984:	d10c      	bne.n	80169a0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8016986:	68bb      	ldr	r3, [r7, #8]
 8016988:	681b      	ldr	r3, [r3, #0]
 801698a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801698e:	2be0      	cmp	r3, #224	; 0xe0
 8016990:	d006      	beq.n	80169a0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8016992:	68bb      	ldr	r3, [r7, #8]
 8016994:	2b00      	cmp	r3, #0
 8016996:	d003      	beq.n	80169a0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8016998:	68bb      	ldr	r3, [r7, #8]
 801699a:	681b      	ldr	r3, [r3, #0]
 801699c:	2b00      	cmp	r3, #0
 801699e:	d102      	bne.n	80169a6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80169a0:	f06f 030f 	mvn.w	r3, #15
 80169a4:	e101      	b.n	8016baa <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80169a6:	68fa      	ldr	r2, [r7, #12]
 80169a8:	2101      	movs	r1, #1
 80169aa:	68b8      	ldr	r0, [r7, #8]
 80169ac:	f7ff fb60 	bl	8016070 <etharp_find_entry>
 80169b0:	4603      	mov	r3, r0
 80169b2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80169b4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	da02      	bge.n	80169c2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80169bc:	8a7b      	ldrh	r3, [r7, #18]
 80169be:	b25b      	sxtb	r3, r3
 80169c0:	e0f3      	b.n	8016baa <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80169c2:	8a7b      	ldrh	r3, [r7, #18]
 80169c4:	2b7e      	cmp	r3, #126	; 0x7e
 80169c6:	d906      	bls.n	80169d6 <etharp_query+0x7e>
 80169c8:	4b7a      	ldr	r3, [pc, #488]	; (8016bb4 <etharp_query+0x25c>)
 80169ca:	f240 32c1 	movw	r2, #961	; 0x3c1
 80169ce:	497a      	ldr	r1, [pc, #488]	; (8016bb8 <etharp_query+0x260>)
 80169d0:	487a      	ldr	r0, [pc, #488]	; (8016bbc <etharp_query+0x264>)
 80169d2:	f002 fde9 	bl	80195a8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80169d6:	8a7b      	ldrh	r3, [r7, #18]
 80169d8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80169da:	7c7a      	ldrb	r2, [r7, #17]
 80169dc:	4978      	ldr	r1, [pc, #480]	; (8016bc0 <etharp_query+0x268>)
 80169de:	4613      	mov	r3, r2
 80169e0:	005b      	lsls	r3, r3, #1
 80169e2:	4413      	add	r3, r2
 80169e4:	00db      	lsls	r3, r3, #3
 80169e6:	440b      	add	r3, r1
 80169e8:	3314      	adds	r3, #20
 80169ea:	781b      	ldrb	r3, [r3, #0]
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	d115      	bne.n	8016a1c <etharp_query+0xc4>
    is_new_entry = 1;
 80169f0:	2301      	movs	r3, #1
 80169f2:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80169f4:	7c7a      	ldrb	r2, [r7, #17]
 80169f6:	4972      	ldr	r1, [pc, #456]	; (8016bc0 <etharp_query+0x268>)
 80169f8:	4613      	mov	r3, r2
 80169fa:	005b      	lsls	r3, r3, #1
 80169fc:	4413      	add	r3, r2
 80169fe:	00db      	lsls	r3, r3, #3
 8016a00:	440b      	add	r3, r1
 8016a02:	3314      	adds	r3, #20
 8016a04:	2201      	movs	r2, #1
 8016a06:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8016a08:	7c7a      	ldrb	r2, [r7, #17]
 8016a0a:	496d      	ldr	r1, [pc, #436]	; (8016bc0 <etharp_query+0x268>)
 8016a0c:	4613      	mov	r3, r2
 8016a0e:	005b      	lsls	r3, r3, #1
 8016a10:	4413      	add	r3, r2
 8016a12:	00db      	lsls	r3, r3, #3
 8016a14:	440b      	add	r3, r1
 8016a16:	3308      	adds	r3, #8
 8016a18:	68fa      	ldr	r2, [r7, #12]
 8016a1a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8016a1c:	7c7a      	ldrb	r2, [r7, #17]
 8016a1e:	4968      	ldr	r1, [pc, #416]	; (8016bc0 <etharp_query+0x268>)
 8016a20:	4613      	mov	r3, r2
 8016a22:	005b      	lsls	r3, r3, #1
 8016a24:	4413      	add	r3, r2
 8016a26:	00db      	lsls	r3, r3, #3
 8016a28:	440b      	add	r3, r1
 8016a2a:	3314      	adds	r3, #20
 8016a2c:	781b      	ldrb	r3, [r3, #0]
 8016a2e:	2b01      	cmp	r3, #1
 8016a30:	d011      	beq.n	8016a56 <etharp_query+0xfe>
 8016a32:	7c7a      	ldrb	r2, [r7, #17]
 8016a34:	4962      	ldr	r1, [pc, #392]	; (8016bc0 <etharp_query+0x268>)
 8016a36:	4613      	mov	r3, r2
 8016a38:	005b      	lsls	r3, r3, #1
 8016a3a:	4413      	add	r3, r2
 8016a3c:	00db      	lsls	r3, r3, #3
 8016a3e:	440b      	add	r3, r1
 8016a40:	3314      	adds	r3, #20
 8016a42:	781b      	ldrb	r3, [r3, #0]
 8016a44:	2b01      	cmp	r3, #1
 8016a46:	d806      	bhi.n	8016a56 <etharp_query+0xfe>
 8016a48:	4b5a      	ldr	r3, [pc, #360]	; (8016bb4 <etharp_query+0x25c>)
 8016a4a:	f240 32cd 	movw	r2, #973	; 0x3cd
 8016a4e:	495d      	ldr	r1, [pc, #372]	; (8016bc4 <etharp_query+0x26c>)
 8016a50:	485a      	ldr	r0, [pc, #360]	; (8016bbc <etharp_query+0x264>)
 8016a52:	f002 fda9 	bl	80195a8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8016a56:	6a3b      	ldr	r3, [r7, #32]
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d102      	bne.n	8016a62 <etharp_query+0x10a>
 8016a5c:	687b      	ldr	r3, [r7, #4]
 8016a5e:	2b00      	cmp	r3, #0
 8016a60:	d10c      	bne.n	8016a7c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8016a62:	68b9      	ldr	r1, [r7, #8]
 8016a64:	68f8      	ldr	r0, [r7, #12]
 8016a66:	f000 f963 	bl	8016d30 <etharp_request>
 8016a6a:	4603      	mov	r3, r0
 8016a6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	2b00      	cmp	r3, #0
 8016a74:	d102      	bne.n	8016a7c <etharp_query+0x124>
      return result;
 8016a76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016a7a:	e096      	b.n	8016baa <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8016a7c:	687b      	ldr	r3, [r7, #4]
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	d106      	bne.n	8016a90 <etharp_query+0x138>
 8016a82:	4b4c      	ldr	r3, [pc, #304]	; (8016bb4 <etharp_query+0x25c>)
 8016a84:	f240 32e1 	movw	r2, #993	; 0x3e1
 8016a88:	494f      	ldr	r1, [pc, #316]	; (8016bc8 <etharp_query+0x270>)
 8016a8a:	484c      	ldr	r0, [pc, #304]	; (8016bbc <etharp_query+0x264>)
 8016a8c:	f002 fd8c 	bl	80195a8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8016a90:	7c7a      	ldrb	r2, [r7, #17]
 8016a92:	494b      	ldr	r1, [pc, #300]	; (8016bc0 <etharp_query+0x268>)
 8016a94:	4613      	mov	r3, r2
 8016a96:	005b      	lsls	r3, r3, #1
 8016a98:	4413      	add	r3, r2
 8016a9a:	00db      	lsls	r3, r3, #3
 8016a9c:	440b      	add	r3, r1
 8016a9e:	3314      	adds	r3, #20
 8016aa0:	781b      	ldrb	r3, [r3, #0]
 8016aa2:	2b01      	cmp	r3, #1
 8016aa4:	d917      	bls.n	8016ad6 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8016aa6:	4a49      	ldr	r2, [pc, #292]	; (8016bcc <etharp_query+0x274>)
 8016aa8:	7c7b      	ldrb	r3, [r7, #17]
 8016aaa:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8016aac:	7c7a      	ldrb	r2, [r7, #17]
 8016aae:	4613      	mov	r3, r2
 8016ab0:	005b      	lsls	r3, r3, #1
 8016ab2:	4413      	add	r3, r2
 8016ab4:	00db      	lsls	r3, r3, #3
 8016ab6:	3308      	adds	r3, #8
 8016ab8:	4a41      	ldr	r2, [pc, #260]	; (8016bc0 <etharp_query+0x268>)
 8016aba:	4413      	add	r3, r2
 8016abc:	3304      	adds	r3, #4
 8016abe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8016ac2:	9200      	str	r2, [sp, #0]
 8016ac4:	697a      	ldr	r2, [r7, #20]
 8016ac6:	6879      	ldr	r1, [r7, #4]
 8016ac8:	68f8      	ldr	r0, [r7, #12]
 8016aca:	f001 fc6f 	bl	80183ac <ethernet_output>
 8016ace:	4603      	mov	r3, r0
 8016ad0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016ad4:	e067      	b.n	8016ba6 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8016ad6:	7c7a      	ldrb	r2, [r7, #17]
 8016ad8:	4939      	ldr	r1, [pc, #228]	; (8016bc0 <etharp_query+0x268>)
 8016ada:	4613      	mov	r3, r2
 8016adc:	005b      	lsls	r3, r3, #1
 8016ade:	4413      	add	r3, r2
 8016ae0:	00db      	lsls	r3, r3, #3
 8016ae2:	440b      	add	r3, r1
 8016ae4:	3314      	adds	r3, #20
 8016ae6:	781b      	ldrb	r3, [r3, #0]
 8016ae8:	2b01      	cmp	r3, #1
 8016aea:	d15c      	bne.n	8016ba6 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8016aec:	2300      	movs	r3, #0
 8016aee:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	61fb      	str	r3, [r7, #28]
    while (p) {
 8016af4:	e01c      	b.n	8016b30 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8016af6:	69fb      	ldr	r3, [r7, #28]
 8016af8:	895a      	ldrh	r2, [r3, #10]
 8016afa:	69fb      	ldr	r3, [r7, #28]
 8016afc:	891b      	ldrh	r3, [r3, #8]
 8016afe:	429a      	cmp	r2, r3
 8016b00:	d10a      	bne.n	8016b18 <etharp_query+0x1c0>
 8016b02:	69fb      	ldr	r3, [r7, #28]
 8016b04:	681b      	ldr	r3, [r3, #0]
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d006      	beq.n	8016b18 <etharp_query+0x1c0>
 8016b0a:	4b2a      	ldr	r3, [pc, #168]	; (8016bb4 <etharp_query+0x25c>)
 8016b0c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8016b10:	492f      	ldr	r1, [pc, #188]	; (8016bd0 <etharp_query+0x278>)
 8016b12:	482a      	ldr	r0, [pc, #168]	; (8016bbc <etharp_query+0x264>)
 8016b14:	f002 fd48 	bl	80195a8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8016b18:	69fb      	ldr	r3, [r7, #28]
 8016b1a:	7b1b      	ldrb	r3, [r3, #12]
 8016b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d002      	beq.n	8016b2a <etharp_query+0x1d2>
        copy_needed = 1;
 8016b24:	2301      	movs	r3, #1
 8016b26:	61bb      	str	r3, [r7, #24]
        break;
 8016b28:	e005      	b.n	8016b36 <etharp_query+0x1de>
      }
      p = p->next;
 8016b2a:	69fb      	ldr	r3, [r7, #28]
 8016b2c:	681b      	ldr	r3, [r3, #0]
 8016b2e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8016b30:	69fb      	ldr	r3, [r7, #28]
 8016b32:	2b00      	cmp	r3, #0
 8016b34:	d1df      	bne.n	8016af6 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8016b36:	69bb      	ldr	r3, [r7, #24]
 8016b38:	2b00      	cmp	r3, #0
 8016b3a:	d007      	beq.n	8016b4c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8016b3c:	687a      	ldr	r2, [r7, #4]
 8016b3e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8016b42:	200e      	movs	r0, #14
 8016b44:	f7f8 fec2 	bl	800f8cc <pbuf_clone>
 8016b48:	61f8      	str	r0, [r7, #28]
 8016b4a:	e004      	b.n	8016b56 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8016b50:	69f8      	ldr	r0, [r7, #28]
 8016b52:	f7f8 fc6d 	bl	800f430 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8016b56:	69fb      	ldr	r3, [r7, #28]
 8016b58:	2b00      	cmp	r3, #0
 8016b5a:	d021      	beq.n	8016ba0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8016b5c:	7c7a      	ldrb	r2, [r7, #17]
 8016b5e:	4918      	ldr	r1, [pc, #96]	; (8016bc0 <etharp_query+0x268>)
 8016b60:	4613      	mov	r3, r2
 8016b62:	005b      	lsls	r3, r3, #1
 8016b64:	4413      	add	r3, r2
 8016b66:	00db      	lsls	r3, r3, #3
 8016b68:	440b      	add	r3, r1
 8016b6a:	681b      	ldr	r3, [r3, #0]
 8016b6c:	2b00      	cmp	r3, #0
 8016b6e:	d00a      	beq.n	8016b86 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8016b70:	7c7a      	ldrb	r2, [r7, #17]
 8016b72:	4913      	ldr	r1, [pc, #76]	; (8016bc0 <etharp_query+0x268>)
 8016b74:	4613      	mov	r3, r2
 8016b76:	005b      	lsls	r3, r3, #1
 8016b78:	4413      	add	r3, r2
 8016b7a:	00db      	lsls	r3, r3, #3
 8016b7c:	440b      	add	r3, r1
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	4618      	mov	r0, r3
 8016b82:	f7f8 fbb5 	bl	800f2f0 <pbuf_free>
      }
      arp_table[i].q = p;
 8016b86:	7c7a      	ldrb	r2, [r7, #17]
 8016b88:	490d      	ldr	r1, [pc, #52]	; (8016bc0 <etharp_query+0x268>)
 8016b8a:	4613      	mov	r3, r2
 8016b8c:	005b      	lsls	r3, r3, #1
 8016b8e:	4413      	add	r3, r2
 8016b90:	00db      	lsls	r3, r3, #3
 8016b92:	440b      	add	r3, r1
 8016b94:	69fa      	ldr	r2, [r7, #28]
 8016b96:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8016b98:	2300      	movs	r3, #0
 8016b9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016b9e:	e002      	b.n	8016ba6 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8016ba0:	23ff      	movs	r3, #255	; 0xff
 8016ba2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8016ba6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8016baa:	4618      	mov	r0, r3
 8016bac:	3728      	adds	r7, #40	; 0x28
 8016bae:	46bd      	mov	sp, r7
 8016bb0:	bd80      	pop	{r7, pc}
 8016bb2:	bf00      	nop
 8016bb4:	0801e088 	.word	0x0801e088
 8016bb8:	0801e234 	.word	0x0801e234
 8016bbc:	0801e100 	.word	0x0801e100
 8016bc0:	200002d4 	.word	0x200002d4
 8016bc4:	0801e244 	.word	0x0801e244
 8016bc8:	0801e228 	.word	0x0801e228
 8016bcc:	200003c4 	.word	0x200003c4
 8016bd0:	0801e26c 	.word	0x0801e26c

08016bd4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8016bd4:	b580      	push	{r7, lr}
 8016bd6:	b08a      	sub	sp, #40	; 0x28
 8016bd8:	af02      	add	r7, sp, #8
 8016bda:	60f8      	str	r0, [r7, #12]
 8016bdc:	60b9      	str	r1, [r7, #8]
 8016bde:	607a      	str	r2, [r7, #4]
 8016be0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8016be2:	2300      	movs	r3, #0
 8016be4:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8016be6:	68fb      	ldr	r3, [r7, #12]
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	d106      	bne.n	8016bfa <etharp_raw+0x26>
 8016bec:	4b3a      	ldr	r3, [pc, #232]	; (8016cd8 <etharp_raw+0x104>)
 8016bee:	f240 4257 	movw	r2, #1111	; 0x457
 8016bf2:	493a      	ldr	r1, [pc, #232]	; (8016cdc <etharp_raw+0x108>)
 8016bf4:	483a      	ldr	r0, [pc, #232]	; (8016ce0 <etharp_raw+0x10c>)
 8016bf6:	f002 fcd7 	bl	80195a8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8016bfa:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016bfe:	211c      	movs	r1, #28
 8016c00:	200e      	movs	r0, #14
 8016c02:	f7f8 f891 	bl	800ed28 <pbuf_alloc>
 8016c06:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8016c08:	69bb      	ldr	r3, [r7, #24]
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d102      	bne.n	8016c14 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8016c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8016c12:	e05d      	b.n	8016cd0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8016c14:	69bb      	ldr	r3, [r7, #24]
 8016c16:	895b      	ldrh	r3, [r3, #10]
 8016c18:	2b1b      	cmp	r3, #27
 8016c1a:	d806      	bhi.n	8016c2a <etharp_raw+0x56>
 8016c1c:	4b2e      	ldr	r3, [pc, #184]	; (8016cd8 <etharp_raw+0x104>)
 8016c1e:	f240 4262 	movw	r2, #1122	; 0x462
 8016c22:	4930      	ldr	r1, [pc, #192]	; (8016ce4 <etharp_raw+0x110>)
 8016c24:	482e      	ldr	r0, [pc, #184]	; (8016ce0 <etharp_raw+0x10c>)
 8016c26:	f002 fcbf 	bl	80195a8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8016c2a:	69bb      	ldr	r3, [r7, #24]
 8016c2c:	685b      	ldr	r3, [r3, #4]
 8016c2e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8016c30:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016c32:	4618      	mov	r0, r3
 8016c34:	f7f7 f899 	bl	800dd6a <lwip_htons>
 8016c38:	4603      	mov	r3, r0
 8016c3a:	461a      	mov	r2, r3
 8016c3c:	697b      	ldr	r3, [r7, #20]
 8016c3e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8016c40:	68fb      	ldr	r3, [r7, #12]
 8016c42:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8016c46:	2b06      	cmp	r3, #6
 8016c48:	d006      	beq.n	8016c58 <etharp_raw+0x84>
 8016c4a:	4b23      	ldr	r3, [pc, #140]	; (8016cd8 <etharp_raw+0x104>)
 8016c4c:	f240 4269 	movw	r2, #1129	; 0x469
 8016c50:	4925      	ldr	r1, [pc, #148]	; (8016ce8 <etharp_raw+0x114>)
 8016c52:	4823      	ldr	r0, [pc, #140]	; (8016ce0 <etharp_raw+0x10c>)
 8016c54:	f002 fca8 	bl	80195a8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8016c58:	697b      	ldr	r3, [r7, #20]
 8016c5a:	3308      	adds	r3, #8
 8016c5c:	2206      	movs	r2, #6
 8016c5e:	6839      	ldr	r1, [r7, #0]
 8016c60:	4618      	mov	r0, r3
 8016c62:	f001 ff77 	bl	8018b54 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8016c66:	697b      	ldr	r3, [r7, #20]
 8016c68:	3312      	adds	r3, #18
 8016c6a:	2206      	movs	r2, #6
 8016c6c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016c6e:	4618      	mov	r0, r3
 8016c70:	f001 ff70 	bl	8018b54 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8016c74:	697b      	ldr	r3, [r7, #20]
 8016c76:	330e      	adds	r3, #14
 8016c78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016c7a:	6812      	ldr	r2, [r2, #0]
 8016c7c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8016c7e:	697b      	ldr	r3, [r7, #20]
 8016c80:	3318      	adds	r3, #24
 8016c82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016c84:	6812      	ldr	r2, [r2, #0]
 8016c86:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8016c88:	697b      	ldr	r3, [r7, #20]
 8016c8a:	2200      	movs	r2, #0
 8016c8c:	701a      	strb	r2, [r3, #0]
 8016c8e:	2200      	movs	r2, #0
 8016c90:	f042 0201 	orr.w	r2, r2, #1
 8016c94:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8016c96:	697b      	ldr	r3, [r7, #20]
 8016c98:	2200      	movs	r2, #0
 8016c9a:	f042 0208 	orr.w	r2, r2, #8
 8016c9e:	709a      	strb	r2, [r3, #2]
 8016ca0:	2200      	movs	r2, #0
 8016ca2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8016ca4:	697b      	ldr	r3, [r7, #20]
 8016ca6:	2206      	movs	r2, #6
 8016ca8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8016caa:	697b      	ldr	r3, [r7, #20]
 8016cac:	2204      	movs	r2, #4
 8016cae:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8016cb0:	f640 0306 	movw	r3, #2054	; 0x806
 8016cb4:	9300      	str	r3, [sp, #0]
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	68ba      	ldr	r2, [r7, #8]
 8016cba:	69b9      	ldr	r1, [r7, #24]
 8016cbc:	68f8      	ldr	r0, [r7, #12]
 8016cbe:	f001 fb75 	bl	80183ac <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8016cc2:	69b8      	ldr	r0, [r7, #24]
 8016cc4:	f7f8 fb14 	bl	800f2f0 <pbuf_free>
  p = NULL;
 8016cc8:	2300      	movs	r3, #0
 8016cca:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8016ccc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8016cd0:	4618      	mov	r0, r3
 8016cd2:	3720      	adds	r7, #32
 8016cd4:	46bd      	mov	sp, r7
 8016cd6:	bd80      	pop	{r7, pc}
 8016cd8:	0801e088 	.word	0x0801e088
 8016cdc:	0801e1d8 	.word	0x0801e1d8
 8016ce0:	0801e100 	.word	0x0801e100
 8016ce4:	0801e288 	.word	0x0801e288
 8016ce8:	0801e2bc 	.word	0x0801e2bc

08016cec <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8016cec:	b580      	push	{r7, lr}
 8016cee:	b088      	sub	sp, #32
 8016cf0:	af04      	add	r7, sp, #16
 8016cf2:	60f8      	str	r0, [r7, #12]
 8016cf4:	60b9      	str	r1, [r7, #8]
 8016cf6:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8016cf8:	68fb      	ldr	r3, [r7, #12]
 8016cfa:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8016cfe:	68fb      	ldr	r3, [r7, #12]
 8016d00:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8016d04:	68fb      	ldr	r3, [r7, #12]
 8016d06:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8016d08:	2201      	movs	r2, #1
 8016d0a:	9203      	str	r2, [sp, #12]
 8016d0c:	68ba      	ldr	r2, [r7, #8]
 8016d0e:	9202      	str	r2, [sp, #8]
 8016d10:	4a06      	ldr	r2, [pc, #24]	; (8016d2c <etharp_request_dst+0x40>)
 8016d12:	9201      	str	r2, [sp, #4]
 8016d14:	9300      	str	r3, [sp, #0]
 8016d16:	4603      	mov	r3, r0
 8016d18:	687a      	ldr	r2, [r7, #4]
 8016d1a:	68f8      	ldr	r0, [r7, #12]
 8016d1c:	f7ff ff5a 	bl	8016bd4 <etharp_raw>
 8016d20:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8016d22:	4618      	mov	r0, r3
 8016d24:	3710      	adds	r7, #16
 8016d26:	46bd      	mov	sp, r7
 8016d28:	bd80      	pop	{r7, pc}
 8016d2a:	bf00      	nop
 8016d2c:	0801e9d0 	.word	0x0801e9d0

08016d30 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8016d30:	b580      	push	{r7, lr}
 8016d32:	b082      	sub	sp, #8
 8016d34:	af00      	add	r7, sp, #0
 8016d36:	6078      	str	r0, [r7, #4]
 8016d38:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8016d3a:	4a05      	ldr	r2, [pc, #20]	; (8016d50 <etharp_request+0x20>)
 8016d3c:	6839      	ldr	r1, [r7, #0]
 8016d3e:	6878      	ldr	r0, [r7, #4]
 8016d40:	f7ff ffd4 	bl	8016cec <etharp_request_dst>
 8016d44:	4603      	mov	r3, r0
}
 8016d46:	4618      	mov	r0, r3
 8016d48:	3708      	adds	r7, #8
 8016d4a:	46bd      	mov	sp, r7
 8016d4c:	bd80      	pop	{r7, pc}
 8016d4e:	bf00      	nop
 8016d50:	0801e9c8 	.word	0x0801e9c8

08016d54 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8016d54:	b580      	push	{r7, lr}
 8016d56:	b08e      	sub	sp, #56	; 0x38
 8016d58:	af04      	add	r7, sp, #16
 8016d5a:	6078      	str	r0, [r7, #4]
 8016d5c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8016d5e:	4b79      	ldr	r3, [pc, #484]	; (8016f44 <icmp_input+0x1f0>)
 8016d60:	689b      	ldr	r3, [r3, #8]
 8016d62:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8016d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d66:	781b      	ldrb	r3, [r3, #0]
 8016d68:	f003 030f 	and.w	r3, r3, #15
 8016d6c:	b2db      	uxtb	r3, r3
 8016d6e:	009b      	lsls	r3, r3, #2
 8016d70:	b2db      	uxtb	r3, r3
 8016d72:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8016d74:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016d76:	2b13      	cmp	r3, #19
 8016d78:	f240 80cd 	bls.w	8016f16 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	895b      	ldrh	r3, [r3, #10]
 8016d80:	2b03      	cmp	r3, #3
 8016d82:	f240 80ca 	bls.w	8016f1a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8016d86:	687b      	ldr	r3, [r7, #4]
 8016d88:	685b      	ldr	r3, [r3, #4]
 8016d8a:	781b      	ldrb	r3, [r3, #0]
 8016d8c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8016d90:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	f000 80b7 	beq.w	8016f08 <icmp_input+0x1b4>
 8016d9a:	2b08      	cmp	r3, #8
 8016d9c:	f040 80b7 	bne.w	8016f0e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8016da0:	4b69      	ldr	r3, [pc, #420]	; (8016f48 <icmp_input+0x1f4>)
 8016da2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8016da4:	4b67      	ldr	r3, [pc, #412]	; (8016f44 <icmp_input+0x1f0>)
 8016da6:	695b      	ldr	r3, [r3, #20]
 8016da8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016dac:	2be0      	cmp	r3, #224	; 0xe0
 8016dae:	f000 80bb 	beq.w	8016f28 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8016db2:	4b64      	ldr	r3, [pc, #400]	; (8016f44 <icmp_input+0x1f0>)
 8016db4:	695b      	ldr	r3, [r3, #20]
 8016db6:	4a63      	ldr	r2, [pc, #396]	; (8016f44 <icmp_input+0x1f0>)
 8016db8:	6812      	ldr	r2, [r2, #0]
 8016dba:	4611      	mov	r1, r2
 8016dbc:	4618      	mov	r0, r3
 8016dbe:	f000 fbed 	bl	801759c <ip4_addr_isbroadcast_u32>
 8016dc2:	4603      	mov	r3, r0
 8016dc4:	2b00      	cmp	r3, #0
 8016dc6:	f040 80b1 	bne.w	8016f2c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	891b      	ldrh	r3, [r3, #8]
 8016dce:	2b07      	cmp	r3, #7
 8016dd0:	f240 80a5 	bls.w	8016f1e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8016dd4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016dd6:	330e      	adds	r3, #14
 8016dd8:	4619      	mov	r1, r3
 8016dda:	6878      	ldr	r0, [r7, #4]
 8016ddc:	f7f8 f9f2 	bl	800f1c4 <pbuf_add_header>
 8016de0:	4603      	mov	r3, r0
 8016de2:	2b00      	cmp	r3, #0
 8016de4:	d04b      	beq.n	8016e7e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	891a      	ldrh	r2, [r3, #8]
 8016dea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016dec:	4413      	add	r3, r2
 8016dee:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8016df0:	687b      	ldr	r3, [r7, #4]
 8016df2:	891b      	ldrh	r3, [r3, #8]
 8016df4:	8b7a      	ldrh	r2, [r7, #26]
 8016df6:	429a      	cmp	r2, r3
 8016df8:	f0c0 809a 	bcc.w	8016f30 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8016dfc:	8b7b      	ldrh	r3, [r7, #26]
 8016dfe:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016e02:	4619      	mov	r1, r3
 8016e04:	200e      	movs	r0, #14
 8016e06:	f7f7 ff8f 	bl	800ed28 <pbuf_alloc>
 8016e0a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8016e0c:	697b      	ldr	r3, [r7, #20]
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	f000 8090 	beq.w	8016f34 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8016e14:	697b      	ldr	r3, [r7, #20]
 8016e16:	895b      	ldrh	r3, [r3, #10]
 8016e18:	461a      	mov	r2, r3
 8016e1a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016e1c:	3308      	adds	r3, #8
 8016e1e:	429a      	cmp	r2, r3
 8016e20:	d203      	bcs.n	8016e2a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8016e22:	6978      	ldr	r0, [r7, #20]
 8016e24:	f7f8 fa64 	bl	800f2f0 <pbuf_free>
          goto icmperr;
 8016e28:	e085      	b.n	8016f36 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8016e2a:	697b      	ldr	r3, [r7, #20]
 8016e2c:	685b      	ldr	r3, [r3, #4]
 8016e2e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016e30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016e32:	4618      	mov	r0, r3
 8016e34:	f001 fe8e 	bl	8018b54 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8016e38:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016e3a:	4619      	mov	r1, r3
 8016e3c:	6978      	ldr	r0, [r7, #20]
 8016e3e:	f7f8 f9d1 	bl	800f1e4 <pbuf_remove_header>
 8016e42:	4603      	mov	r3, r0
 8016e44:	2b00      	cmp	r3, #0
 8016e46:	d009      	beq.n	8016e5c <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8016e48:	4b40      	ldr	r3, [pc, #256]	; (8016f4c <icmp_input+0x1f8>)
 8016e4a:	22b6      	movs	r2, #182	; 0xb6
 8016e4c:	4940      	ldr	r1, [pc, #256]	; (8016f50 <icmp_input+0x1fc>)
 8016e4e:	4841      	ldr	r0, [pc, #260]	; (8016f54 <icmp_input+0x200>)
 8016e50:	f002 fbaa 	bl	80195a8 <iprintf>
          pbuf_free(r);
 8016e54:	6978      	ldr	r0, [r7, #20]
 8016e56:	f7f8 fa4b 	bl	800f2f0 <pbuf_free>
          goto icmperr;
 8016e5a:	e06c      	b.n	8016f36 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8016e5c:	6879      	ldr	r1, [r7, #4]
 8016e5e:	6978      	ldr	r0, [r7, #20]
 8016e60:	f7f8 fb5e 	bl	800f520 <pbuf_copy>
 8016e64:	4603      	mov	r3, r0
 8016e66:	2b00      	cmp	r3, #0
 8016e68:	d003      	beq.n	8016e72 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8016e6a:	6978      	ldr	r0, [r7, #20]
 8016e6c:	f7f8 fa40 	bl	800f2f0 <pbuf_free>
          goto icmperr;
 8016e70:	e061      	b.n	8016f36 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8016e72:	6878      	ldr	r0, [r7, #4]
 8016e74:	f7f8 fa3c 	bl	800f2f0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8016e78:	697b      	ldr	r3, [r7, #20]
 8016e7a:	607b      	str	r3, [r7, #4]
 8016e7c:	e00f      	b.n	8016e9e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8016e7e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016e80:	330e      	adds	r3, #14
 8016e82:	4619      	mov	r1, r3
 8016e84:	6878      	ldr	r0, [r7, #4]
 8016e86:	f7f8 f9ad 	bl	800f1e4 <pbuf_remove_header>
 8016e8a:	4603      	mov	r3, r0
 8016e8c:	2b00      	cmp	r3, #0
 8016e8e:	d006      	beq.n	8016e9e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8016e90:	4b2e      	ldr	r3, [pc, #184]	; (8016f4c <icmp_input+0x1f8>)
 8016e92:	22c7      	movs	r2, #199	; 0xc7
 8016e94:	4930      	ldr	r1, [pc, #192]	; (8016f58 <icmp_input+0x204>)
 8016e96:	482f      	ldr	r0, [pc, #188]	; (8016f54 <icmp_input+0x200>)
 8016e98:	f002 fb86 	bl	80195a8 <iprintf>
          goto icmperr;
 8016e9c:	e04b      	b.n	8016f36 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	685b      	ldr	r3, [r3, #4]
 8016ea2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8016ea4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016ea6:	4619      	mov	r1, r3
 8016ea8:	6878      	ldr	r0, [r7, #4]
 8016eaa:	f7f8 f98b 	bl	800f1c4 <pbuf_add_header>
 8016eae:	4603      	mov	r3, r0
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d12b      	bne.n	8016f0c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8016eb4:	687b      	ldr	r3, [r7, #4]
 8016eb6:	685b      	ldr	r3, [r3, #4]
 8016eb8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8016eba:	69fb      	ldr	r3, [r7, #28]
 8016ebc:	681a      	ldr	r2, [r3, #0]
 8016ebe:	68fb      	ldr	r3, [r7, #12]
 8016ec0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8016ec2:	4b20      	ldr	r3, [pc, #128]	; (8016f44 <icmp_input+0x1f0>)
 8016ec4:	691a      	ldr	r2, [r3, #16]
 8016ec6:	68fb      	ldr	r3, [r7, #12]
 8016ec8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8016eca:	693b      	ldr	r3, [r7, #16]
 8016ecc:	2200      	movs	r2, #0
 8016ece:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8016ed0:	693b      	ldr	r3, [r7, #16]
 8016ed2:	2200      	movs	r2, #0
 8016ed4:	709a      	strb	r2, [r3, #2]
 8016ed6:	2200      	movs	r2, #0
 8016ed8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8016eda:	68fb      	ldr	r3, [r7, #12]
 8016edc:	22ff      	movs	r2, #255	; 0xff
 8016ede:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8016ee0:	68fb      	ldr	r3, [r7, #12]
 8016ee2:	2200      	movs	r2, #0
 8016ee4:	729a      	strb	r2, [r3, #10]
 8016ee6:	2200      	movs	r2, #0
 8016ee8:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8016eea:	683b      	ldr	r3, [r7, #0]
 8016eec:	9302      	str	r3, [sp, #8]
 8016eee:	2301      	movs	r3, #1
 8016ef0:	9301      	str	r3, [sp, #4]
 8016ef2:	2300      	movs	r3, #0
 8016ef4:	9300      	str	r3, [sp, #0]
 8016ef6:	23ff      	movs	r3, #255	; 0xff
 8016ef8:	2200      	movs	r2, #0
 8016efa:	69f9      	ldr	r1, [r7, #28]
 8016efc:	6878      	ldr	r0, [r7, #4]
 8016efe:	f000 fa75 	bl	80173ec <ip4_output_if>
 8016f02:	4603      	mov	r3, r0
 8016f04:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8016f06:	e001      	b.n	8016f0c <icmp_input+0x1b8>
      break;
 8016f08:	bf00      	nop
 8016f0a:	e000      	b.n	8016f0e <icmp_input+0x1ba>
      break;
 8016f0c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8016f0e:	6878      	ldr	r0, [r7, #4]
 8016f10:	f7f8 f9ee 	bl	800f2f0 <pbuf_free>
  return;
 8016f14:	e013      	b.n	8016f3e <icmp_input+0x1ea>
    goto lenerr;
 8016f16:	bf00      	nop
 8016f18:	e002      	b.n	8016f20 <icmp_input+0x1cc>
    goto lenerr;
 8016f1a:	bf00      	nop
 8016f1c:	e000      	b.n	8016f20 <icmp_input+0x1cc>
        goto lenerr;
 8016f1e:	bf00      	nop
lenerr:
  pbuf_free(p);
 8016f20:	6878      	ldr	r0, [r7, #4]
 8016f22:	f7f8 f9e5 	bl	800f2f0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8016f26:	e00a      	b.n	8016f3e <icmp_input+0x1ea>
        goto icmperr;
 8016f28:	bf00      	nop
 8016f2a:	e004      	b.n	8016f36 <icmp_input+0x1e2>
        goto icmperr;
 8016f2c:	bf00      	nop
 8016f2e:	e002      	b.n	8016f36 <icmp_input+0x1e2>
          goto icmperr;
 8016f30:	bf00      	nop
 8016f32:	e000      	b.n	8016f36 <icmp_input+0x1e2>
          goto icmperr;
 8016f34:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8016f36:	6878      	ldr	r0, [r7, #4]
 8016f38:	f7f8 f9da 	bl	800f2f0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8016f3c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8016f3e:	3728      	adds	r7, #40	; 0x28
 8016f40:	46bd      	mov	sp, r7
 8016f42:	bd80      	pop	{r7, pc}
 8016f44:	20007724 	.word	0x20007724
 8016f48:	20007738 	.word	0x20007738
 8016f4c:	0801e300 	.word	0x0801e300
 8016f50:	0801e338 	.word	0x0801e338
 8016f54:	0801e370 	.word	0x0801e370
 8016f58:	0801e398 	.word	0x0801e398

08016f5c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8016f5c:	b580      	push	{r7, lr}
 8016f5e:	b082      	sub	sp, #8
 8016f60:	af00      	add	r7, sp, #0
 8016f62:	6078      	str	r0, [r7, #4]
 8016f64:	460b      	mov	r3, r1
 8016f66:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8016f68:	78fb      	ldrb	r3, [r7, #3]
 8016f6a:	461a      	mov	r2, r3
 8016f6c:	2103      	movs	r1, #3
 8016f6e:	6878      	ldr	r0, [r7, #4]
 8016f70:	f000 f814 	bl	8016f9c <icmp_send_response>
}
 8016f74:	bf00      	nop
 8016f76:	3708      	adds	r7, #8
 8016f78:	46bd      	mov	sp, r7
 8016f7a:	bd80      	pop	{r7, pc}

08016f7c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8016f7c:	b580      	push	{r7, lr}
 8016f7e:	b082      	sub	sp, #8
 8016f80:	af00      	add	r7, sp, #0
 8016f82:	6078      	str	r0, [r7, #4]
 8016f84:	460b      	mov	r3, r1
 8016f86:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8016f88:	78fb      	ldrb	r3, [r7, #3]
 8016f8a:	461a      	mov	r2, r3
 8016f8c:	210b      	movs	r1, #11
 8016f8e:	6878      	ldr	r0, [r7, #4]
 8016f90:	f000 f804 	bl	8016f9c <icmp_send_response>
}
 8016f94:	bf00      	nop
 8016f96:	3708      	adds	r7, #8
 8016f98:	46bd      	mov	sp, r7
 8016f9a:	bd80      	pop	{r7, pc}

08016f9c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8016f9c:	b580      	push	{r7, lr}
 8016f9e:	b08c      	sub	sp, #48	; 0x30
 8016fa0:	af04      	add	r7, sp, #16
 8016fa2:	6078      	str	r0, [r7, #4]
 8016fa4:	460b      	mov	r3, r1
 8016fa6:	70fb      	strb	r3, [r7, #3]
 8016fa8:	4613      	mov	r3, r2
 8016faa:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8016fac:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016fb0:	2124      	movs	r1, #36	; 0x24
 8016fb2:	2022      	movs	r0, #34	; 0x22
 8016fb4:	f7f7 feb8 	bl	800ed28 <pbuf_alloc>
 8016fb8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8016fba:	69fb      	ldr	r3, [r7, #28]
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d04c      	beq.n	801705a <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8016fc0:	69fb      	ldr	r3, [r7, #28]
 8016fc2:	895b      	ldrh	r3, [r3, #10]
 8016fc4:	2b23      	cmp	r3, #35	; 0x23
 8016fc6:	d806      	bhi.n	8016fd6 <icmp_send_response+0x3a>
 8016fc8:	4b26      	ldr	r3, [pc, #152]	; (8017064 <icmp_send_response+0xc8>)
 8016fca:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8016fce:	4926      	ldr	r1, [pc, #152]	; (8017068 <icmp_send_response+0xcc>)
 8016fd0:	4826      	ldr	r0, [pc, #152]	; (801706c <icmp_send_response+0xd0>)
 8016fd2:	f002 fae9 	bl	80195a8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	685b      	ldr	r3, [r3, #4]
 8016fda:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8016fdc:	69fb      	ldr	r3, [r7, #28]
 8016fde:	685b      	ldr	r3, [r3, #4]
 8016fe0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8016fe2:	697b      	ldr	r3, [r7, #20]
 8016fe4:	78fa      	ldrb	r2, [r7, #3]
 8016fe6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8016fe8:	697b      	ldr	r3, [r7, #20]
 8016fea:	78ba      	ldrb	r2, [r7, #2]
 8016fec:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8016fee:	697b      	ldr	r3, [r7, #20]
 8016ff0:	2200      	movs	r2, #0
 8016ff2:	711a      	strb	r2, [r3, #4]
 8016ff4:	2200      	movs	r2, #0
 8016ff6:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8016ff8:	697b      	ldr	r3, [r7, #20]
 8016ffa:	2200      	movs	r2, #0
 8016ffc:	719a      	strb	r2, [r3, #6]
 8016ffe:	2200      	movs	r2, #0
 8017000:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8017002:	69fb      	ldr	r3, [r7, #28]
 8017004:	685b      	ldr	r3, [r3, #4]
 8017006:	f103 0008 	add.w	r0, r3, #8
 801700a:	687b      	ldr	r3, [r7, #4]
 801700c:	685b      	ldr	r3, [r3, #4]
 801700e:	221c      	movs	r2, #28
 8017010:	4619      	mov	r1, r3
 8017012:	f001 fd9f 	bl	8018b54 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8017016:	69bb      	ldr	r3, [r7, #24]
 8017018:	68db      	ldr	r3, [r3, #12]
 801701a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801701c:	f107 030c 	add.w	r3, r7, #12
 8017020:	4618      	mov	r0, r3
 8017022:	f000 f825 	bl	8017070 <ip4_route>
 8017026:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8017028:	693b      	ldr	r3, [r7, #16]
 801702a:	2b00      	cmp	r3, #0
 801702c:	d011      	beq.n	8017052 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801702e:	697b      	ldr	r3, [r7, #20]
 8017030:	2200      	movs	r2, #0
 8017032:	709a      	strb	r2, [r3, #2]
 8017034:	2200      	movs	r2, #0
 8017036:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8017038:	f107 020c 	add.w	r2, r7, #12
 801703c:	693b      	ldr	r3, [r7, #16]
 801703e:	9302      	str	r3, [sp, #8]
 8017040:	2301      	movs	r3, #1
 8017042:	9301      	str	r3, [sp, #4]
 8017044:	2300      	movs	r3, #0
 8017046:	9300      	str	r3, [sp, #0]
 8017048:	23ff      	movs	r3, #255	; 0xff
 801704a:	2100      	movs	r1, #0
 801704c:	69f8      	ldr	r0, [r7, #28]
 801704e:	f000 f9cd 	bl	80173ec <ip4_output_if>
  }
  pbuf_free(q);
 8017052:	69f8      	ldr	r0, [r7, #28]
 8017054:	f7f8 f94c 	bl	800f2f0 <pbuf_free>
 8017058:	e000      	b.n	801705c <icmp_send_response+0xc0>
    return;
 801705a:	bf00      	nop
}
 801705c:	3720      	adds	r7, #32
 801705e:	46bd      	mov	sp, r7
 8017060:	bd80      	pop	{r7, pc}
 8017062:	bf00      	nop
 8017064:	0801e300 	.word	0x0801e300
 8017068:	0801e3cc 	.word	0x0801e3cc
 801706c:	0801e370 	.word	0x0801e370

08017070 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8017070:	b480      	push	{r7}
 8017072:	b085      	sub	sp, #20
 8017074:	af00      	add	r7, sp, #0
 8017076:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8017078:	4b33      	ldr	r3, [pc, #204]	; (8017148 <ip4_route+0xd8>)
 801707a:	681b      	ldr	r3, [r3, #0]
 801707c:	60fb      	str	r3, [r7, #12]
 801707e:	e036      	b.n	80170ee <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8017080:	68fb      	ldr	r3, [r7, #12]
 8017082:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017086:	f003 0301 	and.w	r3, r3, #1
 801708a:	b2db      	uxtb	r3, r3
 801708c:	2b00      	cmp	r3, #0
 801708e:	d02b      	beq.n	80170e8 <ip4_route+0x78>
 8017090:	68fb      	ldr	r3, [r7, #12]
 8017092:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017096:	089b      	lsrs	r3, r3, #2
 8017098:	f003 0301 	and.w	r3, r3, #1
 801709c:	b2db      	uxtb	r3, r3
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d022      	beq.n	80170e8 <ip4_route+0x78>
 80170a2:	68fb      	ldr	r3, [r7, #12]
 80170a4:	3304      	adds	r3, #4
 80170a6:	681b      	ldr	r3, [r3, #0]
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	d01d      	beq.n	80170e8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80170ac:	687b      	ldr	r3, [r7, #4]
 80170ae:	681a      	ldr	r2, [r3, #0]
 80170b0:	68fb      	ldr	r3, [r7, #12]
 80170b2:	3304      	adds	r3, #4
 80170b4:	681b      	ldr	r3, [r3, #0]
 80170b6:	405a      	eors	r2, r3
 80170b8:	68fb      	ldr	r3, [r7, #12]
 80170ba:	3308      	adds	r3, #8
 80170bc:	681b      	ldr	r3, [r3, #0]
 80170be:	4013      	ands	r3, r2
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d101      	bne.n	80170c8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80170c4:	68fb      	ldr	r3, [r7, #12]
 80170c6:	e038      	b.n	801713a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80170c8:	68fb      	ldr	r3, [r7, #12]
 80170ca:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80170ce:	f003 0302 	and.w	r3, r3, #2
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d108      	bne.n	80170e8 <ip4_route+0x78>
 80170d6:	687b      	ldr	r3, [r7, #4]
 80170d8:	681a      	ldr	r2, [r3, #0]
 80170da:	68fb      	ldr	r3, [r7, #12]
 80170dc:	330c      	adds	r3, #12
 80170de:	681b      	ldr	r3, [r3, #0]
 80170e0:	429a      	cmp	r2, r3
 80170e2:	d101      	bne.n	80170e8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80170e4:	68fb      	ldr	r3, [r7, #12]
 80170e6:	e028      	b.n	801713a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 80170e8:	68fb      	ldr	r3, [r7, #12]
 80170ea:	681b      	ldr	r3, [r3, #0]
 80170ec:	60fb      	str	r3, [r7, #12]
 80170ee:	68fb      	ldr	r3, [r7, #12]
 80170f0:	2b00      	cmp	r3, #0
 80170f2:	d1c5      	bne.n	8017080 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80170f4:	4b15      	ldr	r3, [pc, #84]	; (801714c <ip4_route+0xdc>)
 80170f6:	681b      	ldr	r3, [r3, #0]
 80170f8:	2b00      	cmp	r3, #0
 80170fa:	d01a      	beq.n	8017132 <ip4_route+0xc2>
 80170fc:	4b13      	ldr	r3, [pc, #76]	; (801714c <ip4_route+0xdc>)
 80170fe:	681b      	ldr	r3, [r3, #0]
 8017100:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017104:	f003 0301 	and.w	r3, r3, #1
 8017108:	2b00      	cmp	r3, #0
 801710a:	d012      	beq.n	8017132 <ip4_route+0xc2>
 801710c:	4b0f      	ldr	r3, [pc, #60]	; (801714c <ip4_route+0xdc>)
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017114:	f003 0304 	and.w	r3, r3, #4
 8017118:	2b00      	cmp	r3, #0
 801711a:	d00a      	beq.n	8017132 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801711c:	4b0b      	ldr	r3, [pc, #44]	; (801714c <ip4_route+0xdc>)
 801711e:	681b      	ldr	r3, [r3, #0]
 8017120:	3304      	adds	r3, #4
 8017122:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017124:	2b00      	cmp	r3, #0
 8017126:	d004      	beq.n	8017132 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8017128:	687b      	ldr	r3, [r7, #4]
 801712a:	681b      	ldr	r3, [r3, #0]
 801712c:	b2db      	uxtb	r3, r3
 801712e:	2b7f      	cmp	r3, #127	; 0x7f
 8017130:	d101      	bne.n	8017136 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8017132:	2300      	movs	r3, #0
 8017134:	e001      	b.n	801713a <ip4_route+0xca>
  }

  return netif_default;
 8017136:	4b05      	ldr	r3, [pc, #20]	; (801714c <ip4_route+0xdc>)
 8017138:	681b      	ldr	r3, [r3, #0]
}
 801713a:	4618      	mov	r0, r3
 801713c:	3714      	adds	r7, #20
 801713e:	46bd      	mov	sp, r7
 8017140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017144:	4770      	bx	lr
 8017146:	bf00      	nop
 8017148:	20018378 	.word	0x20018378
 801714c:	2001837c 	.word	0x2001837c

08017150 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8017150:	b580      	push	{r7, lr}
 8017152:	b082      	sub	sp, #8
 8017154:	af00      	add	r7, sp, #0
 8017156:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801715e:	f003 0301 	and.w	r3, r3, #1
 8017162:	b2db      	uxtb	r3, r3
 8017164:	2b00      	cmp	r3, #0
 8017166:	d016      	beq.n	8017196 <ip4_input_accept+0x46>
 8017168:	687b      	ldr	r3, [r7, #4]
 801716a:	3304      	adds	r3, #4
 801716c:	681b      	ldr	r3, [r3, #0]
 801716e:	2b00      	cmp	r3, #0
 8017170:	d011      	beq.n	8017196 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017172:	4b0b      	ldr	r3, [pc, #44]	; (80171a0 <ip4_input_accept+0x50>)
 8017174:	695a      	ldr	r2, [r3, #20]
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	3304      	adds	r3, #4
 801717a:	681b      	ldr	r3, [r3, #0]
 801717c:	429a      	cmp	r2, r3
 801717e:	d008      	beq.n	8017192 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8017180:	4b07      	ldr	r3, [pc, #28]	; (80171a0 <ip4_input_accept+0x50>)
 8017182:	695b      	ldr	r3, [r3, #20]
 8017184:	6879      	ldr	r1, [r7, #4]
 8017186:	4618      	mov	r0, r3
 8017188:	f000 fa08 	bl	801759c <ip4_addr_isbroadcast_u32>
 801718c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801718e:	2b00      	cmp	r3, #0
 8017190:	d001      	beq.n	8017196 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8017192:	2301      	movs	r3, #1
 8017194:	e000      	b.n	8017198 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8017196:	2300      	movs	r3, #0
}
 8017198:	4618      	mov	r0, r3
 801719a:	3708      	adds	r7, #8
 801719c:	46bd      	mov	sp, r7
 801719e:	bd80      	pop	{r7, pc}
 80171a0:	20007724 	.word	0x20007724

080171a4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80171a4:	b580      	push	{r7, lr}
 80171a6:	b086      	sub	sp, #24
 80171a8:	af00      	add	r7, sp, #0
 80171aa:	6078      	str	r0, [r7, #4]
 80171ac:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	685b      	ldr	r3, [r3, #4]
 80171b2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80171b4:	697b      	ldr	r3, [r7, #20]
 80171b6:	781b      	ldrb	r3, [r3, #0]
 80171b8:	091b      	lsrs	r3, r3, #4
 80171ba:	b2db      	uxtb	r3, r3
 80171bc:	2b04      	cmp	r3, #4
 80171be:	d004      	beq.n	80171ca <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80171c0:	6878      	ldr	r0, [r7, #4]
 80171c2:	f7f8 f895 	bl	800f2f0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80171c6:	2300      	movs	r3, #0
 80171c8:	e107      	b.n	80173da <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80171ca:	697b      	ldr	r3, [r7, #20]
 80171cc:	781b      	ldrb	r3, [r3, #0]
 80171ce:	f003 030f 	and.w	r3, r3, #15
 80171d2:	b2db      	uxtb	r3, r3
 80171d4:	009b      	lsls	r3, r3, #2
 80171d6:	b2db      	uxtb	r3, r3
 80171d8:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80171da:	697b      	ldr	r3, [r7, #20]
 80171dc:	885b      	ldrh	r3, [r3, #2]
 80171de:	b29b      	uxth	r3, r3
 80171e0:	4618      	mov	r0, r3
 80171e2:	f7f6 fdc2 	bl	800dd6a <lwip_htons>
 80171e6:	4603      	mov	r3, r0
 80171e8:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	891b      	ldrh	r3, [r3, #8]
 80171ee:	89ba      	ldrh	r2, [r7, #12]
 80171f0:	429a      	cmp	r2, r3
 80171f2:	d204      	bcs.n	80171fe <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 80171f4:	89bb      	ldrh	r3, [r7, #12]
 80171f6:	4619      	mov	r1, r3
 80171f8:	6878      	ldr	r0, [r7, #4]
 80171fa:	f7f7 fef3 	bl	800efe4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80171fe:	687b      	ldr	r3, [r7, #4]
 8017200:	895b      	ldrh	r3, [r3, #10]
 8017202:	89fa      	ldrh	r2, [r7, #14]
 8017204:	429a      	cmp	r2, r3
 8017206:	d807      	bhi.n	8017218 <ip4_input+0x74>
 8017208:	687b      	ldr	r3, [r7, #4]
 801720a:	891b      	ldrh	r3, [r3, #8]
 801720c:	89ba      	ldrh	r2, [r7, #12]
 801720e:	429a      	cmp	r2, r3
 8017210:	d802      	bhi.n	8017218 <ip4_input+0x74>
 8017212:	89fb      	ldrh	r3, [r7, #14]
 8017214:	2b13      	cmp	r3, #19
 8017216:	d804      	bhi.n	8017222 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8017218:	6878      	ldr	r0, [r7, #4]
 801721a:	f7f8 f869 	bl	800f2f0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801721e:	2300      	movs	r3, #0
 8017220:	e0db      	b.n	80173da <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8017222:	697b      	ldr	r3, [r7, #20]
 8017224:	691b      	ldr	r3, [r3, #16]
 8017226:	4a6f      	ldr	r2, [pc, #444]	; (80173e4 <ip4_input+0x240>)
 8017228:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801722a:	697b      	ldr	r3, [r7, #20]
 801722c:	68db      	ldr	r3, [r3, #12]
 801722e:	4a6d      	ldr	r2, [pc, #436]	; (80173e4 <ip4_input+0x240>)
 8017230:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017232:	4b6c      	ldr	r3, [pc, #432]	; (80173e4 <ip4_input+0x240>)
 8017234:	695b      	ldr	r3, [r3, #20]
 8017236:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801723a:	2be0      	cmp	r3, #224	; 0xe0
 801723c:	d112      	bne.n	8017264 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801723e:	683b      	ldr	r3, [r7, #0]
 8017240:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017244:	f003 0301 	and.w	r3, r3, #1
 8017248:	b2db      	uxtb	r3, r3
 801724a:	2b00      	cmp	r3, #0
 801724c:	d007      	beq.n	801725e <ip4_input+0xba>
 801724e:	683b      	ldr	r3, [r7, #0]
 8017250:	3304      	adds	r3, #4
 8017252:	681b      	ldr	r3, [r3, #0]
 8017254:	2b00      	cmp	r3, #0
 8017256:	d002      	beq.n	801725e <ip4_input+0xba>
      netif = inp;
 8017258:	683b      	ldr	r3, [r7, #0]
 801725a:	613b      	str	r3, [r7, #16]
 801725c:	e02a      	b.n	80172b4 <ip4_input+0x110>
    } else {
      netif = NULL;
 801725e:	2300      	movs	r3, #0
 8017260:	613b      	str	r3, [r7, #16]
 8017262:	e027      	b.n	80172b4 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8017264:	6838      	ldr	r0, [r7, #0]
 8017266:	f7ff ff73 	bl	8017150 <ip4_input_accept>
 801726a:	4603      	mov	r3, r0
 801726c:	2b00      	cmp	r3, #0
 801726e:	d002      	beq.n	8017276 <ip4_input+0xd2>
      netif = inp;
 8017270:	683b      	ldr	r3, [r7, #0]
 8017272:	613b      	str	r3, [r7, #16]
 8017274:	e01e      	b.n	80172b4 <ip4_input+0x110>
    } else {
      netif = NULL;
 8017276:	2300      	movs	r3, #0
 8017278:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801727a:	4b5a      	ldr	r3, [pc, #360]	; (80173e4 <ip4_input+0x240>)
 801727c:	695b      	ldr	r3, [r3, #20]
 801727e:	b2db      	uxtb	r3, r3
 8017280:	2b7f      	cmp	r3, #127	; 0x7f
 8017282:	d017      	beq.n	80172b4 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8017284:	4b58      	ldr	r3, [pc, #352]	; (80173e8 <ip4_input+0x244>)
 8017286:	681b      	ldr	r3, [r3, #0]
 8017288:	613b      	str	r3, [r7, #16]
 801728a:	e00e      	b.n	80172aa <ip4_input+0x106>
          if (netif == inp) {
 801728c:	693a      	ldr	r2, [r7, #16]
 801728e:	683b      	ldr	r3, [r7, #0]
 8017290:	429a      	cmp	r2, r3
 8017292:	d006      	beq.n	80172a2 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8017294:	6938      	ldr	r0, [r7, #16]
 8017296:	f7ff ff5b 	bl	8017150 <ip4_input_accept>
 801729a:	4603      	mov	r3, r0
 801729c:	2b00      	cmp	r3, #0
 801729e:	d108      	bne.n	80172b2 <ip4_input+0x10e>
 80172a0:	e000      	b.n	80172a4 <ip4_input+0x100>
            continue;
 80172a2:	bf00      	nop
        NETIF_FOREACH(netif) {
 80172a4:	693b      	ldr	r3, [r7, #16]
 80172a6:	681b      	ldr	r3, [r3, #0]
 80172a8:	613b      	str	r3, [r7, #16]
 80172aa:	693b      	ldr	r3, [r7, #16]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d1ed      	bne.n	801728c <ip4_input+0xe8>
 80172b0:	e000      	b.n	80172b4 <ip4_input+0x110>
            break;
 80172b2:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80172b4:	4b4b      	ldr	r3, [pc, #300]	; (80173e4 <ip4_input+0x240>)
 80172b6:	691b      	ldr	r3, [r3, #16]
 80172b8:	6839      	ldr	r1, [r7, #0]
 80172ba:	4618      	mov	r0, r3
 80172bc:	f000 f96e 	bl	801759c <ip4_addr_isbroadcast_u32>
 80172c0:	4603      	mov	r3, r0
 80172c2:	2b00      	cmp	r3, #0
 80172c4:	d105      	bne.n	80172d2 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80172c6:	4b47      	ldr	r3, [pc, #284]	; (80173e4 <ip4_input+0x240>)
 80172c8:	691b      	ldr	r3, [r3, #16]
 80172ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80172ce:	2be0      	cmp	r3, #224	; 0xe0
 80172d0:	d104      	bne.n	80172dc <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80172d2:	6878      	ldr	r0, [r7, #4]
 80172d4:	f7f8 f80c 	bl	800f2f0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80172d8:	2300      	movs	r3, #0
 80172da:	e07e      	b.n	80173da <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80172dc:	693b      	ldr	r3, [r7, #16]
 80172de:	2b00      	cmp	r3, #0
 80172e0:	d104      	bne.n	80172ec <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80172e2:	6878      	ldr	r0, [r7, #4]
 80172e4:	f7f8 f804 	bl	800f2f0 <pbuf_free>
    return ERR_OK;
 80172e8:	2300      	movs	r3, #0
 80172ea:	e076      	b.n	80173da <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80172ec:	697b      	ldr	r3, [r7, #20]
 80172ee:	88db      	ldrh	r3, [r3, #6]
 80172f0:	b29b      	uxth	r3, r3
 80172f2:	461a      	mov	r2, r3
 80172f4:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80172f8:	4013      	ands	r3, r2
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d00b      	beq.n	8017316 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80172fe:	6878      	ldr	r0, [r7, #4]
 8017300:	f000 fc92 	bl	8017c28 <ip4_reass>
 8017304:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	2b00      	cmp	r3, #0
 801730a:	d101      	bne.n	8017310 <ip4_input+0x16c>
      return ERR_OK;
 801730c:	2300      	movs	r3, #0
 801730e:	e064      	b.n	80173da <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	685b      	ldr	r3, [r3, #4]
 8017314:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8017316:	4a33      	ldr	r2, [pc, #204]	; (80173e4 <ip4_input+0x240>)
 8017318:	693b      	ldr	r3, [r7, #16]
 801731a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801731c:	4a31      	ldr	r2, [pc, #196]	; (80173e4 <ip4_input+0x240>)
 801731e:	683b      	ldr	r3, [r7, #0]
 8017320:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8017322:	4a30      	ldr	r2, [pc, #192]	; (80173e4 <ip4_input+0x240>)
 8017324:	697b      	ldr	r3, [r7, #20]
 8017326:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8017328:	697b      	ldr	r3, [r7, #20]
 801732a:	781b      	ldrb	r3, [r3, #0]
 801732c:	f003 030f 	and.w	r3, r3, #15
 8017330:	b2db      	uxtb	r3, r3
 8017332:	009b      	lsls	r3, r3, #2
 8017334:	b2db      	uxtb	r3, r3
 8017336:	b29a      	uxth	r2, r3
 8017338:	4b2a      	ldr	r3, [pc, #168]	; (80173e4 <ip4_input+0x240>)
 801733a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801733c:	89fb      	ldrh	r3, [r7, #14]
 801733e:	4619      	mov	r1, r3
 8017340:	6878      	ldr	r0, [r7, #4]
 8017342:	f7f7 ff4f 	bl	800f1e4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8017346:	697b      	ldr	r3, [r7, #20]
 8017348:	7a5b      	ldrb	r3, [r3, #9]
 801734a:	2b11      	cmp	r3, #17
 801734c:	d006      	beq.n	801735c <ip4_input+0x1b8>
 801734e:	2b11      	cmp	r3, #17
 8017350:	dc13      	bgt.n	801737a <ip4_input+0x1d6>
 8017352:	2b01      	cmp	r3, #1
 8017354:	d00c      	beq.n	8017370 <ip4_input+0x1cc>
 8017356:	2b06      	cmp	r3, #6
 8017358:	d005      	beq.n	8017366 <ip4_input+0x1c2>
 801735a:	e00e      	b.n	801737a <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801735c:	6839      	ldr	r1, [r7, #0]
 801735e:	6878      	ldr	r0, [r7, #4]
 8017360:	f7fe fc68 	bl	8015c34 <udp_input>
        break;
 8017364:	e026      	b.n	80173b4 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8017366:	6839      	ldr	r1, [r7, #0]
 8017368:	6878      	ldr	r0, [r7, #4]
 801736a:	f7fa f889 	bl	8011480 <tcp_input>
        break;
 801736e:	e021      	b.n	80173b4 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8017370:	6839      	ldr	r1, [r7, #0]
 8017372:	6878      	ldr	r0, [r7, #4]
 8017374:	f7ff fcee 	bl	8016d54 <icmp_input>
        break;
 8017378:	e01c      	b.n	80173b4 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801737a:	4b1a      	ldr	r3, [pc, #104]	; (80173e4 <ip4_input+0x240>)
 801737c:	695b      	ldr	r3, [r3, #20]
 801737e:	6939      	ldr	r1, [r7, #16]
 8017380:	4618      	mov	r0, r3
 8017382:	f000 f90b 	bl	801759c <ip4_addr_isbroadcast_u32>
 8017386:	4603      	mov	r3, r0
 8017388:	2b00      	cmp	r3, #0
 801738a:	d10f      	bne.n	80173ac <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801738c:	4b15      	ldr	r3, [pc, #84]	; (80173e4 <ip4_input+0x240>)
 801738e:	695b      	ldr	r3, [r3, #20]
 8017390:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017394:	2be0      	cmp	r3, #224	; 0xe0
 8017396:	d009      	beq.n	80173ac <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8017398:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801739c:	4619      	mov	r1, r3
 801739e:	6878      	ldr	r0, [r7, #4]
 80173a0:	f7f7 ff93 	bl	800f2ca <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80173a4:	2102      	movs	r1, #2
 80173a6:	6878      	ldr	r0, [r7, #4]
 80173a8:	f7ff fdd8 	bl	8016f5c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80173ac:	6878      	ldr	r0, [r7, #4]
 80173ae:	f7f7 ff9f 	bl	800f2f0 <pbuf_free>
        break;
 80173b2:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80173b4:	4b0b      	ldr	r3, [pc, #44]	; (80173e4 <ip4_input+0x240>)
 80173b6:	2200      	movs	r2, #0
 80173b8:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80173ba:	4b0a      	ldr	r3, [pc, #40]	; (80173e4 <ip4_input+0x240>)
 80173bc:	2200      	movs	r2, #0
 80173be:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80173c0:	4b08      	ldr	r3, [pc, #32]	; (80173e4 <ip4_input+0x240>)
 80173c2:	2200      	movs	r2, #0
 80173c4:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80173c6:	4b07      	ldr	r3, [pc, #28]	; (80173e4 <ip4_input+0x240>)
 80173c8:	2200      	movs	r2, #0
 80173ca:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80173cc:	4b05      	ldr	r3, [pc, #20]	; (80173e4 <ip4_input+0x240>)
 80173ce:	2200      	movs	r2, #0
 80173d0:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80173d2:	4b04      	ldr	r3, [pc, #16]	; (80173e4 <ip4_input+0x240>)
 80173d4:	2200      	movs	r2, #0
 80173d6:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80173d8:	2300      	movs	r3, #0
}
 80173da:	4618      	mov	r0, r3
 80173dc:	3718      	adds	r7, #24
 80173de:	46bd      	mov	sp, r7
 80173e0:	bd80      	pop	{r7, pc}
 80173e2:	bf00      	nop
 80173e4:	20007724 	.word	0x20007724
 80173e8:	20018378 	.word	0x20018378

080173ec <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 80173ec:	b580      	push	{r7, lr}
 80173ee:	b08a      	sub	sp, #40	; 0x28
 80173f0:	af04      	add	r7, sp, #16
 80173f2:	60f8      	str	r0, [r7, #12]
 80173f4:	60b9      	str	r1, [r7, #8]
 80173f6:	607a      	str	r2, [r7, #4]
 80173f8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80173fa:	68bb      	ldr	r3, [r7, #8]
 80173fc:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80173fe:	687b      	ldr	r3, [r7, #4]
 8017400:	2b00      	cmp	r3, #0
 8017402:	d009      	beq.n	8017418 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8017404:	68bb      	ldr	r3, [r7, #8]
 8017406:	2b00      	cmp	r3, #0
 8017408:	d003      	beq.n	8017412 <ip4_output_if+0x26>
 801740a:	68bb      	ldr	r3, [r7, #8]
 801740c:	681b      	ldr	r3, [r3, #0]
 801740e:	2b00      	cmp	r3, #0
 8017410:	d102      	bne.n	8017418 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8017412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017414:	3304      	adds	r3, #4
 8017416:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8017418:	78fa      	ldrb	r2, [r7, #3]
 801741a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801741c:	9302      	str	r3, [sp, #8]
 801741e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017422:	9301      	str	r3, [sp, #4]
 8017424:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017428:	9300      	str	r3, [sp, #0]
 801742a:	4613      	mov	r3, r2
 801742c:	687a      	ldr	r2, [r7, #4]
 801742e:	6979      	ldr	r1, [r7, #20]
 8017430:	68f8      	ldr	r0, [r7, #12]
 8017432:	f000 f805 	bl	8017440 <ip4_output_if_src>
 8017436:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8017438:	4618      	mov	r0, r3
 801743a:	3718      	adds	r7, #24
 801743c:	46bd      	mov	sp, r7
 801743e:	bd80      	pop	{r7, pc}

08017440 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8017440:	b580      	push	{r7, lr}
 8017442:	b088      	sub	sp, #32
 8017444:	af00      	add	r7, sp, #0
 8017446:	60f8      	str	r0, [r7, #12]
 8017448:	60b9      	str	r1, [r7, #8]
 801744a:	607a      	str	r2, [r7, #4]
 801744c:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801744e:	68fb      	ldr	r3, [r7, #12]
 8017450:	7b9b      	ldrb	r3, [r3, #14]
 8017452:	2b01      	cmp	r3, #1
 8017454:	d006      	beq.n	8017464 <ip4_output_if_src+0x24>
 8017456:	4b4b      	ldr	r3, [pc, #300]	; (8017584 <ip4_output_if_src+0x144>)
 8017458:	f44f 7255 	mov.w	r2, #852	; 0x354
 801745c:	494a      	ldr	r1, [pc, #296]	; (8017588 <ip4_output_if_src+0x148>)
 801745e:	484b      	ldr	r0, [pc, #300]	; (801758c <ip4_output_if_src+0x14c>)
 8017460:	f002 f8a2 	bl	80195a8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	2b00      	cmp	r3, #0
 8017468:	d060      	beq.n	801752c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801746a:	2314      	movs	r3, #20
 801746c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801746e:	2114      	movs	r1, #20
 8017470:	68f8      	ldr	r0, [r7, #12]
 8017472:	f7f7 fea7 	bl	800f1c4 <pbuf_add_header>
 8017476:	4603      	mov	r3, r0
 8017478:	2b00      	cmp	r3, #0
 801747a:	d002      	beq.n	8017482 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801747c:	f06f 0301 	mvn.w	r3, #1
 8017480:	e07c      	b.n	801757c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	685b      	ldr	r3, [r3, #4]
 8017486:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8017488:	68fb      	ldr	r3, [r7, #12]
 801748a:	895b      	ldrh	r3, [r3, #10]
 801748c:	2b13      	cmp	r3, #19
 801748e:	d806      	bhi.n	801749e <ip4_output_if_src+0x5e>
 8017490:	4b3c      	ldr	r3, [pc, #240]	; (8017584 <ip4_output_if_src+0x144>)
 8017492:	f44f 7262 	mov.w	r2, #904	; 0x388
 8017496:	493e      	ldr	r1, [pc, #248]	; (8017590 <ip4_output_if_src+0x150>)
 8017498:	483c      	ldr	r0, [pc, #240]	; (801758c <ip4_output_if_src+0x14c>)
 801749a:	f002 f885 	bl	80195a8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801749e:	69fb      	ldr	r3, [r7, #28]
 80174a0:	78fa      	ldrb	r2, [r7, #3]
 80174a2:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80174a4:	69fb      	ldr	r3, [r7, #28]
 80174a6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80174aa:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	681a      	ldr	r2, [r3, #0]
 80174b0:	69fb      	ldr	r3, [r7, #28]
 80174b2:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80174b4:	8b7b      	ldrh	r3, [r7, #26]
 80174b6:	089b      	lsrs	r3, r3, #2
 80174b8:	b29b      	uxth	r3, r3
 80174ba:	b2db      	uxtb	r3, r3
 80174bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80174c0:	b2da      	uxtb	r2, r3
 80174c2:	69fb      	ldr	r3, [r7, #28]
 80174c4:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80174c6:	69fb      	ldr	r3, [r7, #28]
 80174c8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80174cc:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80174ce:	68fb      	ldr	r3, [r7, #12]
 80174d0:	891b      	ldrh	r3, [r3, #8]
 80174d2:	4618      	mov	r0, r3
 80174d4:	f7f6 fc49 	bl	800dd6a <lwip_htons>
 80174d8:	4603      	mov	r3, r0
 80174da:	461a      	mov	r2, r3
 80174dc:	69fb      	ldr	r3, [r7, #28]
 80174de:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80174e0:	69fb      	ldr	r3, [r7, #28]
 80174e2:	2200      	movs	r2, #0
 80174e4:	719a      	strb	r2, [r3, #6]
 80174e6:	2200      	movs	r2, #0
 80174e8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80174ea:	4b2a      	ldr	r3, [pc, #168]	; (8017594 <ip4_output_if_src+0x154>)
 80174ec:	881b      	ldrh	r3, [r3, #0]
 80174ee:	4618      	mov	r0, r3
 80174f0:	f7f6 fc3b 	bl	800dd6a <lwip_htons>
 80174f4:	4603      	mov	r3, r0
 80174f6:	461a      	mov	r2, r3
 80174f8:	69fb      	ldr	r3, [r7, #28]
 80174fa:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80174fc:	4b25      	ldr	r3, [pc, #148]	; (8017594 <ip4_output_if_src+0x154>)
 80174fe:	881b      	ldrh	r3, [r3, #0]
 8017500:	3301      	adds	r3, #1
 8017502:	b29a      	uxth	r2, r3
 8017504:	4b23      	ldr	r3, [pc, #140]	; (8017594 <ip4_output_if_src+0x154>)
 8017506:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8017508:	68bb      	ldr	r3, [r7, #8]
 801750a:	2b00      	cmp	r3, #0
 801750c:	d104      	bne.n	8017518 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801750e:	4b22      	ldr	r3, [pc, #136]	; (8017598 <ip4_output_if_src+0x158>)
 8017510:	681a      	ldr	r2, [r3, #0]
 8017512:	69fb      	ldr	r3, [r7, #28]
 8017514:	60da      	str	r2, [r3, #12]
 8017516:	e003      	b.n	8017520 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8017518:	68bb      	ldr	r3, [r7, #8]
 801751a:	681a      	ldr	r2, [r3, #0]
 801751c:	69fb      	ldr	r3, [r7, #28]
 801751e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8017520:	69fb      	ldr	r3, [r7, #28]
 8017522:	2200      	movs	r2, #0
 8017524:	729a      	strb	r2, [r3, #10]
 8017526:	2200      	movs	r2, #0
 8017528:	72da      	strb	r2, [r3, #11]
 801752a:	e00f      	b.n	801754c <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801752c:	68fb      	ldr	r3, [r7, #12]
 801752e:	895b      	ldrh	r3, [r3, #10]
 8017530:	2b13      	cmp	r3, #19
 8017532:	d802      	bhi.n	801753a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8017534:	f06f 0301 	mvn.w	r3, #1
 8017538:	e020      	b.n	801757c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801753a:	68fb      	ldr	r3, [r7, #12]
 801753c:	685b      	ldr	r3, [r3, #4]
 801753e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8017540:	69fb      	ldr	r3, [r7, #28]
 8017542:	691b      	ldr	r3, [r3, #16]
 8017544:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8017546:	f107 0314 	add.w	r3, r7, #20
 801754a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801754c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801754e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8017550:	2b00      	cmp	r3, #0
 8017552:	d00c      	beq.n	801756e <ip4_output_if_src+0x12e>
 8017554:	68fb      	ldr	r3, [r7, #12]
 8017556:	891a      	ldrh	r2, [r3, #8]
 8017558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801755a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801755c:	429a      	cmp	r2, r3
 801755e:	d906      	bls.n	801756e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8017560:	687a      	ldr	r2, [r7, #4]
 8017562:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017564:	68f8      	ldr	r0, [r7, #12]
 8017566:	f000 fd4d 	bl	8018004 <ip4_frag>
 801756a:	4603      	mov	r3, r0
 801756c:	e006      	b.n	801757c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801756e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017570:	695b      	ldr	r3, [r3, #20]
 8017572:	687a      	ldr	r2, [r7, #4]
 8017574:	68f9      	ldr	r1, [r7, #12]
 8017576:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017578:	4798      	blx	r3
 801757a:	4603      	mov	r3, r0
}
 801757c:	4618      	mov	r0, r3
 801757e:	3720      	adds	r7, #32
 8017580:	46bd      	mov	sp, r7
 8017582:	bd80      	pop	{r7, pc}
 8017584:	0801e3f8 	.word	0x0801e3f8
 8017588:	0801e42c 	.word	0x0801e42c
 801758c:	0801e438 	.word	0x0801e438
 8017590:	0801e460 	.word	0x0801e460
 8017594:	200003c6 	.word	0x200003c6
 8017598:	0801e9c4 	.word	0x0801e9c4

0801759c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801759c:	b480      	push	{r7}
 801759e:	b085      	sub	sp, #20
 80175a0:	af00      	add	r7, sp, #0
 80175a2:	6078      	str	r0, [r7, #4]
 80175a4:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80175a6:	687b      	ldr	r3, [r7, #4]
 80175a8:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80175aa:	687b      	ldr	r3, [r7, #4]
 80175ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80175b0:	d002      	beq.n	80175b8 <ip4_addr_isbroadcast_u32+0x1c>
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d101      	bne.n	80175bc <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80175b8:	2301      	movs	r3, #1
 80175ba:	e02a      	b.n	8017612 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80175bc:	683b      	ldr	r3, [r7, #0]
 80175be:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80175c2:	f003 0302 	and.w	r3, r3, #2
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	d101      	bne.n	80175ce <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80175ca:	2300      	movs	r3, #0
 80175cc:	e021      	b.n	8017612 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80175ce:	683b      	ldr	r3, [r7, #0]
 80175d0:	3304      	adds	r3, #4
 80175d2:	681b      	ldr	r3, [r3, #0]
 80175d4:	687a      	ldr	r2, [r7, #4]
 80175d6:	429a      	cmp	r2, r3
 80175d8:	d101      	bne.n	80175de <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80175da:	2300      	movs	r3, #0
 80175dc:	e019      	b.n	8017612 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80175de:	68fa      	ldr	r2, [r7, #12]
 80175e0:	683b      	ldr	r3, [r7, #0]
 80175e2:	3304      	adds	r3, #4
 80175e4:	681b      	ldr	r3, [r3, #0]
 80175e6:	405a      	eors	r2, r3
 80175e8:	683b      	ldr	r3, [r7, #0]
 80175ea:	3308      	adds	r3, #8
 80175ec:	681b      	ldr	r3, [r3, #0]
 80175ee:	4013      	ands	r3, r2
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d10d      	bne.n	8017610 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80175f4:	683b      	ldr	r3, [r7, #0]
 80175f6:	3308      	adds	r3, #8
 80175f8:	681b      	ldr	r3, [r3, #0]
 80175fa:	43da      	mvns	r2, r3
 80175fc:	687b      	ldr	r3, [r7, #4]
 80175fe:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8017600:	683b      	ldr	r3, [r7, #0]
 8017602:	3308      	adds	r3, #8
 8017604:	681b      	ldr	r3, [r3, #0]
 8017606:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8017608:	429a      	cmp	r2, r3
 801760a:	d101      	bne.n	8017610 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801760c:	2301      	movs	r3, #1
 801760e:	e000      	b.n	8017612 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8017610:	2300      	movs	r3, #0
  }
}
 8017612:	4618      	mov	r0, r3
 8017614:	3714      	adds	r7, #20
 8017616:	46bd      	mov	sp, r7
 8017618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801761c:	4770      	bx	lr
	...

08017620 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8017620:	b580      	push	{r7, lr}
 8017622:	b084      	sub	sp, #16
 8017624:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8017626:	2300      	movs	r3, #0
 8017628:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801762a:	4b12      	ldr	r3, [pc, #72]	; (8017674 <ip_reass_tmr+0x54>)
 801762c:	681b      	ldr	r3, [r3, #0]
 801762e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8017630:	e018      	b.n	8017664 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8017632:	68fb      	ldr	r3, [r7, #12]
 8017634:	7fdb      	ldrb	r3, [r3, #31]
 8017636:	2b00      	cmp	r3, #0
 8017638:	d00b      	beq.n	8017652 <ip_reass_tmr+0x32>
      r->timer--;
 801763a:	68fb      	ldr	r3, [r7, #12]
 801763c:	7fdb      	ldrb	r3, [r3, #31]
 801763e:	3b01      	subs	r3, #1
 8017640:	b2da      	uxtb	r2, r3
 8017642:	68fb      	ldr	r3, [r7, #12]
 8017644:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8017646:	68fb      	ldr	r3, [r7, #12]
 8017648:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801764a:	68fb      	ldr	r3, [r7, #12]
 801764c:	681b      	ldr	r3, [r3, #0]
 801764e:	60fb      	str	r3, [r7, #12]
 8017650:	e008      	b.n	8017664 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8017656:	68fb      	ldr	r3, [r7, #12]
 8017658:	681b      	ldr	r3, [r3, #0]
 801765a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801765c:	68b9      	ldr	r1, [r7, #8]
 801765e:	6878      	ldr	r0, [r7, #4]
 8017660:	f000 f80a 	bl	8017678 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8017664:	68fb      	ldr	r3, [r7, #12]
 8017666:	2b00      	cmp	r3, #0
 8017668:	d1e3      	bne.n	8017632 <ip_reass_tmr+0x12>
    }
  }
}
 801766a:	bf00      	nop
 801766c:	bf00      	nop
 801766e:	3710      	adds	r7, #16
 8017670:	46bd      	mov	sp, r7
 8017672:	bd80      	pop	{r7, pc}
 8017674:	200003c8 	.word	0x200003c8

08017678 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8017678:	b580      	push	{r7, lr}
 801767a:	b088      	sub	sp, #32
 801767c:	af00      	add	r7, sp, #0
 801767e:	6078      	str	r0, [r7, #4]
 8017680:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8017682:	2300      	movs	r3, #0
 8017684:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8017686:	683a      	ldr	r2, [r7, #0]
 8017688:	687b      	ldr	r3, [r7, #4]
 801768a:	429a      	cmp	r2, r3
 801768c:	d105      	bne.n	801769a <ip_reass_free_complete_datagram+0x22>
 801768e:	4b45      	ldr	r3, [pc, #276]	; (80177a4 <ip_reass_free_complete_datagram+0x12c>)
 8017690:	22ab      	movs	r2, #171	; 0xab
 8017692:	4945      	ldr	r1, [pc, #276]	; (80177a8 <ip_reass_free_complete_datagram+0x130>)
 8017694:	4845      	ldr	r0, [pc, #276]	; (80177ac <ip_reass_free_complete_datagram+0x134>)
 8017696:	f001 ff87 	bl	80195a8 <iprintf>
  if (prev != NULL) {
 801769a:	683b      	ldr	r3, [r7, #0]
 801769c:	2b00      	cmp	r3, #0
 801769e:	d00a      	beq.n	80176b6 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80176a0:	683b      	ldr	r3, [r7, #0]
 80176a2:	681b      	ldr	r3, [r3, #0]
 80176a4:	687a      	ldr	r2, [r7, #4]
 80176a6:	429a      	cmp	r2, r3
 80176a8:	d005      	beq.n	80176b6 <ip_reass_free_complete_datagram+0x3e>
 80176aa:	4b3e      	ldr	r3, [pc, #248]	; (80177a4 <ip_reass_free_complete_datagram+0x12c>)
 80176ac:	22ad      	movs	r2, #173	; 0xad
 80176ae:	4940      	ldr	r1, [pc, #256]	; (80177b0 <ip_reass_free_complete_datagram+0x138>)
 80176b0:	483e      	ldr	r0, [pc, #248]	; (80177ac <ip_reass_free_complete_datagram+0x134>)
 80176b2:	f001 ff79 	bl	80195a8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80176b6:	687b      	ldr	r3, [r7, #4]
 80176b8:	685b      	ldr	r3, [r3, #4]
 80176ba:	685b      	ldr	r3, [r3, #4]
 80176bc:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80176be:	697b      	ldr	r3, [r7, #20]
 80176c0:	889b      	ldrh	r3, [r3, #4]
 80176c2:	b29b      	uxth	r3, r3
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	d12a      	bne.n	801771e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80176c8:	687b      	ldr	r3, [r7, #4]
 80176ca:	685b      	ldr	r3, [r3, #4]
 80176cc:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80176ce:	697b      	ldr	r3, [r7, #20]
 80176d0:	681a      	ldr	r2, [r3, #0]
 80176d2:	687b      	ldr	r3, [r7, #4]
 80176d4:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80176d6:	69bb      	ldr	r3, [r7, #24]
 80176d8:	6858      	ldr	r0, [r3, #4]
 80176da:	687b      	ldr	r3, [r7, #4]
 80176dc:	3308      	adds	r3, #8
 80176de:	2214      	movs	r2, #20
 80176e0:	4619      	mov	r1, r3
 80176e2:	f001 fa37 	bl	8018b54 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80176e6:	2101      	movs	r1, #1
 80176e8:	69b8      	ldr	r0, [r7, #24]
 80176ea:	f7ff fc47 	bl	8016f7c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80176ee:	69b8      	ldr	r0, [r7, #24]
 80176f0:	f7f7 fe86 	bl	800f400 <pbuf_clen>
 80176f4:	4603      	mov	r3, r0
 80176f6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80176f8:	8bfa      	ldrh	r2, [r7, #30]
 80176fa:	8a7b      	ldrh	r3, [r7, #18]
 80176fc:	4413      	add	r3, r2
 80176fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017702:	db05      	blt.n	8017710 <ip_reass_free_complete_datagram+0x98>
 8017704:	4b27      	ldr	r3, [pc, #156]	; (80177a4 <ip_reass_free_complete_datagram+0x12c>)
 8017706:	22bc      	movs	r2, #188	; 0xbc
 8017708:	492a      	ldr	r1, [pc, #168]	; (80177b4 <ip_reass_free_complete_datagram+0x13c>)
 801770a:	4828      	ldr	r0, [pc, #160]	; (80177ac <ip_reass_free_complete_datagram+0x134>)
 801770c:	f001 ff4c 	bl	80195a8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8017710:	8bfa      	ldrh	r2, [r7, #30]
 8017712:	8a7b      	ldrh	r3, [r7, #18]
 8017714:	4413      	add	r3, r2
 8017716:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8017718:	69b8      	ldr	r0, [r7, #24]
 801771a:	f7f7 fde9 	bl	800f2f0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801771e:	687b      	ldr	r3, [r7, #4]
 8017720:	685b      	ldr	r3, [r3, #4]
 8017722:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8017724:	e01f      	b.n	8017766 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8017726:	69bb      	ldr	r3, [r7, #24]
 8017728:	685b      	ldr	r3, [r3, #4]
 801772a:	617b      	str	r3, [r7, #20]
    pcur = p;
 801772c:	69bb      	ldr	r3, [r7, #24]
 801772e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8017730:	697b      	ldr	r3, [r7, #20]
 8017732:	681b      	ldr	r3, [r3, #0]
 8017734:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8017736:	68f8      	ldr	r0, [r7, #12]
 8017738:	f7f7 fe62 	bl	800f400 <pbuf_clen>
 801773c:	4603      	mov	r3, r0
 801773e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8017740:	8bfa      	ldrh	r2, [r7, #30]
 8017742:	8a7b      	ldrh	r3, [r7, #18]
 8017744:	4413      	add	r3, r2
 8017746:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801774a:	db05      	blt.n	8017758 <ip_reass_free_complete_datagram+0xe0>
 801774c:	4b15      	ldr	r3, [pc, #84]	; (80177a4 <ip_reass_free_complete_datagram+0x12c>)
 801774e:	22cc      	movs	r2, #204	; 0xcc
 8017750:	4918      	ldr	r1, [pc, #96]	; (80177b4 <ip_reass_free_complete_datagram+0x13c>)
 8017752:	4816      	ldr	r0, [pc, #88]	; (80177ac <ip_reass_free_complete_datagram+0x134>)
 8017754:	f001 ff28 	bl	80195a8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8017758:	8bfa      	ldrh	r2, [r7, #30]
 801775a:	8a7b      	ldrh	r3, [r7, #18]
 801775c:	4413      	add	r3, r2
 801775e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8017760:	68f8      	ldr	r0, [r7, #12]
 8017762:	f7f7 fdc5 	bl	800f2f0 <pbuf_free>
  while (p != NULL) {
 8017766:	69bb      	ldr	r3, [r7, #24]
 8017768:	2b00      	cmp	r3, #0
 801776a:	d1dc      	bne.n	8017726 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801776c:	6839      	ldr	r1, [r7, #0]
 801776e:	6878      	ldr	r0, [r7, #4]
 8017770:	f000 f8c2 	bl	80178f8 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8017774:	4b10      	ldr	r3, [pc, #64]	; (80177b8 <ip_reass_free_complete_datagram+0x140>)
 8017776:	881b      	ldrh	r3, [r3, #0]
 8017778:	8bfa      	ldrh	r2, [r7, #30]
 801777a:	429a      	cmp	r2, r3
 801777c:	d905      	bls.n	801778a <ip_reass_free_complete_datagram+0x112>
 801777e:	4b09      	ldr	r3, [pc, #36]	; (80177a4 <ip_reass_free_complete_datagram+0x12c>)
 8017780:	22d2      	movs	r2, #210	; 0xd2
 8017782:	490e      	ldr	r1, [pc, #56]	; (80177bc <ip_reass_free_complete_datagram+0x144>)
 8017784:	4809      	ldr	r0, [pc, #36]	; (80177ac <ip_reass_free_complete_datagram+0x134>)
 8017786:	f001 ff0f 	bl	80195a8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801778a:	4b0b      	ldr	r3, [pc, #44]	; (80177b8 <ip_reass_free_complete_datagram+0x140>)
 801778c:	881a      	ldrh	r2, [r3, #0]
 801778e:	8bfb      	ldrh	r3, [r7, #30]
 8017790:	1ad3      	subs	r3, r2, r3
 8017792:	b29a      	uxth	r2, r3
 8017794:	4b08      	ldr	r3, [pc, #32]	; (80177b8 <ip_reass_free_complete_datagram+0x140>)
 8017796:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8017798:	8bfb      	ldrh	r3, [r7, #30]
}
 801779a:	4618      	mov	r0, r3
 801779c:	3720      	adds	r7, #32
 801779e:	46bd      	mov	sp, r7
 80177a0:	bd80      	pop	{r7, pc}
 80177a2:	bf00      	nop
 80177a4:	0801e490 	.word	0x0801e490
 80177a8:	0801e4cc 	.word	0x0801e4cc
 80177ac:	0801e4d8 	.word	0x0801e4d8
 80177b0:	0801e500 	.word	0x0801e500
 80177b4:	0801e514 	.word	0x0801e514
 80177b8:	200003cc 	.word	0x200003cc
 80177bc:	0801e534 	.word	0x0801e534

080177c0 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80177c0:	b580      	push	{r7, lr}
 80177c2:	b08a      	sub	sp, #40	; 0x28
 80177c4:	af00      	add	r7, sp, #0
 80177c6:	6078      	str	r0, [r7, #4]
 80177c8:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80177ca:	2300      	movs	r3, #0
 80177cc:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80177ce:	2300      	movs	r3, #0
 80177d0:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80177d2:	2300      	movs	r3, #0
 80177d4:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80177d6:	2300      	movs	r3, #0
 80177d8:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80177da:	2300      	movs	r3, #0
 80177dc:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80177de:	4b28      	ldr	r3, [pc, #160]	; (8017880 <ip_reass_remove_oldest_datagram+0xc0>)
 80177e0:	681b      	ldr	r3, [r3, #0]
 80177e2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80177e4:	e030      	b.n	8017848 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80177e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177e8:	695a      	ldr	r2, [r3, #20]
 80177ea:	687b      	ldr	r3, [r7, #4]
 80177ec:	68db      	ldr	r3, [r3, #12]
 80177ee:	429a      	cmp	r2, r3
 80177f0:	d10c      	bne.n	801780c <ip_reass_remove_oldest_datagram+0x4c>
 80177f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177f4:	699a      	ldr	r2, [r3, #24]
 80177f6:	687b      	ldr	r3, [r7, #4]
 80177f8:	691b      	ldr	r3, [r3, #16]
 80177fa:	429a      	cmp	r2, r3
 80177fc:	d106      	bne.n	801780c <ip_reass_remove_oldest_datagram+0x4c>
 80177fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017800:	899a      	ldrh	r2, [r3, #12]
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	889b      	ldrh	r3, [r3, #4]
 8017806:	b29b      	uxth	r3, r3
 8017808:	429a      	cmp	r2, r3
 801780a:	d014      	beq.n	8017836 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801780c:	693b      	ldr	r3, [r7, #16]
 801780e:	3301      	adds	r3, #1
 8017810:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8017812:	6a3b      	ldr	r3, [r7, #32]
 8017814:	2b00      	cmp	r3, #0
 8017816:	d104      	bne.n	8017822 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8017818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801781a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801781c:	69fb      	ldr	r3, [r7, #28]
 801781e:	61bb      	str	r3, [r7, #24]
 8017820:	e009      	b.n	8017836 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8017822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017824:	7fda      	ldrb	r2, [r3, #31]
 8017826:	6a3b      	ldr	r3, [r7, #32]
 8017828:	7fdb      	ldrb	r3, [r3, #31]
 801782a:	429a      	cmp	r2, r3
 801782c:	d803      	bhi.n	8017836 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801782e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017830:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8017832:	69fb      	ldr	r3, [r7, #28]
 8017834:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8017836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017838:	681b      	ldr	r3, [r3, #0]
 801783a:	2b00      	cmp	r3, #0
 801783c:	d001      	beq.n	8017842 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801783e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017840:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8017842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017844:	681b      	ldr	r3, [r3, #0]
 8017846:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8017848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801784a:	2b00      	cmp	r3, #0
 801784c:	d1cb      	bne.n	80177e6 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801784e:	6a3b      	ldr	r3, [r7, #32]
 8017850:	2b00      	cmp	r3, #0
 8017852:	d008      	beq.n	8017866 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8017854:	69b9      	ldr	r1, [r7, #24]
 8017856:	6a38      	ldr	r0, [r7, #32]
 8017858:	f7ff ff0e 	bl	8017678 <ip_reass_free_complete_datagram>
 801785c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801785e:	697a      	ldr	r2, [r7, #20]
 8017860:	68fb      	ldr	r3, [r7, #12]
 8017862:	4413      	add	r3, r2
 8017864:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8017866:	697a      	ldr	r2, [r7, #20]
 8017868:	683b      	ldr	r3, [r7, #0]
 801786a:	429a      	cmp	r2, r3
 801786c:	da02      	bge.n	8017874 <ip_reass_remove_oldest_datagram+0xb4>
 801786e:	693b      	ldr	r3, [r7, #16]
 8017870:	2b01      	cmp	r3, #1
 8017872:	dcac      	bgt.n	80177ce <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8017874:	697b      	ldr	r3, [r7, #20]
}
 8017876:	4618      	mov	r0, r3
 8017878:	3728      	adds	r7, #40	; 0x28
 801787a:	46bd      	mov	sp, r7
 801787c:	bd80      	pop	{r7, pc}
 801787e:	bf00      	nop
 8017880:	200003c8 	.word	0x200003c8

08017884 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8017884:	b580      	push	{r7, lr}
 8017886:	b084      	sub	sp, #16
 8017888:	af00      	add	r7, sp, #0
 801788a:	6078      	str	r0, [r7, #4]
 801788c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801788e:	2004      	movs	r0, #4
 8017890:	f7f6 fed0 	bl	800e634 <memp_malloc>
 8017894:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8017896:	68fb      	ldr	r3, [r7, #12]
 8017898:	2b00      	cmp	r3, #0
 801789a:	d110      	bne.n	80178be <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801789c:	6839      	ldr	r1, [r7, #0]
 801789e:	6878      	ldr	r0, [r7, #4]
 80178a0:	f7ff ff8e 	bl	80177c0 <ip_reass_remove_oldest_datagram>
 80178a4:	4602      	mov	r2, r0
 80178a6:	683b      	ldr	r3, [r7, #0]
 80178a8:	4293      	cmp	r3, r2
 80178aa:	dc03      	bgt.n	80178b4 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80178ac:	2004      	movs	r0, #4
 80178ae:	f7f6 fec1 	bl	800e634 <memp_malloc>
 80178b2:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80178b4:	68fb      	ldr	r3, [r7, #12]
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	d101      	bne.n	80178be <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80178ba:	2300      	movs	r3, #0
 80178bc:	e016      	b.n	80178ec <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80178be:	2220      	movs	r2, #32
 80178c0:	2100      	movs	r1, #0
 80178c2:	68f8      	ldr	r0, [r7, #12]
 80178c4:	f001 f954 	bl	8018b70 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80178c8:	68fb      	ldr	r3, [r7, #12]
 80178ca:	220f      	movs	r2, #15
 80178cc:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80178ce:	4b09      	ldr	r3, [pc, #36]	; (80178f4 <ip_reass_enqueue_new_datagram+0x70>)
 80178d0:	681a      	ldr	r2, [r3, #0]
 80178d2:	68fb      	ldr	r3, [r7, #12]
 80178d4:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80178d6:	4a07      	ldr	r2, [pc, #28]	; (80178f4 <ip_reass_enqueue_new_datagram+0x70>)
 80178d8:	68fb      	ldr	r3, [r7, #12]
 80178da:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80178dc:	68fb      	ldr	r3, [r7, #12]
 80178de:	3308      	adds	r3, #8
 80178e0:	2214      	movs	r2, #20
 80178e2:	6879      	ldr	r1, [r7, #4]
 80178e4:	4618      	mov	r0, r3
 80178e6:	f001 f935 	bl	8018b54 <memcpy>
  return ipr;
 80178ea:	68fb      	ldr	r3, [r7, #12]
}
 80178ec:	4618      	mov	r0, r3
 80178ee:	3710      	adds	r7, #16
 80178f0:	46bd      	mov	sp, r7
 80178f2:	bd80      	pop	{r7, pc}
 80178f4:	200003c8 	.word	0x200003c8

080178f8 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80178f8:	b580      	push	{r7, lr}
 80178fa:	b082      	sub	sp, #8
 80178fc:	af00      	add	r7, sp, #0
 80178fe:	6078      	str	r0, [r7, #4]
 8017900:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8017902:	4b10      	ldr	r3, [pc, #64]	; (8017944 <ip_reass_dequeue_datagram+0x4c>)
 8017904:	681b      	ldr	r3, [r3, #0]
 8017906:	687a      	ldr	r2, [r7, #4]
 8017908:	429a      	cmp	r2, r3
 801790a:	d104      	bne.n	8017916 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801790c:	687b      	ldr	r3, [r7, #4]
 801790e:	681b      	ldr	r3, [r3, #0]
 8017910:	4a0c      	ldr	r2, [pc, #48]	; (8017944 <ip_reass_dequeue_datagram+0x4c>)
 8017912:	6013      	str	r3, [r2, #0]
 8017914:	e00d      	b.n	8017932 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8017916:	683b      	ldr	r3, [r7, #0]
 8017918:	2b00      	cmp	r3, #0
 801791a:	d106      	bne.n	801792a <ip_reass_dequeue_datagram+0x32>
 801791c:	4b0a      	ldr	r3, [pc, #40]	; (8017948 <ip_reass_dequeue_datagram+0x50>)
 801791e:	f240 1245 	movw	r2, #325	; 0x145
 8017922:	490a      	ldr	r1, [pc, #40]	; (801794c <ip_reass_dequeue_datagram+0x54>)
 8017924:	480a      	ldr	r0, [pc, #40]	; (8017950 <ip_reass_dequeue_datagram+0x58>)
 8017926:	f001 fe3f 	bl	80195a8 <iprintf>
    prev->next = ipr->next;
 801792a:	687b      	ldr	r3, [r7, #4]
 801792c:	681a      	ldr	r2, [r3, #0]
 801792e:	683b      	ldr	r3, [r7, #0]
 8017930:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8017932:	6879      	ldr	r1, [r7, #4]
 8017934:	2004      	movs	r0, #4
 8017936:	f7f6 fec9 	bl	800e6cc <memp_free>
}
 801793a:	bf00      	nop
 801793c:	3708      	adds	r7, #8
 801793e:	46bd      	mov	sp, r7
 8017940:	bd80      	pop	{r7, pc}
 8017942:	bf00      	nop
 8017944:	200003c8 	.word	0x200003c8
 8017948:	0801e490 	.word	0x0801e490
 801794c:	0801e558 	.word	0x0801e558
 8017950:	0801e4d8 	.word	0x0801e4d8

08017954 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8017954:	b580      	push	{r7, lr}
 8017956:	b08c      	sub	sp, #48	; 0x30
 8017958:	af00      	add	r7, sp, #0
 801795a:	60f8      	str	r0, [r7, #12]
 801795c:	60b9      	str	r1, [r7, #8]
 801795e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8017960:	2300      	movs	r3, #0
 8017962:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8017964:	2301      	movs	r3, #1
 8017966:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8017968:	68bb      	ldr	r3, [r7, #8]
 801796a:	685b      	ldr	r3, [r3, #4]
 801796c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801796e:	69fb      	ldr	r3, [r7, #28]
 8017970:	885b      	ldrh	r3, [r3, #2]
 8017972:	b29b      	uxth	r3, r3
 8017974:	4618      	mov	r0, r3
 8017976:	f7f6 f9f8 	bl	800dd6a <lwip_htons>
 801797a:	4603      	mov	r3, r0
 801797c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801797e:	69fb      	ldr	r3, [r7, #28]
 8017980:	781b      	ldrb	r3, [r3, #0]
 8017982:	f003 030f 	and.w	r3, r3, #15
 8017986:	b2db      	uxtb	r3, r3
 8017988:	009b      	lsls	r3, r3, #2
 801798a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801798c:	7e7b      	ldrb	r3, [r7, #25]
 801798e:	b29b      	uxth	r3, r3
 8017990:	8b7a      	ldrh	r2, [r7, #26]
 8017992:	429a      	cmp	r2, r3
 8017994:	d202      	bcs.n	801799c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017996:	f04f 33ff 	mov.w	r3, #4294967295
 801799a:	e135      	b.n	8017c08 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801799c:	7e7b      	ldrb	r3, [r7, #25]
 801799e:	b29b      	uxth	r3, r3
 80179a0:	8b7a      	ldrh	r2, [r7, #26]
 80179a2:	1ad3      	subs	r3, r2, r3
 80179a4:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80179a6:	69fb      	ldr	r3, [r7, #28]
 80179a8:	88db      	ldrh	r3, [r3, #6]
 80179aa:	b29b      	uxth	r3, r3
 80179ac:	4618      	mov	r0, r3
 80179ae:	f7f6 f9dc 	bl	800dd6a <lwip_htons>
 80179b2:	4603      	mov	r3, r0
 80179b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80179b8:	b29b      	uxth	r3, r3
 80179ba:	00db      	lsls	r3, r3, #3
 80179bc:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80179be:	68bb      	ldr	r3, [r7, #8]
 80179c0:	685b      	ldr	r3, [r3, #4]
 80179c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 80179c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80179c6:	2200      	movs	r2, #0
 80179c8:	701a      	strb	r2, [r3, #0]
 80179ca:	2200      	movs	r2, #0
 80179cc:	705a      	strb	r2, [r3, #1]
 80179ce:	2200      	movs	r2, #0
 80179d0:	709a      	strb	r2, [r3, #2]
 80179d2:	2200      	movs	r2, #0
 80179d4:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80179d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80179d8:	8afa      	ldrh	r2, [r7, #22]
 80179da:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80179dc:	8afa      	ldrh	r2, [r7, #22]
 80179de:	8b7b      	ldrh	r3, [r7, #26]
 80179e0:	4413      	add	r3, r2
 80179e2:	b29a      	uxth	r2, r3
 80179e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80179e6:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80179e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80179ea:	88db      	ldrh	r3, [r3, #6]
 80179ec:	b29b      	uxth	r3, r3
 80179ee:	8afa      	ldrh	r2, [r7, #22]
 80179f0:	429a      	cmp	r2, r3
 80179f2:	d902      	bls.n	80179fa <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80179f4:	f04f 33ff 	mov.w	r3, #4294967295
 80179f8:	e106      	b.n	8017c08 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80179fa:	68fb      	ldr	r3, [r7, #12]
 80179fc:	685b      	ldr	r3, [r3, #4]
 80179fe:	627b      	str	r3, [r7, #36]	; 0x24
 8017a00:	e068      	b.n	8017ad4 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8017a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a04:	685b      	ldr	r3, [r3, #4]
 8017a06:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8017a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a0a:	889b      	ldrh	r3, [r3, #4]
 8017a0c:	b29a      	uxth	r2, r3
 8017a0e:	693b      	ldr	r3, [r7, #16]
 8017a10:	889b      	ldrh	r3, [r3, #4]
 8017a12:	b29b      	uxth	r3, r3
 8017a14:	429a      	cmp	r2, r3
 8017a16:	d235      	bcs.n	8017a84 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8017a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017a1c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8017a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d020      	beq.n	8017a66 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8017a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a26:	889b      	ldrh	r3, [r3, #4]
 8017a28:	b29a      	uxth	r2, r3
 8017a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a2c:	88db      	ldrh	r3, [r3, #6]
 8017a2e:	b29b      	uxth	r3, r3
 8017a30:	429a      	cmp	r2, r3
 8017a32:	d307      	bcc.n	8017a44 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8017a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a36:	88db      	ldrh	r3, [r3, #6]
 8017a38:	b29a      	uxth	r2, r3
 8017a3a:	693b      	ldr	r3, [r7, #16]
 8017a3c:	889b      	ldrh	r3, [r3, #4]
 8017a3e:	b29b      	uxth	r3, r3
 8017a40:	429a      	cmp	r2, r3
 8017a42:	d902      	bls.n	8017a4a <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017a44:	f04f 33ff 	mov.w	r3, #4294967295
 8017a48:	e0de      	b.n	8017c08 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8017a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a4c:	68ba      	ldr	r2, [r7, #8]
 8017a4e:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8017a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a52:	88db      	ldrh	r3, [r3, #6]
 8017a54:	b29a      	uxth	r2, r3
 8017a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a58:	889b      	ldrh	r3, [r3, #4]
 8017a5a:	b29b      	uxth	r3, r3
 8017a5c:	429a      	cmp	r2, r3
 8017a5e:	d03d      	beq.n	8017adc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8017a60:	2300      	movs	r3, #0
 8017a62:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8017a64:	e03a      	b.n	8017adc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8017a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a68:	88db      	ldrh	r3, [r3, #6]
 8017a6a:	b29a      	uxth	r2, r3
 8017a6c:	693b      	ldr	r3, [r7, #16]
 8017a6e:	889b      	ldrh	r3, [r3, #4]
 8017a70:	b29b      	uxth	r3, r3
 8017a72:	429a      	cmp	r2, r3
 8017a74:	d902      	bls.n	8017a7c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017a76:	f04f 33ff 	mov.w	r3, #4294967295
 8017a7a:	e0c5      	b.n	8017c08 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8017a7c:	68fb      	ldr	r3, [r7, #12]
 8017a7e:	68ba      	ldr	r2, [r7, #8]
 8017a80:	605a      	str	r2, [r3, #4]
      break;
 8017a82:	e02b      	b.n	8017adc <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8017a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a86:	889b      	ldrh	r3, [r3, #4]
 8017a88:	b29a      	uxth	r2, r3
 8017a8a:	693b      	ldr	r3, [r7, #16]
 8017a8c:	889b      	ldrh	r3, [r3, #4]
 8017a8e:	b29b      	uxth	r3, r3
 8017a90:	429a      	cmp	r2, r3
 8017a92:	d102      	bne.n	8017a9a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017a94:	f04f 33ff 	mov.w	r3, #4294967295
 8017a98:	e0b6      	b.n	8017c08 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8017a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a9c:	889b      	ldrh	r3, [r3, #4]
 8017a9e:	b29a      	uxth	r2, r3
 8017aa0:	693b      	ldr	r3, [r7, #16]
 8017aa2:	88db      	ldrh	r3, [r3, #6]
 8017aa4:	b29b      	uxth	r3, r3
 8017aa6:	429a      	cmp	r2, r3
 8017aa8:	d202      	bcs.n	8017ab0 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8017aae:	e0ab      	b.n	8017c08 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8017ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ab2:	2b00      	cmp	r3, #0
 8017ab4:	d009      	beq.n	8017aca <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8017ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ab8:	88db      	ldrh	r3, [r3, #6]
 8017aba:	b29a      	uxth	r2, r3
 8017abc:	693b      	ldr	r3, [r7, #16]
 8017abe:	889b      	ldrh	r3, [r3, #4]
 8017ac0:	b29b      	uxth	r3, r3
 8017ac2:	429a      	cmp	r2, r3
 8017ac4:	d001      	beq.n	8017aca <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8017ac6:	2300      	movs	r3, #0
 8017ac8:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8017aca:	693b      	ldr	r3, [r7, #16]
 8017acc:	681b      	ldr	r3, [r3, #0]
 8017ace:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8017ad0:	693b      	ldr	r3, [r7, #16]
 8017ad2:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8017ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d193      	bne.n	8017a02 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8017ada:	e000      	b.n	8017ade <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8017adc:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8017ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ae0:	2b00      	cmp	r3, #0
 8017ae2:	d12d      	bne.n	8017b40 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8017ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ae6:	2b00      	cmp	r3, #0
 8017ae8:	d01c      	beq.n	8017b24 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8017aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017aec:	88db      	ldrh	r3, [r3, #6]
 8017aee:	b29a      	uxth	r2, r3
 8017af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017af2:	889b      	ldrh	r3, [r3, #4]
 8017af4:	b29b      	uxth	r3, r3
 8017af6:	429a      	cmp	r2, r3
 8017af8:	d906      	bls.n	8017b08 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8017afa:	4b45      	ldr	r3, [pc, #276]	; (8017c10 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017afc:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8017b00:	4944      	ldr	r1, [pc, #272]	; (8017c14 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8017b02:	4845      	ldr	r0, [pc, #276]	; (8017c18 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017b04:	f001 fd50 	bl	80195a8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8017b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b0a:	68ba      	ldr	r2, [r7, #8]
 8017b0c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8017b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b10:	88db      	ldrh	r3, [r3, #6]
 8017b12:	b29a      	uxth	r2, r3
 8017b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b16:	889b      	ldrh	r3, [r3, #4]
 8017b18:	b29b      	uxth	r3, r3
 8017b1a:	429a      	cmp	r2, r3
 8017b1c:	d010      	beq.n	8017b40 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8017b1e:	2300      	movs	r3, #0
 8017b20:	623b      	str	r3, [r7, #32]
 8017b22:	e00d      	b.n	8017b40 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8017b24:	68fb      	ldr	r3, [r7, #12]
 8017b26:	685b      	ldr	r3, [r3, #4]
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	d006      	beq.n	8017b3a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8017b2c:	4b38      	ldr	r3, [pc, #224]	; (8017c10 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017b2e:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8017b32:	493a      	ldr	r1, [pc, #232]	; (8017c1c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8017b34:	4838      	ldr	r0, [pc, #224]	; (8017c18 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017b36:	f001 fd37 	bl	80195a8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8017b3a:	68fb      	ldr	r3, [r7, #12]
 8017b3c:	68ba      	ldr	r2, [r7, #8]
 8017b3e:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8017b40:	687b      	ldr	r3, [r7, #4]
 8017b42:	2b00      	cmp	r3, #0
 8017b44:	d105      	bne.n	8017b52 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8017b46:	68fb      	ldr	r3, [r7, #12]
 8017b48:	7f9b      	ldrb	r3, [r3, #30]
 8017b4a:	f003 0301 	and.w	r3, r3, #1
 8017b4e:	2b00      	cmp	r3, #0
 8017b50:	d059      	beq.n	8017c06 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8017b52:	6a3b      	ldr	r3, [r7, #32]
 8017b54:	2b00      	cmp	r3, #0
 8017b56:	d04f      	beq.n	8017bf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8017b58:	68fb      	ldr	r3, [r7, #12]
 8017b5a:	685b      	ldr	r3, [r3, #4]
 8017b5c:	2b00      	cmp	r3, #0
 8017b5e:	d006      	beq.n	8017b6e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8017b60:	68fb      	ldr	r3, [r7, #12]
 8017b62:	685b      	ldr	r3, [r3, #4]
 8017b64:	685b      	ldr	r3, [r3, #4]
 8017b66:	889b      	ldrh	r3, [r3, #4]
 8017b68:	b29b      	uxth	r3, r3
 8017b6a:	2b00      	cmp	r3, #0
 8017b6c:	d002      	beq.n	8017b74 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8017b6e:	2300      	movs	r3, #0
 8017b70:	623b      	str	r3, [r7, #32]
 8017b72:	e041      	b.n	8017bf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8017b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b76:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8017b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b7a:	681b      	ldr	r3, [r3, #0]
 8017b7c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8017b7e:	e012      	b.n	8017ba6 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8017b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b82:	685b      	ldr	r3, [r3, #4]
 8017b84:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8017b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b88:	88db      	ldrh	r3, [r3, #6]
 8017b8a:	b29a      	uxth	r2, r3
 8017b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b8e:	889b      	ldrh	r3, [r3, #4]
 8017b90:	b29b      	uxth	r3, r3
 8017b92:	429a      	cmp	r2, r3
 8017b94:	d002      	beq.n	8017b9c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8017b96:	2300      	movs	r3, #0
 8017b98:	623b      	str	r3, [r7, #32]
            break;
 8017b9a:	e007      	b.n	8017bac <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8017b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b9e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8017ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ba2:	681b      	ldr	r3, [r3, #0]
 8017ba4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8017ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	d1e9      	bne.n	8017b80 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8017bac:	6a3b      	ldr	r3, [r7, #32]
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	d022      	beq.n	8017bf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8017bb2:	68fb      	ldr	r3, [r7, #12]
 8017bb4:	685b      	ldr	r3, [r3, #4]
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	d106      	bne.n	8017bc8 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8017bba:	4b15      	ldr	r3, [pc, #84]	; (8017c10 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017bbc:	f240 12df 	movw	r2, #479	; 0x1df
 8017bc0:	4917      	ldr	r1, [pc, #92]	; (8017c20 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8017bc2:	4815      	ldr	r0, [pc, #84]	; (8017c18 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017bc4:	f001 fcf0 	bl	80195a8 <iprintf>
          LWIP_ASSERT("sanity check",
 8017bc8:	68fb      	ldr	r3, [r7, #12]
 8017bca:	685b      	ldr	r3, [r3, #4]
 8017bcc:	685b      	ldr	r3, [r3, #4]
 8017bce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017bd0:	429a      	cmp	r2, r3
 8017bd2:	d106      	bne.n	8017be2 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8017bd4:	4b0e      	ldr	r3, [pc, #56]	; (8017c10 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017bd6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8017bda:	4911      	ldr	r1, [pc, #68]	; (8017c20 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8017bdc:	480e      	ldr	r0, [pc, #56]	; (8017c18 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017bde:	f001 fce3 	bl	80195a8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8017be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017be4:	681b      	ldr	r3, [r3, #0]
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d006      	beq.n	8017bf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8017bea:	4b09      	ldr	r3, [pc, #36]	; (8017c10 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017bec:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8017bf0:	490c      	ldr	r1, [pc, #48]	; (8017c24 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8017bf2:	4809      	ldr	r0, [pc, #36]	; (8017c18 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017bf4:	f001 fcd8 	bl	80195a8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8017bf8:	6a3b      	ldr	r3, [r7, #32]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	bf14      	ite	ne
 8017bfe:	2301      	movne	r3, #1
 8017c00:	2300      	moveq	r3, #0
 8017c02:	b2db      	uxtb	r3, r3
 8017c04:	e000      	b.n	8017c08 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8017c06:	2300      	movs	r3, #0
}
 8017c08:	4618      	mov	r0, r3
 8017c0a:	3730      	adds	r7, #48	; 0x30
 8017c0c:	46bd      	mov	sp, r7
 8017c0e:	bd80      	pop	{r7, pc}
 8017c10:	0801e490 	.word	0x0801e490
 8017c14:	0801e574 	.word	0x0801e574
 8017c18:	0801e4d8 	.word	0x0801e4d8
 8017c1c:	0801e594 	.word	0x0801e594
 8017c20:	0801e5cc 	.word	0x0801e5cc
 8017c24:	0801e5dc 	.word	0x0801e5dc

08017c28 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8017c28:	b580      	push	{r7, lr}
 8017c2a:	b08e      	sub	sp, #56	; 0x38
 8017c2c:	af00      	add	r7, sp, #0
 8017c2e:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	685b      	ldr	r3, [r3, #4]
 8017c34:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8017c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c38:	781b      	ldrb	r3, [r3, #0]
 8017c3a:	f003 030f 	and.w	r3, r3, #15
 8017c3e:	b2db      	uxtb	r3, r3
 8017c40:	009b      	lsls	r3, r3, #2
 8017c42:	b2db      	uxtb	r3, r3
 8017c44:	2b14      	cmp	r3, #20
 8017c46:	f040 8167 	bne.w	8017f18 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8017c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c4c:	88db      	ldrh	r3, [r3, #6]
 8017c4e:	b29b      	uxth	r3, r3
 8017c50:	4618      	mov	r0, r3
 8017c52:	f7f6 f88a 	bl	800dd6a <lwip_htons>
 8017c56:	4603      	mov	r3, r0
 8017c58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017c5c:	b29b      	uxth	r3, r3
 8017c5e:	00db      	lsls	r3, r3, #3
 8017c60:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8017c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c64:	885b      	ldrh	r3, [r3, #2]
 8017c66:	b29b      	uxth	r3, r3
 8017c68:	4618      	mov	r0, r3
 8017c6a:	f7f6 f87e 	bl	800dd6a <lwip_htons>
 8017c6e:	4603      	mov	r3, r0
 8017c70:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8017c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017c74:	781b      	ldrb	r3, [r3, #0]
 8017c76:	f003 030f 	and.w	r3, r3, #15
 8017c7a:	b2db      	uxtb	r3, r3
 8017c7c:	009b      	lsls	r3, r3, #2
 8017c7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8017c82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017c86:	b29b      	uxth	r3, r3
 8017c88:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017c8a:	429a      	cmp	r2, r3
 8017c8c:	f0c0 8146 	bcc.w	8017f1c <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8017c90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017c94:	b29b      	uxth	r3, r3
 8017c96:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017c98:	1ad3      	subs	r3, r2, r3
 8017c9a:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8017c9c:	6878      	ldr	r0, [r7, #4]
 8017c9e:	f7f7 fbaf 	bl	800f400 <pbuf_clen>
 8017ca2:	4603      	mov	r3, r0
 8017ca4:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8017ca6:	4b9f      	ldr	r3, [pc, #636]	; (8017f24 <ip4_reass+0x2fc>)
 8017ca8:	881b      	ldrh	r3, [r3, #0]
 8017caa:	461a      	mov	r2, r3
 8017cac:	8c3b      	ldrh	r3, [r7, #32]
 8017cae:	4413      	add	r3, r2
 8017cb0:	2b0a      	cmp	r3, #10
 8017cb2:	dd10      	ble.n	8017cd6 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017cb4:	8c3b      	ldrh	r3, [r7, #32]
 8017cb6:	4619      	mov	r1, r3
 8017cb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017cba:	f7ff fd81 	bl	80177c0 <ip_reass_remove_oldest_datagram>
 8017cbe:	4603      	mov	r3, r0
 8017cc0:	2b00      	cmp	r3, #0
 8017cc2:	f000 812d 	beq.w	8017f20 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8017cc6:	4b97      	ldr	r3, [pc, #604]	; (8017f24 <ip4_reass+0x2fc>)
 8017cc8:	881b      	ldrh	r3, [r3, #0]
 8017cca:	461a      	mov	r2, r3
 8017ccc:	8c3b      	ldrh	r3, [r7, #32]
 8017cce:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017cd0:	2b0a      	cmp	r3, #10
 8017cd2:	f300 8125 	bgt.w	8017f20 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017cd6:	4b94      	ldr	r3, [pc, #592]	; (8017f28 <ip4_reass+0x300>)
 8017cd8:	681b      	ldr	r3, [r3, #0]
 8017cda:	633b      	str	r3, [r7, #48]	; 0x30
 8017cdc:	e015      	b.n	8017d0a <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8017cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ce0:	695a      	ldr	r2, [r3, #20]
 8017ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ce4:	68db      	ldr	r3, [r3, #12]
 8017ce6:	429a      	cmp	r2, r3
 8017ce8:	d10c      	bne.n	8017d04 <ip4_reass+0xdc>
 8017cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017cec:	699a      	ldr	r2, [r3, #24]
 8017cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017cf0:	691b      	ldr	r3, [r3, #16]
 8017cf2:	429a      	cmp	r2, r3
 8017cf4:	d106      	bne.n	8017d04 <ip4_reass+0xdc>
 8017cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017cf8:	899a      	ldrh	r2, [r3, #12]
 8017cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017cfc:	889b      	ldrh	r3, [r3, #4]
 8017cfe:	b29b      	uxth	r3, r3
 8017d00:	429a      	cmp	r2, r3
 8017d02:	d006      	beq.n	8017d12 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d06:	681b      	ldr	r3, [r3, #0]
 8017d08:	633b      	str	r3, [r7, #48]	; 0x30
 8017d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d0c:	2b00      	cmp	r3, #0
 8017d0e:	d1e6      	bne.n	8017cde <ip4_reass+0xb6>
 8017d10:	e000      	b.n	8017d14 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8017d12:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8017d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d109      	bne.n	8017d2e <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8017d1a:	8c3b      	ldrh	r3, [r7, #32]
 8017d1c:	4619      	mov	r1, r3
 8017d1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017d20:	f7ff fdb0 	bl	8017884 <ip_reass_enqueue_new_datagram>
 8017d24:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8017d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	d11c      	bne.n	8017d66 <ip4_reass+0x13e>
      goto nullreturn;
 8017d2c:	e109      	b.n	8017f42 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8017d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d30:	88db      	ldrh	r3, [r3, #6]
 8017d32:	b29b      	uxth	r3, r3
 8017d34:	4618      	mov	r0, r3
 8017d36:	f7f6 f818 	bl	800dd6a <lwip_htons>
 8017d3a:	4603      	mov	r3, r0
 8017d3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	d110      	bne.n	8017d66 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8017d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d46:	89db      	ldrh	r3, [r3, #14]
 8017d48:	4618      	mov	r0, r3
 8017d4a:	f7f6 f80e 	bl	800dd6a <lwip_htons>
 8017d4e:	4603      	mov	r3, r0
 8017d50:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8017d54:	2b00      	cmp	r3, #0
 8017d56:	d006      	beq.n	8017d66 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8017d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d5a:	3308      	adds	r3, #8
 8017d5c:	2214      	movs	r2, #20
 8017d5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8017d60:	4618      	mov	r0, r3
 8017d62:	f000 fef7 	bl	8018b54 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8017d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d68:	88db      	ldrh	r3, [r3, #6]
 8017d6a:	b29b      	uxth	r3, r3
 8017d6c:	f003 0320 	and.w	r3, r3, #32
 8017d70:	2b00      	cmp	r3, #0
 8017d72:	bf0c      	ite	eq
 8017d74:	2301      	moveq	r3, #1
 8017d76:	2300      	movne	r3, #0
 8017d78:	b2db      	uxtb	r3, r3
 8017d7a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8017d7c:	69fb      	ldr	r3, [r7, #28]
 8017d7e:	2b00      	cmp	r3, #0
 8017d80:	d00e      	beq.n	8017da0 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8017d82:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8017d84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017d86:	4413      	add	r3, r2
 8017d88:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8017d8a:	8b7a      	ldrh	r2, [r7, #26]
 8017d8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8017d8e:	429a      	cmp	r2, r3
 8017d90:	f0c0 80a0 	bcc.w	8017ed4 <ip4_reass+0x2ac>
 8017d94:	8b7b      	ldrh	r3, [r7, #26]
 8017d96:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8017d9a:	4293      	cmp	r3, r2
 8017d9c:	f200 809a 	bhi.w	8017ed4 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8017da0:	69fa      	ldr	r2, [r7, #28]
 8017da2:	6879      	ldr	r1, [r7, #4]
 8017da4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017da6:	f7ff fdd5 	bl	8017954 <ip_reass_chain_frag_into_datagram_and_validate>
 8017daa:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8017dac:	697b      	ldr	r3, [r7, #20]
 8017dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017db2:	f000 8091 	beq.w	8017ed8 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8017db6:	4b5b      	ldr	r3, [pc, #364]	; (8017f24 <ip4_reass+0x2fc>)
 8017db8:	881a      	ldrh	r2, [r3, #0]
 8017dba:	8c3b      	ldrh	r3, [r7, #32]
 8017dbc:	4413      	add	r3, r2
 8017dbe:	b29a      	uxth	r2, r3
 8017dc0:	4b58      	ldr	r3, [pc, #352]	; (8017f24 <ip4_reass+0x2fc>)
 8017dc2:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8017dc4:	69fb      	ldr	r3, [r7, #28]
 8017dc6:	2b00      	cmp	r3, #0
 8017dc8:	d00d      	beq.n	8017de6 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8017dca:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8017dcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017dce:	4413      	add	r3, r2
 8017dd0:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8017dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dd4:	8a7a      	ldrh	r2, [r7, #18]
 8017dd6:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8017dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dda:	7f9b      	ldrb	r3, [r3, #30]
 8017ddc:	f043 0301 	orr.w	r3, r3, #1
 8017de0:	b2da      	uxtb	r2, r3
 8017de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017de4:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8017de6:	697b      	ldr	r3, [r7, #20]
 8017de8:	2b01      	cmp	r3, #1
 8017dea:	d171      	bne.n	8017ed0 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8017dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dee:	8b9b      	ldrh	r3, [r3, #28]
 8017df0:	3314      	adds	r3, #20
 8017df2:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8017df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017df6:	685b      	ldr	r3, [r3, #4]
 8017df8:	685b      	ldr	r3, [r3, #4]
 8017dfa:	681b      	ldr	r3, [r3, #0]
 8017dfc:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8017dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e00:	685b      	ldr	r3, [r3, #4]
 8017e02:	685b      	ldr	r3, [r3, #4]
 8017e04:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8017e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e08:	3308      	adds	r3, #8
 8017e0a:	2214      	movs	r2, #20
 8017e0c:	4619      	mov	r1, r3
 8017e0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017e10:	f000 fea0 	bl	8018b54 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8017e14:	8a3b      	ldrh	r3, [r7, #16]
 8017e16:	4618      	mov	r0, r3
 8017e18:	f7f5 ffa7 	bl	800dd6a <lwip_htons>
 8017e1c:	4603      	mov	r3, r0
 8017e1e:	461a      	mov	r2, r3
 8017e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017e22:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8017e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017e26:	2200      	movs	r2, #0
 8017e28:	719a      	strb	r2, [r3, #6]
 8017e2a:	2200      	movs	r2, #0
 8017e2c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8017e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017e30:	2200      	movs	r2, #0
 8017e32:	729a      	strb	r2, [r3, #10]
 8017e34:	2200      	movs	r2, #0
 8017e36:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8017e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e3a:	685b      	ldr	r3, [r3, #4]
 8017e3c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8017e3e:	e00d      	b.n	8017e5c <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8017e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017e42:	685b      	ldr	r3, [r3, #4]
 8017e44:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8017e46:	2114      	movs	r1, #20
 8017e48:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8017e4a:	f7f7 f9cb 	bl	800f1e4 <pbuf_remove_header>
      pbuf_cat(p, r);
 8017e4e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8017e50:	6878      	ldr	r0, [r7, #4]
 8017e52:	f7f7 fb0f 	bl	800f474 <pbuf_cat>
      r = iprh->next_pbuf;
 8017e56:	68fb      	ldr	r3, [r7, #12]
 8017e58:	681b      	ldr	r3, [r3, #0]
 8017e5a:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8017e5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017e5e:	2b00      	cmp	r3, #0
 8017e60:	d1ee      	bne.n	8017e40 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8017e62:	4b31      	ldr	r3, [pc, #196]	; (8017f28 <ip4_reass+0x300>)
 8017e64:	681b      	ldr	r3, [r3, #0]
 8017e66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017e68:	429a      	cmp	r2, r3
 8017e6a:	d102      	bne.n	8017e72 <ip4_reass+0x24a>
      ipr_prev = NULL;
 8017e6c:	2300      	movs	r3, #0
 8017e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017e70:	e010      	b.n	8017e94 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8017e72:	4b2d      	ldr	r3, [pc, #180]	; (8017f28 <ip4_reass+0x300>)
 8017e74:	681b      	ldr	r3, [r3, #0]
 8017e76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017e78:	e007      	b.n	8017e8a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8017e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e7c:	681b      	ldr	r3, [r3, #0]
 8017e7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017e80:	429a      	cmp	r2, r3
 8017e82:	d006      	beq.n	8017e92 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8017e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e86:	681b      	ldr	r3, [r3, #0]
 8017e88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e8c:	2b00      	cmp	r3, #0
 8017e8e:	d1f4      	bne.n	8017e7a <ip4_reass+0x252>
 8017e90:	e000      	b.n	8017e94 <ip4_reass+0x26c>
          break;
 8017e92:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8017e94:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017e96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017e98:	f7ff fd2e 	bl	80178f8 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8017e9c:	6878      	ldr	r0, [r7, #4]
 8017e9e:	f7f7 faaf 	bl	800f400 <pbuf_clen>
 8017ea2:	4603      	mov	r3, r0
 8017ea4:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8017ea6:	4b1f      	ldr	r3, [pc, #124]	; (8017f24 <ip4_reass+0x2fc>)
 8017ea8:	881b      	ldrh	r3, [r3, #0]
 8017eaa:	8c3a      	ldrh	r2, [r7, #32]
 8017eac:	429a      	cmp	r2, r3
 8017eae:	d906      	bls.n	8017ebe <ip4_reass+0x296>
 8017eb0:	4b1e      	ldr	r3, [pc, #120]	; (8017f2c <ip4_reass+0x304>)
 8017eb2:	f240 229b 	movw	r2, #667	; 0x29b
 8017eb6:	491e      	ldr	r1, [pc, #120]	; (8017f30 <ip4_reass+0x308>)
 8017eb8:	481e      	ldr	r0, [pc, #120]	; (8017f34 <ip4_reass+0x30c>)
 8017eba:	f001 fb75 	bl	80195a8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8017ebe:	4b19      	ldr	r3, [pc, #100]	; (8017f24 <ip4_reass+0x2fc>)
 8017ec0:	881a      	ldrh	r2, [r3, #0]
 8017ec2:	8c3b      	ldrh	r3, [r7, #32]
 8017ec4:	1ad3      	subs	r3, r2, r3
 8017ec6:	b29a      	uxth	r2, r3
 8017ec8:	4b16      	ldr	r3, [pc, #88]	; (8017f24 <ip4_reass+0x2fc>)
 8017eca:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8017ecc:	687b      	ldr	r3, [r7, #4]
 8017ece:	e03c      	b.n	8017f4a <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8017ed0:	2300      	movs	r3, #0
 8017ed2:	e03a      	b.n	8017f4a <ip4_reass+0x322>
      goto nullreturn_ipr;
 8017ed4:	bf00      	nop
 8017ed6:	e000      	b.n	8017eda <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8017ed8:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8017eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017edc:	2b00      	cmp	r3, #0
 8017ede:	d106      	bne.n	8017eee <ip4_reass+0x2c6>
 8017ee0:	4b12      	ldr	r3, [pc, #72]	; (8017f2c <ip4_reass+0x304>)
 8017ee2:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8017ee6:	4914      	ldr	r1, [pc, #80]	; (8017f38 <ip4_reass+0x310>)
 8017ee8:	4812      	ldr	r0, [pc, #72]	; (8017f34 <ip4_reass+0x30c>)
 8017eea:	f001 fb5d 	bl	80195a8 <iprintf>
  if (ipr->p == NULL) {
 8017eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ef0:	685b      	ldr	r3, [r3, #4]
 8017ef2:	2b00      	cmp	r3, #0
 8017ef4:	d124      	bne.n	8017f40 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8017ef6:	4b0c      	ldr	r3, [pc, #48]	; (8017f28 <ip4_reass+0x300>)
 8017ef8:	681b      	ldr	r3, [r3, #0]
 8017efa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017efc:	429a      	cmp	r2, r3
 8017efe:	d006      	beq.n	8017f0e <ip4_reass+0x2e6>
 8017f00:	4b0a      	ldr	r3, [pc, #40]	; (8017f2c <ip4_reass+0x304>)
 8017f02:	f240 22ab 	movw	r2, #683	; 0x2ab
 8017f06:	490d      	ldr	r1, [pc, #52]	; (8017f3c <ip4_reass+0x314>)
 8017f08:	480a      	ldr	r0, [pc, #40]	; (8017f34 <ip4_reass+0x30c>)
 8017f0a:	f001 fb4d 	bl	80195a8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8017f0e:	2100      	movs	r1, #0
 8017f10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017f12:	f7ff fcf1 	bl	80178f8 <ip_reass_dequeue_datagram>
 8017f16:	e014      	b.n	8017f42 <ip4_reass+0x31a>
    goto nullreturn;
 8017f18:	bf00      	nop
 8017f1a:	e012      	b.n	8017f42 <ip4_reass+0x31a>
    goto nullreturn;
 8017f1c:	bf00      	nop
 8017f1e:	e010      	b.n	8017f42 <ip4_reass+0x31a>
      goto nullreturn;
 8017f20:	bf00      	nop
 8017f22:	e00e      	b.n	8017f42 <ip4_reass+0x31a>
 8017f24:	200003cc 	.word	0x200003cc
 8017f28:	200003c8 	.word	0x200003c8
 8017f2c:	0801e490 	.word	0x0801e490
 8017f30:	0801e600 	.word	0x0801e600
 8017f34:	0801e4d8 	.word	0x0801e4d8
 8017f38:	0801e61c 	.word	0x0801e61c
 8017f3c:	0801e628 	.word	0x0801e628
  }

nullreturn:
 8017f40:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8017f42:	6878      	ldr	r0, [r7, #4]
 8017f44:	f7f7 f9d4 	bl	800f2f0 <pbuf_free>
  return NULL;
 8017f48:	2300      	movs	r3, #0
}
 8017f4a:	4618      	mov	r0, r3
 8017f4c:	3738      	adds	r7, #56	; 0x38
 8017f4e:	46bd      	mov	sp, r7
 8017f50:	bd80      	pop	{r7, pc}
 8017f52:	bf00      	nop

08017f54 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8017f54:	b580      	push	{r7, lr}
 8017f56:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8017f58:	2005      	movs	r0, #5
 8017f5a:	f7f6 fb6b 	bl	800e634 <memp_malloc>
 8017f5e:	4603      	mov	r3, r0
}
 8017f60:	4618      	mov	r0, r3
 8017f62:	bd80      	pop	{r7, pc}

08017f64 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8017f64:	b580      	push	{r7, lr}
 8017f66:	b082      	sub	sp, #8
 8017f68:	af00      	add	r7, sp, #0
 8017f6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8017f6c:	687b      	ldr	r3, [r7, #4]
 8017f6e:	2b00      	cmp	r3, #0
 8017f70:	d106      	bne.n	8017f80 <ip_frag_free_pbuf_custom_ref+0x1c>
 8017f72:	4b07      	ldr	r3, [pc, #28]	; (8017f90 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8017f74:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8017f78:	4906      	ldr	r1, [pc, #24]	; (8017f94 <ip_frag_free_pbuf_custom_ref+0x30>)
 8017f7a:	4807      	ldr	r0, [pc, #28]	; (8017f98 <ip_frag_free_pbuf_custom_ref+0x34>)
 8017f7c:	f001 fb14 	bl	80195a8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8017f80:	6879      	ldr	r1, [r7, #4]
 8017f82:	2005      	movs	r0, #5
 8017f84:	f7f6 fba2 	bl	800e6cc <memp_free>
}
 8017f88:	bf00      	nop
 8017f8a:	3708      	adds	r7, #8
 8017f8c:	46bd      	mov	sp, r7
 8017f8e:	bd80      	pop	{r7, pc}
 8017f90:	0801e490 	.word	0x0801e490
 8017f94:	0801e648 	.word	0x0801e648
 8017f98:	0801e4d8 	.word	0x0801e4d8

08017f9c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8017f9c:	b580      	push	{r7, lr}
 8017f9e:	b084      	sub	sp, #16
 8017fa0:	af00      	add	r7, sp, #0
 8017fa2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8017fa8:	68fb      	ldr	r3, [r7, #12]
 8017faa:	2b00      	cmp	r3, #0
 8017fac:	d106      	bne.n	8017fbc <ipfrag_free_pbuf_custom+0x20>
 8017fae:	4b11      	ldr	r3, [pc, #68]	; (8017ff4 <ipfrag_free_pbuf_custom+0x58>)
 8017fb0:	f240 22ce 	movw	r2, #718	; 0x2ce
 8017fb4:	4910      	ldr	r1, [pc, #64]	; (8017ff8 <ipfrag_free_pbuf_custom+0x5c>)
 8017fb6:	4811      	ldr	r0, [pc, #68]	; (8017ffc <ipfrag_free_pbuf_custom+0x60>)
 8017fb8:	f001 faf6 	bl	80195a8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8017fbc:	68fa      	ldr	r2, [r7, #12]
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	429a      	cmp	r2, r3
 8017fc2:	d006      	beq.n	8017fd2 <ipfrag_free_pbuf_custom+0x36>
 8017fc4:	4b0b      	ldr	r3, [pc, #44]	; (8017ff4 <ipfrag_free_pbuf_custom+0x58>)
 8017fc6:	f240 22cf 	movw	r2, #719	; 0x2cf
 8017fca:	490d      	ldr	r1, [pc, #52]	; (8018000 <ipfrag_free_pbuf_custom+0x64>)
 8017fcc:	480b      	ldr	r0, [pc, #44]	; (8017ffc <ipfrag_free_pbuf_custom+0x60>)
 8017fce:	f001 faeb 	bl	80195a8 <iprintf>
  if (pcr->original != NULL) {
 8017fd2:	68fb      	ldr	r3, [r7, #12]
 8017fd4:	695b      	ldr	r3, [r3, #20]
 8017fd6:	2b00      	cmp	r3, #0
 8017fd8:	d004      	beq.n	8017fe4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8017fda:	68fb      	ldr	r3, [r7, #12]
 8017fdc:	695b      	ldr	r3, [r3, #20]
 8017fde:	4618      	mov	r0, r3
 8017fe0:	f7f7 f986 	bl	800f2f0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8017fe4:	68f8      	ldr	r0, [r7, #12]
 8017fe6:	f7ff ffbd 	bl	8017f64 <ip_frag_free_pbuf_custom_ref>
}
 8017fea:	bf00      	nop
 8017fec:	3710      	adds	r7, #16
 8017fee:	46bd      	mov	sp, r7
 8017ff0:	bd80      	pop	{r7, pc}
 8017ff2:	bf00      	nop
 8017ff4:	0801e490 	.word	0x0801e490
 8017ff8:	0801e654 	.word	0x0801e654
 8017ffc:	0801e4d8 	.word	0x0801e4d8
 8018000:	0801e660 	.word	0x0801e660

08018004 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8018004:	b580      	push	{r7, lr}
 8018006:	b094      	sub	sp, #80	; 0x50
 8018008:	af02      	add	r7, sp, #8
 801800a:	60f8      	str	r0, [r7, #12]
 801800c:	60b9      	str	r1, [r7, #8]
 801800e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8018010:	2300      	movs	r3, #0
 8018012:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8018016:	68bb      	ldr	r3, [r7, #8]
 8018018:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801801a:	3b14      	subs	r3, #20
 801801c:	2b00      	cmp	r3, #0
 801801e:	da00      	bge.n	8018022 <ip4_frag+0x1e>
 8018020:	3307      	adds	r3, #7
 8018022:	10db      	asrs	r3, r3, #3
 8018024:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8018026:	2314      	movs	r3, #20
 8018028:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801802a:	68fb      	ldr	r3, [r7, #12]
 801802c:	685b      	ldr	r3, [r3, #4]
 801802e:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8018030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018032:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8018034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018036:	781b      	ldrb	r3, [r3, #0]
 8018038:	f003 030f 	and.w	r3, r3, #15
 801803c:	b2db      	uxtb	r3, r3
 801803e:	009b      	lsls	r3, r3, #2
 8018040:	b2db      	uxtb	r3, r3
 8018042:	2b14      	cmp	r3, #20
 8018044:	d002      	beq.n	801804c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8018046:	f06f 0305 	mvn.w	r3, #5
 801804a:	e110      	b.n	801826e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801804c:	68fb      	ldr	r3, [r7, #12]
 801804e:	895b      	ldrh	r3, [r3, #10]
 8018050:	2b13      	cmp	r3, #19
 8018052:	d809      	bhi.n	8018068 <ip4_frag+0x64>
 8018054:	4b88      	ldr	r3, [pc, #544]	; (8018278 <ip4_frag+0x274>)
 8018056:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801805a:	4988      	ldr	r1, [pc, #544]	; (801827c <ip4_frag+0x278>)
 801805c:	4888      	ldr	r0, [pc, #544]	; (8018280 <ip4_frag+0x27c>)
 801805e:	f001 faa3 	bl	80195a8 <iprintf>
 8018062:	f06f 0305 	mvn.w	r3, #5
 8018066:	e102      	b.n	801826e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8018068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801806a:	88db      	ldrh	r3, [r3, #6]
 801806c:	b29b      	uxth	r3, r3
 801806e:	4618      	mov	r0, r3
 8018070:	f7f5 fe7b 	bl	800dd6a <lwip_htons>
 8018074:	4603      	mov	r3, r0
 8018076:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8018078:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801807a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801807e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8018082:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018084:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8018088:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801808a:	68fb      	ldr	r3, [r7, #12]
 801808c:	891b      	ldrh	r3, [r3, #8]
 801808e:	3b14      	subs	r3, #20
 8018090:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8018094:	e0e1      	b.n	801825a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8018096:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018098:	00db      	lsls	r3, r3, #3
 801809a:	b29b      	uxth	r3, r3
 801809c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80180a0:	4293      	cmp	r3, r2
 80180a2:	bf28      	it	cs
 80180a4:	4613      	movcs	r3, r2
 80180a6:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80180a8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80180ac:	2114      	movs	r1, #20
 80180ae:	200e      	movs	r0, #14
 80180b0:	f7f6 fe3a 	bl	800ed28 <pbuf_alloc>
 80180b4:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 80180b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180b8:	2b00      	cmp	r3, #0
 80180ba:	f000 80d5 	beq.w	8018268 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80180be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180c0:	895b      	ldrh	r3, [r3, #10]
 80180c2:	2b13      	cmp	r3, #19
 80180c4:	d806      	bhi.n	80180d4 <ip4_frag+0xd0>
 80180c6:	4b6c      	ldr	r3, [pc, #432]	; (8018278 <ip4_frag+0x274>)
 80180c8:	f44f 7249 	mov.w	r2, #804	; 0x324
 80180cc:	496d      	ldr	r1, [pc, #436]	; (8018284 <ip4_frag+0x280>)
 80180ce:	486c      	ldr	r0, [pc, #432]	; (8018280 <ip4_frag+0x27c>)
 80180d0:	f001 fa6a 	bl	80195a8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80180d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180d6:	685b      	ldr	r3, [r3, #4]
 80180d8:	2214      	movs	r2, #20
 80180da:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80180dc:	4618      	mov	r0, r3
 80180de:	f000 fd39 	bl	8018b54 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80180e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80180e4:	685b      	ldr	r3, [r3, #4]
 80180e6:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 80180e8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80180ea:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 80180ee:	e064      	b.n	80181ba <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80180f0:	68fb      	ldr	r3, [r7, #12]
 80180f2:	895a      	ldrh	r2, [r3, #10]
 80180f4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80180f6:	1ad3      	subs	r3, r2, r3
 80180f8:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80180fa:	68fb      	ldr	r3, [r7, #12]
 80180fc:	895b      	ldrh	r3, [r3, #10]
 80180fe:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018100:	429a      	cmp	r2, r3
 8018102:	d906      	bls.n	8018112 <ip4_frag+0x10e>
 8018104:	4b5c      	ldr	r3, [pc, #368]	; (8018278 <ip4_frag+0x274>)
 8018106:	f240 322d 	movw	r2, #813	; 0x32d
 801810a:	495f      	ldr	r1, [pc, #380]	; (8018288 <ip4_frag+0x284>)
 801810c:	485c      	ldr	r0, [pc, #368]	; (8018280 <ip4_frag+0x27c>)
 801810e:	f001 fa4b 	bl	80195a8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8018112:	8bfa      	ldrh	r2, [r7, #30]
 8018114:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018118:	4293      	cmp	r3, r2
 801811a:	bf28      	it	cs
 801811c:	4613      	movcs	r3, r2
 801811e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8018122:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018126:	2b00      	cmp	r3, #0
 8018128:	d105      	bne.n	8018136 <ip4_frag+0x132>
        poff = 0;
 801812a:	2300      	movs	r3, #0
 801812c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801812e:	68fb      	ldr	r3, [r7, #12]
 8018130:	681b      	ldr	r3, [r3, #0]
 8018132:	60fb      	str	r3, [r7, #12]
        continue;
 8018134:	e041      	b.n	80181ba <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8018136:	f7ff ff0d 	bl	8017f54 <ip_frag_alloc_pbuf_custom_ref>
 801813a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801813c:	69bb      	ldr	r3, [r7, #24]
 801813e:	2b00      	cmp	r3, #0
 8018140:	d103      	bne.n	801814a <ip4_frag+0x146>
        pbuf_free(rambuf);
 8018142:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018144:	f7f7 f8d4 	bl	800f2f0 <pbuf_free>
        goto memerr;
 8018148:	e08f      	b.n	801826a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801814a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801814c:	68fb      	ldr	r3, [r7, #12]
 801814e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018150:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018152:	4413      	add	r3, r2
 8018154:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8018158:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801815c:	9201      	str	r2, [sp, #4]
 801815e:	9300      	str	r3, [sp, #0]
 8018160:	4603      	mov	r3, r0
 8018162:	2241      	movs	r2, #65	; 0x41
 8018164:	2000      	movs	r0, #0
 8018166:	f7f6 ff09 	bl	800ef7c <pbuf_alloced_custom>
 801816a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801816c:	697b      	ldr	r3, [r7, #20]
 801816e:	2b00      	cmp	r3, #0
 8018170:	d106      	bne.n	8018180 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8018172:	69b8      	ldr	r0, [r7, #24]
 8018174:	f7ff fef6 	bl	8017f64 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8018178:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801817a:	f7f7 f8b9 	bl	800f2f0 <pbuf_free>
        goto memerr;
 801817e:	e074      	b.n	801826a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8018180:	68f8      	ldr	r0, [r7, #12]
 8018182:	f7f7 f955 	bl	800f430 <pbuf_ref>
      pcr->original = p;
 8018186:	69bb      	ldr	r3, [r7, #24]
 8018188:	68fa      	ldr	r2, [r7, #12]
 801818a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801818c:	69bb      	ldr	r3, [r7, #24]
 801818e:	4a3f      	ldr	r2, [pc, #252]	; (801828c <ip4_frag+0x288>)
 8018190:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8018192:	6979      	ldr	r1, [r7, #20]
 8018194:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018196:	f7f7 f96d 	bl	800f474 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801819a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801819e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80181a2:	1ad3      	subs	r3, r2, r3
 80181a4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 80181a8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80181ac:	2b00      	cmp	r3, #0
 80181ae:	d004      	beq.n	80181ba <ip4_frag+0x1b6>
        poff = 0;
 80181b0:	2300      	movs	r3, #0
 80181b2:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80181b4:	68fb      	ldr	r3, [r7, #12]
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80181ba:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d196      	bne.n	80180f0 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80181c2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80181c4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80181c8:	4413      	add	r3, r2
 80181ca:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80181cc:	68bb      	ldr	r3, [r7, #8]
 80181ce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80181d0:	f1a3 0213 	sub.w	r2, r3, #19
 80181d4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80181d8:	429a      	cmp	r2, r3
 80181da:	bfcc      	ite	gt
 80181dc:	2301      	movgt	r3, #1
 80181de:	2300      	movle	r3, #0
 80181e0:	b2db      	uxtb	r3, r3
 80181e2:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80181e4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80181e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80181ec:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 80181ee:	6a3b      	ldr	r3, [r7, #32]
 80181f0:	2b00      	cmp	r3, #0
 80181f2:	d002      	beq.n	80181fa <ip4_frag+0x1f6>
 80181f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181f6:	2b00      	cmp	r3, #0
 80181f8:	d003      	beq.n	8018202 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80181fa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80181fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8018200:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8018202:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018204:	4618      	mov	r0, r3
 8018206:	f7f5 fdb0 	bl	800dd6a <lwip_htons>
 801820a:	4603      	mov	r3, r0
 801820c:	461a      	mov	r2, r3
 801820e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018210:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8018212:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018214:	3314      	adds	r3, #20
 8018216:	b29b      	uxth	r3, r3
 8018218:	4618      	mov	r0, r3
 801821a:	f7f5 fda6 	bl	800dd6a <lwip_htons>
 801821e:	4603      	mov	r3, r0
 8018220:	461a      	mov	r2, r3
 8018222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018224:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8018226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018228:	2200      	movs	r2, #0
 801822a:	729a      	strb	r2, [r3, #10]
 801822c:	2200      	movs	r2, #0
 801822e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8018230:	68bb      	ldr	r3, [r7, #8]
 8018232:	695b      	ldr	r3, [r3, #20]
 8018234:	687a      	ldr	r2, [r7, #4]
 8018236:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018238:	68b8      	ldr	r0, [r7, #8]
 801823a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801823c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801823e:	f7f7 f857 	bl	800f2f0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8018242:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018246:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018248:	1ad3      	subs	r3, r2, r3
 801824a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801824e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018252:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018254:	4413      	add	r3, r2
 8018256:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801825a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801825e:	2b00      	cmp	r3, #0
 8018260:	f47f af19 	bne.w	8018096 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8018264:	2300      	movs	r3, #0
 8018266:	e002      	b.n	801826e <ip4_frag+0x26a>
      goto memerr;
 8018268:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801826a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801826e:	4618      	mov	r0, r3
 8018270:	3748      	adds	r7, #72	; 0x48
 8018272:	46bd      	mov	sp, r7
 8018274:	bd80      	pop	{r7, pc}
 8018276:	bf00      	nop
 8018278:	0801e490 	.word	0x0801e490
 801827c:	0801e66c 	.word	0x0801e66c
 8018280:	0801e4d8 	.word	0x0801e4d8
 8018284:	0801e688 	.word	0x0801e688
 8018288:	0801e6a8 	.word	0x0801e6a8
 801828c:	08017f9d 	.word	0x08017f9d

08018290 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8018290:	b580      	push	{r7, lr}
 8018292:	b086      	sub	sp, #24
 8018294:	af00      	add	r7, sp, #0
 8018296:	6078      	str	r0, [r7, #4]
 8018298:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801829a:	230e      	movs	r3, #14
 801829c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801829e:	687b      	ldr	r3, [r7, #4]
 80182a0:	895b      	ldrh	r3, [r3, #10]
 80182a2:	2b0e      	cmp	r3, #14
 80182a4:	d96e      	bls.n	8018384 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80182a6:	687b      	ldr	r3, [r7, #4]
 80182a8:	7bdb      	ldrb	r3, [r3, #15]
 80182aa:	2b00      	cmp	r3, #0
 80182ac:	d106      	bne.n	80182bc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80182ae:	683b      	ldr	r3, [r7, #0]
 80182b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80182b4:	3301      	adds	r3, #1
 80182b6:	b2da      	uxtb	r2, r3
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80182bc:	687b      	ldr	r3, [r7, #4]
 80182be:	685b      	ldr	r3, [r3, #4]
 80182c0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80182c2:	693b      	ldr	r3, [r7, #16]
 80182c4:	7b1a      	ldrb	r2, [r3, #12]
 80182c6:	7b5b      	ldrb	r3, [r3, #13]
 80182c8:	021b      	lsls	r3, r3, #8
 80182ca:	4313      	orrs	r3, r2
 80182cc:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80182ce:	693b      	ldr	r3, [r7, #16]
 80182d0:	781b      	ldrb	r3, [r3, #0]
 80182d2:	f003 0301 	and.w	r3, r3, #1
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	d023      	beq.n	8018322 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80182da:	693b      	ldr	r3, [r7, #16]
 80182dc:	781b      	ldrb	r3, [r3, #0]
 80182de:	2b01      	cmp	r3, #1
 80182e0:	d10f      	bne.n	8018302 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80182e2:	693b      	ldr	r3, [r7, #16]
 80182e4:	785b      	ldrb	r3, [r3, #1]
 80182e6:	2b00      	cmp	r3, #0
 80182e8:	d11b      	bne.n	8018322 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80182ea:	693b      	ldr	r3, [r7, #16]
 80182ec:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80182ee:	2b5e      	cmp	r3, #94	; 0x5e
 80182f0:	d117      	bne.n	8018322 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80182f2:	687b      	ldr	r3, [r7, #4]
 80182f4:	7b5b      	ldrb	r3, [r3, #13]
 80182f6:	f043 0310 	orr.w	r3, r3, #16
 80182fa:	b2da      	uxtb	r2, r3
 80182fc:	687b      	ldr	r3, [r7, #4]
 80182fe:	735a      	strb	r2, [r3, #13]
 8018300:	e00f      	b.n	8018322 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8018302:	693b      	ldr	r3, [r7, #16]
 8018304:	2206      	movs	r2, #6
 8018306:	4928      	ldr	r1, [pc, #160]	; (80183a8 <ethernet_input+0x118>)
 8018308:	4618      	mov	r0, r3
 801830a:	f000 fc15 	bl	8018b38 <memcmp>
 801830e:	4603      	mov	r3, r0
 8018310:	2b00      	cmp	r3, #0
 8018312:	d106      	bne.n	8018322 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8018314:	687b      	ldr	r3, [r7, #4]
 8018316:	7b5b      	ldrb	r3, [r3, #13]
 8018318:	f043 0308 	orr.w	r3, r3, #8
 801831c:	b2da      	uxtb	r2, r3
 801831e:	687b      	ldr	r3, [r7, #4]
 8018320:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8018322:	89fb      	ldrh	r3, [r7, #14]
 8018324:	2b08      	cmp	r3, #8
 8018326:	d003      	beq.n	8018330 <ethernet_input+0xa0>
 8018328:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801832c:	d014      	beq.n	8018358 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801832e:	e032      	b.n	8018396 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018330:	683b      	ldr	r3, [r7, #0]
 8018332:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018336:	f003 0308 	and.w	r3, r3, #8
 801833a:	2b00      	cmp	r3, #0
 801833c:	d024      	beq.n	8018388 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801833e:	8afb      	ldrh	r3, [r7, #22]
 8018340:	4619      	mov	r1, r3
 8018342:	6878      	ldr	r0, [r7, #4]
 8018344:	f7f6 ff4e 	bl	800f1e4 <pbuf_remove_header>
 8018348:	4603      	mov	r3, r0
 801834a:	2b00      	cmp	r3, #0
 801834c:	d11e      	bne.n	801838c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801834e:	6839      	ldr	r1, [r7, #0]
 8018350:	6878      	ldr	r0, [r7, #4]
 8018352:	f7fe ff27 	bl	80171a4 <ip4_input>
      break;
 8018356:	e013      	b.n	8018380 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018358:	683b      	ldr	r3, [r7, #0]
 801835a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801835e:	f003 0308 	and.w	r3, r3, #8
 8018362:	2b00      	cmp	r3, #0
 8018364:	d014      	beq.n	8018390 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8018366:	8afb      	ldrh	r3, [r7, #22]
 8018368:	4619      	mov	r1, r3
 801836a:	6878      	ldr	r0, [r7, #4]
 801836c:	f7f6 ff3a 	bl	800f1e4 <pbuf_remove_header>
 8018370:	4603      	mov	r3, r0
 8018372:	2b00      	cmp	r3, #0
 8018374:	d10e      	bne.n	8018394 <ethernet_input+0x104>
        etharp_input(p, netif);
 8018376:	6839      	ldr	r1, [r7, #0]
 8018378:	6878      	ldr	r0, [r7, #4]
 801837a:	f7fe f8c7 	bl	801650c <etharp_input>
      break;
 801837e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8018380:	2300      	movs	r3, #0
 8018382:	e00c      	b.n	801839e <ethernet_input+0x10e>
    goto free_and_return;
 8018384:	bf00      	nop
 8018386:	e006      	b.n	8018396 <ethernet_input+0x106>
        goto free_and_return;
 8018388:	bf00      	nop
 801838a:	e004      	b.n	8018396 <ethernet_input+0x106>
        goto free_and_return;
 801838c:	bf00      	nop
 801838e:	e002      	b.n	8018396 <ethernet_input+0x106>
        goto free_and_return;
 8018390:	bf00      	nop
 8018392:	e000      	b.n	8018396 <ethernet_input+0x106>
        goto free_and_return;
 8018394:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8018396:	6878      	ldr	r0, [r7, #4]
 8018398:	f7f6 ffaa 	bl	800f2f0 <pbuf_free>
  return ERR_OK;
 801839c:	2300      	movs	r3, #0
}
 801839e:	4618      	mov	r0, r3
 80183a0:	3718      	adds	r7, #24
 80183a2:	46bd      	mov	sp, r7
 80183a4:	bd80      	pop	{r7, pc}
 80183a6:	bf00      	nop
 80183a8:	0801e9c8 	.word	0x0801e9c8

080183ac <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80183ac:	b580      	push	{r7, lr}
 80183ae:	b086      	sub	sp, #24
 80183b0:	af00      	add	r7, sp, #0
 80183b2:	60f8      	str	r0, [r7, #12]
 80183b4:	60b9      	str	r1, [r7, #8]
 80183b6:	607a      	str	r2, [r7, #4]
 80183b8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80183ba:	8c3b      	ldrh	r3, [r7, #32]
 80183bc:	4618      	mov	r0, r3
 80183be:	f7f5 fcd4 	bl	800dd6a <lwip_htons>
 80183c2:	4603      	mov	r3, r0
 80183c4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 80183c6:	210e      	movs	r1, #14
 80183c8:	68b8      	ldr	r0, [r7, #8]
 80183ca:	f7f6 fefb 	bl	800f1c4 <pbuf_add_header>
 80183ce:	4603      	mov	r3, r0
 80183d0:	2b00      	cmp	r3, #0
 80183d2:	d125      	bne.n	8018420 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80183d4:	68bb      	ldr	r3, [r7, #8]
 80183d6:	685b      	ldr	r3, [r3, #4]
 80183d8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80183da:	693b      	ldr	r3, [r7, #16]
 80183dc:	8afa      	ldrh	r2, [r7, #22]
 80183de:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80183e0:	693b      	ldr	r3, [r7, #16]
 80183e2:	2206      	movs	r2, #6
 80183e4:	6839      	ldr	r1, [r7, #0]
 80183e6:	4618      	mov	r0, r3
 80183e8:	f000 fbb4 	bl	8018b54 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80183ec:	693b      	ldr	r3, [r7, #16]
 80183ee:	3306      	adds	r3, #6
 80183f0:	2206      	movs	r2, #6
 80183f2:	6879      	ldr	r1, [r7, #4]
 80183f4:	4618      	mov	r0, r3
 80183f6:	f000 fbad 	bl	8018b54 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80183fa:	68fb      	ldr	r3, [r7, #12]
 80183fc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8018400:	2b06      	cmp	r3, #6
 8018402:	d006      	beq.n	8018412 <ethernet_output+0x66>
 8018404:	4b0a      	ldr	r3, [pc, #40]	; (8018430 <ethernet_output+0x84>)
 8018406:	f44f 7299 	mov.w	r2, #306	; 0x132
 801840a:	490a      	ldr	r1, [pc, #40]	; (8018434 <ethernet_output+0x88>)
 801840c:	480a      	ldr	r0, [pc, #40]	; (8018438 <ethernet_output+0x8c>)
 801840e:	f001 f8cb 	bl	80195a8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8018412:	68fb      	ldr	r3, [r7, #12]
 8018414:	699b      	ldr	r3, [r3, #24]
 8018416:	68b9      	ldr	r1, [r7, #8]
 8018418:	68f8      	ldr	r0, [r7, #12]
 801841a:	4798      	blx	r3
 801841c:	4603      	mov	r3, r0
 801841e:	e002      	b.n	8018426 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8018420:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8018422:	f06f 0301 	mvn.w	r3, #1
}
 8018426:	4618      	mov	r0, r3
 8018428:	3718      	adds	r7, #24
 801842a:	46bd      	mov	sp, r7
 801842c:	bd80      	pop	{r7, pc}
 801842e:	bf00      	nop
 8018430:	0801e6b8 	.word	0x0801e6b8
 8018434:	0801e6f0 	.word	0x0801e6f0
 8018438:	0801e724 	.word	0x0801e724

0801843c <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 801843c:	b580      	push	{r7, lr}
 801843e:	b082      	sub	sp, #8
 8018440:	af00      	add	r7, sp, #0
 8018442:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart5, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8018444:	1d39      	adds	r1, r7, #4
 8018446:	f04f 33ff 	mov.w	r3, #4294967295
 801844a:	2201      	movs	r2, #1
 801844c:	4803      	ldr	r0, [pc, #12]	; (801845c <__io_putchar+0x20>)
 801844e:	f7f0 f8c0 	bl	80085d2 <HAL_UART_Transmit>
  return ch;
 8018452:	687b      	ldr	r3, [r7, #4]
}
 8018454:	4618      	mov	r0, r3
 8018456:	3708      	adds	r7, #8
 8018458:	46bd      	mov	sp, r7
 801845a:	bd80      	pop	{r7, pc}
 801845c:	200024f4 	.word	0x200024f4

08018460 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8018460:	b580      	push	{r7, lr}
 8018462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8018464:	2201      	movs	r2, #1
 8018466:	490e      	ldr	r1, [pc, #56]	; (80184a0 <MX_USB_HOST_Init+0x40>)
 8018468:	480e      	ldr	r0, [pc, #56]	; (80184a4 <MX_USB_HOST_Init+0x44>)
 801846a:	f7f3 ff01 	bl	800c270 <USBH_Init>
 801846e:	4603      	mov	r3, r0
 8018470:	2b00      	cmp	r3, #0
 8018472:	d001      	beq.n	8018478 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8018474:	f7e9 f80a 	bl	800148c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 8018478:	490b      	ldr	r1, [pc, #44]	; (80184a8 <MX_USB_HOST_Init+0x48>)
 801847a:	480a      	ldr	r0, [pc, #40]	; (80184a4 <MX_USB_HOST_Init+0x44>)
 801847c:	f7f3 ff94 	bl	800c3a8 <USBH_RegisterClass>
 8018480:	4603      	mov	r3, r0
 8018482:	2b00      	cmp	r3, #0
 8018484:	d001      	beq.n	801848a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8018486:	f7e9 f801 	bl	800148c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801848a:	4806      	ldr	r0, [pc, #24]	; (80184a4 <MX_USB_HOST_Init+0x44>)
 801848c:	f7f4 f87a 	bl	800c584 <USBH_Start>
 8018490:	4603      	mov	r3, r0
 8018492:	2b00      	cmp	r3, #0
 8018494:	d001      	beq.n	801849a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8018496:	f7e8 fff9 	bl	800148c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801849a:	bf00      	nop
 801849c:	bd80      	pop	{r7, pc}
 801849e:	bf00      	nop
 80184a0:	080184c1 	.word	0x080184c1
 80184a4:	200183a4 	.word	0x200183a4
 80184a8:	20000010 	.word	0x20000010

080184ac <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80184ac:	b580      	push	{r7, lr}
 80184ae:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80184b0:	4802      	ldr	r0, [pc, #8]	; (80184bc <MX_USB_HOST_Process+0x10>)
 80184b2:	f7f4 f877 	bl	800c5a4 <USBH_Process>
}
 80184b6:	bf00      	nop
 80184b8:	bd80      	pop	{r7, pc}
 80184ba:	bf00      	nop
 80184bc:	200183a4 	.word	0x200183a4

080184c0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80184c0:	b480      	push	{r7}
 80184c2:	b083      	sub	sp, #12
 80184c4:	af00      	add	r7, sp, #0
 80184c6:	6078      	str	r0, [r7, #4]
 80184c8:	460b      	mov	r3, r1
 80184ca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80184cc:	78fb      	ldrb	r3, [r7, #3]
 80184ce:	3b01      	subs	r3, #1
 80184d0:	2b04      	cmp	r3, #4
 80184d2:	d819      	bhi.n	8018508 <USBH_UserProcess+0x48>
 80184d4:	a201      	add	r2, pc, #4	; (adr r2, 80184dc <USBH_UserProcess+0x1c>)
 80184d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80184da:	bf00      	nop
 80184dc:	08018509 	.word	0x08018509
 80184e0:	080184f9 	.word	0x080184f9
 80184e4:	08018509 	.word	0x08018509
 80184e8:	08018501 	.word	0x08018501
 80184ec:	080184f1 	.word	0x080184f1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80184f0:	4b09      	ldr	r3, [pc, #36]	; (8018518 <USBH_UserProcess+0x58>)
 80184f2:	2203      	movs	r2, #3
 80184f4:	701a      	strb	r2, [r3, #0]
  break;
 80184f6:	e008      	b.n	801850a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80184f8:	4b07      	ldr	r3, [pc, #28]	; (8018518 <USBH_UserProcess+0x58>)
 80184fa:	2202      	movs	r2, #2
 80184fc:	701a      	strb	r2, [r3, #0]
//  {
//    printf("USB Device Process Error\n");
//    /* Error : Hang Here */
//    while(1);
//  }
  break;
 80184fe:	e004      	b.n	801850a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8018500:	4b05      	ldr	r3, [pc, #20]	; (8018518 <USBH_UserProcess+0x58>)
 8018502:	2201      	movs	r2, #1
 8018504:	701a      	strb	r2, [r3, #0]
  break;
 8018506:	e000      	b.n	801850a <USBH_UserProcess+0x4a>

  default:
  break;
 8018508:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801850a:	bf00      	nop
 801850c:	370c      	adds	r7, #12
 801850e:	46bd      	mov	sp, r7
 8018510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018514:	4770      	bx	lr
 8018516:	bf00      	nop
 8018518:	200003ce 	.word	0x200003ce

0801851c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801851c:	b580      	push	{r7, lr}
 801851e:	b08a      	sub	sp, #40	; 0x28
 8018520:	af00      	add	r7, sp, #0
 8018522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018524:	f107 0314 	add.w	r3, r7, #20
 8018528:	2200      	movs	r2, #0
 801852a:	601a      	str	r2, [r3, #0]
 801852c:	605a      	str	r2, [r3, #4]
 801852e:	609a      	str	r2, [r3, #8]
 8018530:	60da      	str	r2, [r3, #12]
 8018532:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8018534:	687b      	ldr	r3, [r7, #4]
 8018536:	681b      	ldr	r3, [r3, #0]
 8018538:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801853c:	d147      	bne.n	80185ce <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801853e:	2300      	movs	r3, #0
 8018540:	613b      	str	r3, [r7, #16]
 8018542:	4b25      	ldr	r3, [pc, #148]	; (80185d8 <HAL_HCD_MspInit+0xbc>)
 8018544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018546:	4a24      	ldr	r2, [pc, #144]	; (80185d8 <HAL_HCD_MspInit+0xbc>)
 8018548:	f043 0301 	orr.w	r3, r3, #1
 801854c:	6313      	str	r3, [r2, #48]	; 0x30
 801854e:	4b22      	ldr	r3, [pc, #136]	; (80185d8 <HAL_HCD_MspInit+0xbc>)
 8018550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018552:	f003 0301 	and.w	r3, r3, #1
 8018556:	613b      	str	r3, [r7, #16]
 8018558:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 801855a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801855e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8018560:	2300      	movs	r3, #0
 8018562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018564:	2300      	movs	r3, #0
 8018566:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018568:	f107 0314 	add.w	r3, r7, #20
 801856c:	4619      	mov	r1, r3
 801856e:	481b      	ldr	r0, [pc, #108]	; (80185dc <HAL_HCD_MspInit+0xc0>)
 8018570:	f7ed fb84 	bl	8005c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8018574:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8018578:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801857a:	2302      	movs	r3, #2
 801857c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801857e:	2300      	movs	r3, #0
 8018580:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018582:	2303      	movs	r3, #3
 8018584:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8018586:	230a      	movs	r3, #10
 8018588:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801858a:	f107 0314 	add.w	r3, r7, #20
 801858e:	4619      	mov	r1, r3
 8018590:	4812      	ldr	r0, [pc, #72]	; (80185dc <HAL_HCD_MspInit+0xc0>)
 8018592:	f7ed fb73 	bl	8005c7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8018596:	4b10      	ldr	r3, [pc, #64]	; (80185d8 <HAL_HCD_MspInit+0xbc>)
 8018598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801859a:	4a0f      	ldr	r2, [pc, #60]	; (80185d8 <HAL_HCD_MspInit+0xbc>)
 801859c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80185a0:	6353      	str	r3, [r2, #52]	; 0x34
 80185a2:	2300      	movs	r3, #0
 80185a4:	60fb      	str	r3, [r7, #12]
 80185a6:	4b0c      	ldr	r3, [pc, #48]	; (80185d8 <HAL_HCD_MspInit+0xbc>)
 80185a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80185aa:	4a0b      	ldr	r2, [pc, #44]	; (80185d8 <HAL_HCD_MspInit+0xbc>)
 80185ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80185b0:	6453      	str	r3, [r2, #68]	; 0x44
 80185b2:	4b09      	ldr	r3, [pc, #36]	; (80185d8 <HAL_HCD_MspInit+0xbc>)
 80185b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80185b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80185ba:	60fb      	str	r3, [r7, #12]
 80185bc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80185be:	2200      	movs	r2, #0
 80185c0:	2100      	movs	r1, #0
 80185c2:	2043      	movs	r0, #67	; 0x43
 80185c4:	f7ea f981 	bl	80028ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80185c8:	2043      	movs	r0, #67	; 0x43
 80185ca:	f7ea f99a 	bl	8002902 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80185ce:	bf00      	nop
 80185d0:	3728      	adds	r7, #40	; 0x28
 80185d2:	46bd      	mov	sp, r7
 80185d4:	bd80      	pop	{r7, pc}
 80185d6:	bf00      	nop
 80185d8:	40023800 	.word	0x40023800
 80185dc:	40020000 	.word	0x40020000

080185e0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80185e0:	b580      	push	{r7, lr}
 80185e2:	b082      	sub	sp, #8
 80185e4:	af00      	add	r7, sp, #0
 80185e6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80185e8:	687b      	ldr	r3, [r7, #4]
 80185ea:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80185ee:	4618      	mov	r0, r3
 80185f0:	f7f4 fcf7 	bl	800cfe2 <USBH_LL_IncTimer>
}
 80185f4:	bf00      	nop
 80185f6:	3708      	adds	r7, #8
 80185f8:	46bd      	mov	sp, r7
 80185fa:	bd80      	pop	{r7, pc}

080185fc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80185fc:	b580      	push	{r7, lr}
 80185fe:	b082      	sub	sp, #8
 8018600:	af00      	add	r7, sp, #0
 8018602:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8018604:	687b      	ldr	r3, [r7, #4]
 8018606:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801860a:	4618      	mov	r0, r3
 801860c:	f7f4 fd2f 	bl	800d06e <USBH_LL_Connect>
}
 8018610:	bf00      	nop
 8018612:	3708      	adds	r7, #8
 8018614:	46bd      	mov	sp, r7
 8018616:	bd80      	pop	{r7, pc}

08018618 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8018618:	b580      	push	{r7, lr}
 801861a:	b082      	sub	sp, #8
 801861c:	af00      	add	r7, sp, #0
 801861e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8018620:	687b      	ldr	r3, [r7, #4]
 8018622:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018626:	4618      	mov	r0, r3
 8018628:	f7f4 fd38 	bl	800d09c <USBH_LL_Disconnect>
}
 801862c:	bf00      	nop
 801862e:	3708      	adds	r7, #8
 8018630:	46bd      	mov	sp, r7
 8018632:	bd80      	pop	{r7, pc}

08018634 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8018634:	b480      	push	{r7}
 8018636:	b083      	sub	sp, #12
 8018638:	af00      	add	r7, sp, #0
 801863a:	6078      	str	r0, [r7, #4]
 801863c:	460b      	mov	r3, r1
 801863e:	70fb      	strb	r3, [r7, #3]
 8018640:	4613      	mov	r3, r2
 8018642:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8018644:	bf00      	nop
 8018646:	370c      	adds	r7, #12
 8018648:	46bd      	mov	sp, r7
 801864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801864e:	4770      	bx	lr

08018650 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8018650:	b580      	push	{r7, lr}
 8018652:	b082      	sub	sp, #8
 8018654:	af00      	add	r7, sp, #0
 8018656:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8018658:	687b      	ldr	r3, [r7, #4]
 801865a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801865e:	4618      	mov	r0, r3
 8018660:	f7f4 fce9 	bl	800d036 <USBH_LL_PortEnabled>
}
 8018664:	bf00      	nop
 8018666:	3708      	adds	r7, #8
 8018668:	46bd      	mov	sp, r7
 801866a:	bd80      	pop	{r7, pc}

0801866c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801866c:	b580      	push	{r7, lr}
 801866e:	b082      	sub	sp, #8
 8018670:	af00      	add	r7, sp, #0
 8018672:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8018674:	687b      	ldr	r3, [r7, #4]
 8018676:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801867a:	4618      	mov	r0, r3
 801867c:	f7f4 fce9 	bl	800d052 <USBH_LL_PortDisabled>
}
 8018680:	bf00      	nop
 8018682:	3708      	adds	r7, #8
 8018684:	46bd      	mov	sp, r7
 8018686:	bd80      	pop	{r7, pc}

08018688 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8018688:	b580      	push	{r7, lr}
 801868a:	b082      	sub	sp, #8
 801868c:	af00      	add	r7, sp, #0
 801868e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8018690:	687b      	ldr	r3, [r7, #4]
 8018692:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8018696:	2b01      	cmp	r3, #1
 8018698:	d12a      	bne.n	80186f0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801869a:	4a18      	ldr	r2, [pc, #96]	; (80186fc <USBH_LL_Init+0x74>)
 801869c:	687b      	ldr	r3, [r7, #4]
 801869e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 80186a2:	687b      	ldr	r3, [r7, #4]
 80186a4:	4a15      	ldr	r2, [pc, #84]	; (80186fc <USBH_LL_Init+0x74>)
 80186a6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80186aa:	4b14      	ldr	r3, [pc, #80]	; (80186fc <USBH_LL_Init+0x74>)
 80186ac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80186b0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80186b2:	4b12      	ldr	r3, [pc, #72]	; (80186fc <USBH_LL_Init+0x74>)
 80186b4:	2208      	movs	r2, #8
 80186b6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80186b8:	4b10      	ldr	r3, [pc, #64]	; (80186fc <USBH_LL_Init+0x74>)
 80186ba:	2201      	movs	r2, #1
 80186bc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80186be:	4b0f      	ldr	r3, [pc, #60]	; (80186fc <USBH_LL_Init+0x74>)
 80186c0:	2200      	movs	r2, #0
 80186c2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80186c4:	4b0d      	ldr	r3, [pc, #52]	; (80186fc <USBH_LL_Init+0x74>)
 80186c6:	2202      	movs	r2, #2
 80186c8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80186ca:	4b0c      	ldr	r3, [pc, #48]	; (80186fc <USBH_LL_Init+0x74>)
 80186cc:	2200      	movs	r2, #0
 80186ce:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80186d0:	480a      	ldr	r0, [pc, #40]	; (80186fc <USBH_LL_Init+0x74>)
 80186d2:	f7ed fca0 	bl	8006016 <HAL_HCD_Init>
 80186d6:	4603      	mov	r3, r0
 80186d8:	2b00      	cmp	r3, #0
 80186da:	d001      	beq.n	80186e0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80186dc:	f7e8 fed6 	bl	800148c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80186e0:	4806      	ldr	r0, [pc, #24]	; (80186fc <USBH_LL_Init+0x74>)
 80186e2:	f7ee f884 	bl	80067ee <HAL_HCD_GetCurrentFrame>
 80186e6:	4603      	mov	r3, r0
 80186e8:	4619      	mov	r1, r3
 80186ea:	6878      	ldr	r0, [r7, #4]
 80186ec:	f7f4 fc6a 	bl	800cfc4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80186f0:	2300      	movs	r3, #0
}
 80186f2:	4618      	mov	r0, r3
 80186f4:	3708      	adds	r7, #8
 80186f6:	46bd      	mov	sp, r7
 80186f8:	bd80      	pop	{r7, pc}
 80186fa:	bf00      	nop
 80186fc:	2001877c 	.word	0x2001877c

08018700 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8018700:	b580      	push	{r7, lr}
 8018702:	b084      	sub	sp, #16
 8018704:	af00      	add	r7, sp, #0
 8018706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018708:	2300      	movs	r3, #0
 801870a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801870c:	2300      	movs	r3, #0
 801870e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8018710:	687b      	ldr	r3, [r7, #4]
 8018712:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8018716:	4618      	mov	r0, r3
 8018718:	f7ed fff3 	bl	8006702 <HAL_HCD_Start>
 801871c:	4603      	mov	r3, r0
 801871e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8018720:	7bfb      	ldrb	r3, [r7, #15]
 8018722:	4618      	mov	r0, r3
 8018724:	f000 f98c 	bl	8018a40 <USBH_Get_USB_Status>
 8018728:	4603      	mov	r3, r0
 801872a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801872c:	7bbb      	ldrb	r3, [r7, #14]
}
 801872e:	4618      	mov	r0, r3
 8018730:	3710      	adds	r7, #16
 8018732:	46bd      	mov	sp, r7
 8018734:	bd80      	pop	{r7, pc}

08018736 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8018736:	b580      	push	{r7, lr}
 8018738:	b084      	sub	sp, #16
 801873a:	af00      	add	r7, sp, #0
 801873c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801873e:	2300      	movs	r3, #0
 8018740:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018742:	2300      	movs	r3, #0
 8018744:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8018746:	687b      	ldr	r3, [r7, #4]
 8018748:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801874c:	4618      	mov	r0, r3
 801874e:	f7ed fffb 	bl	8006748 <HAL_HCD_Stop>
 8018752:	4603      	mov	r3, r0
 8018754:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8018756:	7bfb      	ldrb	r3, [r7, #15]
 8018758:	4618      	mov	r0, r3
 801875a:	f000 f971 	bl	8018a40 <USBH_Get_USB_Status>
 801875e:	4603      	mov	r3, r0
 8018760:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018762:	7bbb      	ldrb	r3, [r7, #14]
}
 8018764:	4618      	mov	r0, r3
 8018766:	3710      	adds	r7, #16
 8018768:	46bd      	mov	sp, r7
 801876a:	bd80      	pop	{r7, pc}

0801876c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 801876c:	b580      	push	{r7, lr}
 801876e:	b084      	sub	sp, #16
 8018770:	af00      	add	r7, sp, #0
 8018772:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8018774:	2301      	movs	r3, #1
 8018776:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8018778:	687b      	ldr	r3, [r7, #4]
 801877a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801877e:	4618      	mov	r0, r3
 8018780:	f7ee f843 	bl	800680a <HAL_HCD_GetCurrentSpeed>
 8018784:	4603      	mov	r3, r0
 8018786:	2b02      	cmp	r3, #2
 8018788:	d00c      	beq.n	80187a4 <USBH_LL_GetSpeed+0x38>
 801878a:	2b02      	cmp	r3, #2
 801878c:	d80d      	bhi.n	80187aa <USBH_LL_GetSpeed+0x3e>
 801878e:	2b00      	cmp	r3, #0
 8018790:	d002      	beq.n	8018798 <USBH_LL_GetSpeed+0x2c>
 8018792:	2b01      	cmp	r3, #1
 8018794:	d003      	beq.n	801879e <USBH_LL_GetSpeed+0x32>
 8018796:	e008      	b.n	80187aa <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8018798:	2300      	movs	r3, #0
 801879a:	73fb      	strb	r3, [r7, #15]
    break;
 801879c:	e008      	b.n	80187b0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 801879e:	2301      	movs	r3, #1
 80187a0:	73fb      	strb	r3, [r7, #15]
    break;
 80187a2:	e005      	b.n	80187b0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80187a4:	2302      	movs	r3, #2
 80187a6:	73fb      	strb	r3, [r7, #15]
    break;
 80187a8:	e002      	b.n	80187b0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80187aa:	2301      	movs	r3, #1
 80187ac:	73fb      	strb	r3, [r7, #15]
    break;
 80187ae:	bf00      	nop
  }
  return  speed;
 80187b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80187b2:	4618      	mov	r0, r3
 80187b4:	3710      	adds	r7, #16
 80187b6:	46bd      	mov	sp, r7
 80187b8:	bd80      	pop	{r7, pc}

080187ba <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80187ba:	b580      	push	{r7, lr}
 80187bc:	b084      	sub	sp, #16
 80187be:	af00      	add	r7, sp, #0
 80187c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80187c2:	2300      	movs	r3, #0
 80187c4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80187c6:	2300      	movs	r3, #0
 80187c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80187ca:	687b      	ldr	r3, [r7, #4]
 80187cc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80187d0:	4618      	mov	r0, r3
 80187d2:	f7ed ffd6 	bl	8006782 <HAL_HCD_ResetPort>
 80187d6:	4603      	mov	r3, r0
 80187d8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80187da:	7bfb      	ldrb	r3, [r7, #15]
 80187dc:	4618      	mov	r0, r3
 80187de:	f000 f92f 	bl	8018a40 <USBH_Get_USB_Status>
 80187e2:	4603      	mov	r3, r0
 80187e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80187e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80187e8:	4618      	mov	r0, r3
 80187ea:	3710      	adds	r7, #16
 80187ec:	46bd      	mov	sp, r7
 80187ee:	bd80      	pop	{r7, pc}

080187f0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80187f0:	b580      	push	{r7, lr}
 80187f2:	b082      	sub	sp, #8
 80187f4:	af00      	add	r7, sp, #0
 80187f6:	6078      	str	r0, [r7, #4]
 80187f8:	460b      	mov	r3, r1
 80187fa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8018802:	78fa      	ldrb	r2, [r7, #3]
 8018804:	4611      	mov	r1, r2
 8018806:	4618      	mov	r0, r3
 8018808:	f7ed ffdd 	bl	80067c6 <HAL_HCD_HC_GetXferCount>
 801880c:	4603      	mov	r3, r0
}
 801880e:	4618      	mov	r0, r3
 8018810:	3708      	adds	r7, #8
 8018812:	46bd      	mov	sp, r7
 8018814:	bd80      	pop	{r7, pc}

08018816 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8018816:	b590      	push	{r4, r7, lr}
 8018818:	b089      	sub	sp, #36	; 0x24
 801881a:	af04      	add	r7, sp, #16
 801881c:	6078      	str	r0, [r7, #4]
 801881e:	4608      	mov	r0, r1
 8018820:	4611      	mov	r1, r2
 8018822:	461a      	mov	r2, r3
 8018824:	4603      	mov	r3, r0
 8018826:	70fb      	strb	r3, [r7, #3]
 8018828:	460b      	mov	r3, r1
 801882a:	70bb      	strb	r3, [r7, #2]
 801882c:	4613      	mov	r3, r2
 801882e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018830:	2300      	movs	r3, #0
 8018832:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018834:	2300      	movs	r3, #0
 8018836:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8018838:	687b      	ldr	r3, [r7, #4]
 801883a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 801883e:	787c      	ldrb	r4, [r7, #1]
 8018840:	78ba      	ldrb	r2, [r7, #2]
 8018842:	78f9      	ldrb	r1, [r7, #3]
 8018844:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8018846:	9302      	str	r3, [sp, #8]
 8018848:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801884c:	9301      	str	r3, [sp, #4]
 801884e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8018852:	9300      	str	r3, [sp, #0]
 8018854:	4623      	mov	r3, r4
 8018856:	f7ed fc40 	bl	80060da <HAL_HCD_HC_Init>
 801885a:	4603      	mov	r3, r0
 801885c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 801885e:	7bfb      	ldrb	r3, [r7, #15]
 8018860:	4618      	mov	r0, r3
 8018862:	f000 f8ed 	bl	8018a40 <USBH_Get_USB_Status>
 8018866:	4603      	mov	r3, r0
 8018868:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801886a:	7bbb      	ldrb	r3, [r7, #14]
}
 801886c:	4618      	mov	r0, r3
 801886e:	3714      	adds	r7, #20
 8018870:	46bd      	mov	sp, r7
 8018872:	bd90      	pop	{r4, r7, pc}

08018874 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8018874:	b580      	push	{r7, lr}
 8018876:	b084      	sub	sp, #16
 8018878:	af00      	add	r7, sp, #0
 801887a:	6078      	str	r0, [r7, #4]
 801887c:	460b      	mov	r3, r1
 801887e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018880:	2300      	movs	r3, #0
 8018882:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018884:	2300      	movs	r3, #0
 8018886:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8018888:	687b      	ldr	r3, [r7, #4]
 801888a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801888e:	78fa      	ldrb	r2, [r7, #3]
 8018890:	4611      	mov	r1, r2
 8018892:	4618      	mov	r0, r3
 8018894:	f7ed fcb0 	bl	80061f8 <HAL_HCD_HC_Halt>
 8018898:	4603      	mov	r3, r0
 801889a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801889c:	7bfb      	ldrb	r3, [r7, #15]
 801889e:	4618      	mov	r0, r3
 80188a0:	f000 f8ce 	bl	8018a40 <USBH_Get_USB_Status>
 80188a4:	4603      	mov	r3, r0
 80188a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80188a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80188aa:	4618      	mov	r0, r3
 80188ac:	3710      	adds	r7, #16
 80188ae:	46bd      	mov	sp, r7
 80188b0:	bd80      	pop	{r7, pc}

080188b2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80188b2:	b590      	push	{r4, r7, lr}
 80188b4:	b089      	sub	sp, #36	; 0x24
 80188b6:	af04      	add	r7, sp, #16
 80188b8:	6078      	str	r0, [r7, #4]
 80188ba:	4608      	mov	r0, r1
 80188bc:	4611      	mov	r1, r2
 80188be:	461a      	mov	r2, r3
 80188c0:	4603      	mov	r3, r0
 80188c2:	70fb      	strb	r3, [r7, #3]
 80188c4:	460b      	mov	r3, r1
 80188c6:	70bb      	strb	r3, [r7, #2]
 80188c8:	4613      	mov	r3, r2
 80188ca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80188cc:	2300      	movs	r3, #0
 80188ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80188d0:	2300      	movs	r3, #0
 80188d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80188d4:	687b      	ldr	r3, [r7, #4]
 80188d6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80188da:	787c      	ldrb	r4, [r7, #1]
 80188dc:	78ba      	ldrb	r2, [r7, #2]
 80188de:	78f9      	ldrb	r1, [r7, #3]
 80188e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80188e4:	9303      	str	r3, [sp, #12]
 80188e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80188e8:	9302      	str	r3, [sp, #8]
 80188ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188ec:	9301      	str	r3, [sp, #4]
 80188ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80188f2:	9300      	str	r3, [sp, #0]
 80188f4:	4623      	mov	r3, r4
 80188f6:	f7ed fca3 	bl	8006240 <HAL_HCD_HC_SubmitRequest>
 80188fa:	4603      	mov	r3, r0
 80188fc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80188fe:	7bfb      	ldrb	r3, [r7, #15]
 8018900:	4618      	mov	r0, r3
 8018902:	f000 f89d 	bl	8018a40 <USBH_Get_USB_Status>
 8018906:	4603      	mov	r3, r0
 8018908:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801890a:	7bbb      	ldrb	r3, [r7, #14]
}
 801890c:	4618      	mov	r0, r3
 801890e:	3714      	adds	r7, #20
 8018910:	46bd      	mov	sp, r7
 8018912:	bd90      	pop	{r4, r7, pc}

08018914 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8018914:	b580      	push	{r7, lr}
 8018916:	b082      	sub	sp, #8
 8018918:	af00      	add	r7, sp, #0
 801891a:	6078      	str	r0, [r7, #4]
 801891c:	460b      	mov	r3, r1
 801891e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8018920:	687b      	ldr	r3, [r7, #4]
 8018922:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8018926:	78fa      	ldrb	r2, [r7, #3]
 8018928:	4611      	mov	r1, r2
 801892a:	4618      	mov	r0, r3
 801892c:	f7ed ff37 	bl	800679e <HAL_HCD_HC_GetURBState>
 8018930:	4603      	mov	r3, r0
}
 8018932:	4618      	mov	r0, r3
 8018934:	3708      	adds	r7, #8
 8018936:	46bd      	mov	sp, r7
 8018938:	bd80      	pop	{r7, pc}

0801893a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 801893a:	b580      	push	{r7, lr}
 801893c:	b082      	sub	sp, #8
 801893e:	af00      	add	r7, sp, #0
 8018940:	6078      	str	r0, [r7, #4]
 8018942:	460b      	mov	r3, r1
 8018944:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8018946:	687b      	ldr	r3, [r7, #4]
 8018948:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 801894c:	2b01      	cmp	r3, #1
 801894e:	d103      	bne.n	8018958 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8018950:	78fb      	ldrb	r3, [r7, #3]
 8018952:	4618      	mov	r0, r3
 8018954:	f000 f8a0 	bl	8018a98 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8018958:	20c8      	movs	r0, #200	; 0xc8
 801895a:	f7e9 feb7 	bl	80026cc <HAL_Delay>
  return USBH_OK;
 801895e:	2300      	movs	r3, #0
}
 8018960:	4618      	mov	r0, r3
 8018962:	3708      	adds	r7, #8
 8018964:	46bd      	mov	sp, r7
 8018966:	bd80      	pop	{r7, pc}

08018968 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8018968:	b480      	push	{r7}
 801896a:	b085      	sub	sp, #20
 801896c:	af00      	add	r7, sp, #0
 801896e:	6078      	str	r0, [r7, #4]
 8018970:	460b      	mov	r3, r1
 8018972:	70fb      	strb	r3, [r7, #3]
 8018974:	4613      	mov	r3, r2
 8018976:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8018978:	687b      	ldr	r3, [r7, #4]
 801897a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801897e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8018980:	78fb      	ldrb	r3, [r7, #3]
 8018982:	68fa      	ldr	r2, [r7, #12]
 8018984:	212c      	movs	r1, #44	; 0x2c
 8018986:	fb01 f303 	mul.w	r3, r1, r3
 801898a:	4413      	add	r3, r2
 801898c:	333b      	adds	r3, #59	; 0x3b
 801898e:	781b      	ldrb	r3, [r3, #0]
 8018990:	2b00      	cmp	r3, #0
 8018992:	d009      	beq.n	80189a8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8018994:	78fb      	ldrb	r3, [r7, #3]
 8018996:	68fa      	ldr	r2, [r7, #12]
 8018998:	212c      	movs	r1, #44	; 0x2c
 801899a:	fb01 f303 	mul.w	r3, r1, r3
 801899e:	4413      	add	r3, r2
 80189a0:	3354      	adds	r3, #84	; 0x54
 80189a2:	78ba      	ldrb	r2, [r7, #2]
 80189a4:	701a      	strb	r2, [r3, #0]
 80189a6:	e008      	b.n	80189ba <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80189a8:	78fb      	ldrb	r3, [r7, #3]
 80189aa:	68fa      	ldr	r2, [r7, #12]
 80189ac:	212c      	movs	r1, #44	; 0x2c
 80189ae:	fb01 f303 	mul.w	r3, r1, r3
 80189b2:	4413      	add	r3, r2
 80189b4:	3355      	adds	r3, #85	; 0x55
 80189b6:	78ba      	ldrb	r2, [r7, #2]
 80189b8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80189ba:	2300      	movs	r3, #0
}
 80189bc:	4618      	mov	r0, r3
 80189be:	3714      	adds	r7, #20
 80189c0:	46bd      	mov	sp, r7
 80189c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189c6:	4770      	bx	lr

080189c8 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80189c8:	b480      	push	{r7}
 80189ca:	b085      	sub	sp, #20
 80189cc:	af00      	add	r7, sp, #0
 80189ce:	6078      	str	r0, [r7, #4]
 80189d0:	460b      	mov	r3, r1
 80189d2:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 80189d4:	2300      	movs	r3, #0
 80189d6:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80189d8:	687b      	ldr	r3, [r7, #4]
 80189da:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80189de:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 80189e0:	78fb      	ldrb	r3, [r7, #3]
 80189e2:	68ba      	ldr	r2, [r7, #8]
 80189e4:	212c      	movs	r1, #44	; 0x2c
 80189e6:	fb01 f303 	mul.w	r3, r1, r3
 80189ea:	4413      	add	r3, r2
 80189ec:	333b      	adds	r3, #59	; 0x3b
 80189ee:	781b      	ldrb	r3, [r3, #0]
 80189f0:	2b00      	cmp	r3, #0
 80189f2:	d009      	beq.n	8018a08 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 80189f4:	78fb      	ldrb	r3, [r7, #3]
 80189f6:	68ba      	ldr	r2, [r7, #8]
 80189f8:	212c      	movs	r1, #44	; 0x2c
 80189fa:	fb01 f303 	mul.w	r3, r1, r3
 80189fe:	4413      	add	r3, r2
 8018a00:	3354      	adds	r3, #84	; 0x54
 8018a02:	781b      	ldrb	r3, [r3, #0]
 8018a04:	73fb      	strb	r3, [r7, #15]
 8018a06:	e008      	b.n	8018a1a <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8018a08:	78fb      	ldrb	r3, [r7, #3]
 8018a0a:	68ba      	ldr	r2, [r7, #8]
 8018a0c:	212c      	movs	r1, #44	; 0x2c
 8018a0e:	fb01 f303 	mul.w	r3, r1, r3
 8018a12:	4413      	add	r3, r2
 8018a14:	3355      	adds	r3, #85	; 0x55
 8018a16:	781b      	ldrb	r3, [r3, #0]
 8018a18:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 8018a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8018a1c:	4618      	mov	r0, r3
 8018a1e:	3714      	adds	r7, #20
 8018a20:	46bd      	mov	sp, r7
 8018a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a26:	4770      	bx	lr

08018a28 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8018a28:	b580      	push	{r7, lr}
 8018a2a:	b082      	sub	sp, #8
 8018a2c:	af00      	add	r7, sp, #0
 8018a2e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8018a30:	6878      	ldr	r0, [r7, #4]
 8018a32:	f7e9 fe4b 	bl	80026cc <HAL_Delay>
}
 8018a36:	bf00      	nop
 8018a38:	3708      	adds	r7, #8
 8018a3a:	46bd      	mov	sp, r7
 8018a3c:	bd80      	pop	{r7, pc}
	...

08018a40 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018a40:	b480      	push	{r7}
 8018a42:	b085      	sub	sp, #20
 8018a44:	af00      	add	r7, sp, #0
 8018a46:	4603      	mov	r3, r0
 8018a48:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018a4a:	2300      	movs	r3, #0
 8018a4c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018a4e:	79fb      	ldrb	r3, [r7, #7]
 8018a50:	2b03      	cmp	r3, #3
 8018a52:	d817      	bhi.n	8018a84 <USBH_Get_USB_Status+0x44>
 8018a54:	a201      	add	r2, pc, #4	; (adr r2, 8018a5c <USBH_Get_USB_Status+0x1c>)
 8018a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018a5a:	bf00      	nop
 8018a5c:	08018a6d 	.word	0x08018a6d
 8018a60:	08018a73 	.word	0x08018a73
 8018a64:	08018a79 	.word	0x08018a79
 8018a68:	08018a7f 	.word	0x08018a7f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8018a6c:	2300      	movs	r3, #0
 8018a6e:	73fb      	strb	r3, [r7, #15]
    break;
 8018a70:	e00b      	b.n	8018a8a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8018a72:	2302      	movs	r3, #2
 8018a74:	73fb      	strb	r3, [r7, #15]
    break;
 8018a76:	e008      	b.n	8018a8a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8018a78:	2301      	movs	r3, #1
 8018a7a:	73fb      	strb	r3, [r7, #15]
    break;
 8018a7c:	e005      	b.n	8018a8a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8018a7e:	2302      	movs	r3, #2
 8018a80:	73fb      	strb	r3, [r7, #15]
    break;
 8018a82:	e002      	b.n	8018a8a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8018a84:	2302      	movs	r3, #2
 8018a86:	73fb      	strb	r3, [r7, #15]
    break;
 8018a88:	bf00      	nop
  }
  return usb_status;
 8018a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8018a8c:	4618      	mov	r0, r3
 8018a8e:	3714      	adds	r7, #20
 8018a90:	46bd      	mov	sp, r7
 8018a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a96:	4770      	bx	lr

08018a98 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8018a98:	b580      	push	{r7, lr}
 8018a9a:	b084      	sub	sp, #16
 8018a9c:	af00      	add	r7, sp, #0
 8018a9e:	4603      	mov	r3, r0
 8018aa0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8018aa2:	79fb      	ldrb	r3, [r7, #7]
 8018aa4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8018aa6:	79fb      	ldrb	r3, [r7, #7]
 8018aa8:	2b00      	cmp	r3, #0
 8018aaa:	d102      	bne.n	8018ab2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8018aac:	2300      	movs	r3, #0
 8018aae:	73fb      	strb	r3, [r7, #15]
 8018ab0:	e001      	b.n	8018ab6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8018ab2:	2301      	movs	r3, #1
 8018ab4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,(GPIO_PinState)data);
 8018ab6:	7bfb      	ldrb	r3, [r7, #15]
 8018ab8:	461a      	mov	r2, r3
 8018aba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8018abe:	4803      	ldr	r0, [pc, #12]	; (8018acc <MX_DriverVbusFS+0x34>)
 8018ac0:	f7ed fa90 	bl	8005fe4 <HAL_GPIO_WritePin>
}
 8018ac4:	bf00      	nop
 8018ac6:	3710      	adds	r7, #16
 8018ac8:	46bd      	mov	sp, r7
 8018aca:	bd80      	pop	{r7, pc}
 8018acc:	40020400 	.word	0x40020400

08018ad0 <__libc_init_array>:
 8018ad0:	b570      	push	{r4, r5, r6, lr}
 8018ad2:	4d0d      	ldr	r5, [pc, #52]	; (8018b08 <__libc_init_array+0x38>)
 8018ad4:	4c0d      	ldr	r4, [pc, #52]	; (8018b0c <__libc_init_array+0x3c>)
 8018ad6:	1b64      	subs	r4, r4, r5
 8018ad8:	10a4      	asrs	r4, r4, #2
 8018ada:	2600      	movs	r6, #0
 8018adc:	42a6      	cmp	r6, r4
 8018ade:	d109      	bne.n	8018af4 <__libc_init_array+0x24>
 8018ae0:	4d0b      	ldr	r5, [pc, #44]	; (8018b10 <__libc_init_array+0x40>)
 8018ae2:	4c0c      	ldr	r4, [pc, #48]	; (8018b14 <__libc_init_array+0x44>)
 8018ae4:	f002 fdbc 	bl	801b660 <_init>
 8018ae8:	1b64      	subs	r4, r4, r5
 8018aea:	10a4      	asrs	r4, r4, #2
 8018aec:	2600      	movs	r6, #0
 8018aee:	42a6      	cmp	r6, r4
 8018af0:	d105      	bne.n	8018afe <__libc_init_array+0x2e>
 8018af2:	bd70      	pop	{r4, r5, r6, pc}
 8018af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8018af8:	4798      	blx	r3
 8018afa:	3601      	adds	r6, #1
 8018afc:	e7ee      	b.n	8018adc <__libc_init_array+0xc>
 8018afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8018b02:	4798      	blx	r3
 8018b04:	3601      	adds	r6, #1
 8018b06:	e7f2      	b.n	8018aee <__libc_init_array+0x1e>
 8018b08:	0801ee20 	.word	0x0801ee20
 8018b0c:	0801ee20 	.word	0x0801ee20
 8018b10:	0801ee20 	.word	0x0801ee20
 8018b14:	0801ee24 	.word	0x0801ee24

08018b18 <malloc>:
 8018b18:	4b02      	ldr	r3, [pc, #8]	; (8018b24 <malloc+0xc>)
 8018b1a:	4601      	mov	r1, r0
 8018b1c:	6818      	ldr	r0, [r3, #0]
 8018b1e:	f000 b87f 	b.w	8018c20 <_malloc_r>
 8018b22:	bf00      	nop
 8018b24:	2000003c 	.word	0x2000003c

08018b28 <free>:
 8018b28:	4b02      	ldr	r3, [pc, #8]	; (8018b34 <free+0xc>)
 8018b2a:	4601      	mov	r1, r0
 8018b2c:	6818      	ldr	r0, [r3, #0]
 8018b2e:	f000 b827 	b.w	8018b80 <_free_r>
 8018b32:	bf00      	nop
 8018b34:	2000003c 	.word	0x2000003c

08018b38 <memcmp>:
 8018b38:	b530      	push	{r4, r5, lr}
 8018b3a:	3901      	subs	r1, #1
 8018b3c:	2400      	movs	r4, #0
 8018b3e:	42a2      	cmp	r2, r4
 8018b40:	d101      	bne.n	8018b46 <memcmp+0xe>
 8018b42:	2000      	movs	r0, #0
 8018b44:	e005      	b.n	8018b52 <memcmp+0x1a>
 8018b46:	5d03      	ldrb	r3, [r0, r4]
 8018b48:	3401      	adds	r4, #1
 8018b4a:	5d0d      	ldrb	r5, [r1, r4]
 8018b4c:	42ab      	cmp	r3, r5
 8018b4e:	d0f6      	beq.n	8018b3e <memcmp+0x6>
 8018b50:	1b58      	subs	r0, r3, r5
 8018b52:	bd30      	pop	{r4, r5, pc}

08018b54 <memcpy>:
 8018b54:	440a      	add	r2, r1
 8018b56:	4291      	cmp	r1, r2
 8018b58:	f100 33ff 	add.w	r3, r0, #4294967295
 8018b5c:	d100      	bne.n	8018b60 <memcpy+0xc>
 8018b5e:	4770      	bx	lr
 8018b60:	b510      	push	{r4, lr}
 8018b62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018b66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018b6a:	4291      	cmp	r1, r2
 8018b6c:	d1f9      	bne.n	8018b62 <memcpy+0xe>
 8018b6e:	bd10      	pop	{r4, pc}

08018b70 <memset>:
 8018b70:	4402      	add	r2, r0
 8018b72:	4603      	mov	r3, r0
 8018b74:	4293      	cmp	r3, r2
 8018b76:	d100      	bne.n	8018b7a <memset+0xa>
 8018b78:	4770      	bx	lr
 8018b7a:	f803 1b01 	strb.w	r1, [r3], #1
 8018b7e:	e7f9      	b.n	8018b74 <memset+0x4>

08018b80 <_free_r>:
 8018b80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018b82:	2900      	cmp	r1, #0
 8018b84:	d048      	beq.n	8018c18 <_free_r+0x98>
 8018b86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018b8a:	9001      	str	r0, [sp, #4]
 8018b8c:	2b00      	cmp	r3, #0
 8018b8e:	f1a1 0404 	sub.w	r4, r1, #4
 8018b92:	bfb8      	it	lt
 8018b94:	18e4      	addlt	r4, r4, r3
 8018b96:	f001 ff11 	bl	801a9bc <__malloc_lock>
 8018b9a:	4a20      	ldr	r2, [pc, #128]	; (8018c1c <_free_r+0x9c>)
 8018b9c:	9801      	ldr	r0, [sp, #4]
 8018b9e:	6813      	ldr	r3, [r2, #0]
 8018ba0:	4615      	mov	r5, r2
 8018ba2:	b933      	cbnz	r3, 8018bb2 <_free_r+0x32>
 8018ba4:	6063      	str	r3, [r4, #4]
 8018ba6:	6014      	str	r4, [r2, #0]
 8018ba8:	b003      	add	sp, #12
 8018baa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018bae:	f001 bf0b 	b.w	801a9c8 <__malloc_unlock>
 8018bb2:	42a3      	cmp	r3, r4
 8018bb4:	d90b      	bls.n	8018bce <_free_r+0x4e>
 8018bb6:	6821      	ldr	r1, [r4, #0]
 8018bb8:	1862      	adds	r2, r4, r1
 8018bba:	4293      	cmp	r3, r2
 8018bbc:	bf04      	itt	eq
 8018bbe:	681a      	ldreq	r2, [r3, #0]
 8018bc0:	685b      	ldreq	r3, [r3, #4]
 8018bc2:	6063      	str	r3, [r4, #4]
 8018bc4:	bf04      	itt	eq
 8018bc6:	1852      	addeq	r2, r2, r1
 8018bc8:	6022      	streq	r2, [r4, #0]
 8018bca:	602c      	str	r4, [r5, #0]
 8018bcc:	e7ec      	b.n	8018ba8 <_free_r+0x28>
 8018bce:	461a      	mov	r2, r3
 8018bd0:	685b      	ldr	r3, [r3, #4]
 8018bd2:	b10b      	cbz	r3, 8018bd8 <_free_r+0x58>
 8018bd4:	42a3      	cmp	r3, r4
 8018bd6:	d9fa      	bls.n	8018bce <_free_r+0x4e>
 8018bd8:	6811      	ldr	r1, [r2, #0]
 8018bda:	1855      	adds	r5, r2, r1
 8018bdc:	42a5      	cmp	r5, r4
 8018bde:	d10b      	bne.n	8018bf8 <_free_r+0x78>
 8018be0:	6824      	ldr	r4, [r4, #0]
 8018be2:	4421      	add	r1, r4
 8018be4:	1854      	adds	r4, r2, r1
 8018be6:	42a3      	cmp	r3, r4
 8018be8:	6011      	str	r1, [r2, #0]
 8018bea:	d1dd      	bne.n	8018ba8 <_free_r+0x28>
 8018bec:	681c      	ldr	r4, [r3, #0]
 8018bee:	685b      	ldr	r3, [r3, #4]
 8018bf0:	6053      	str	r3, [r2, #4]
 8018bf2:	4421      	add	r1, r4
 8018bf4:	6011      	str	r1, [r2, #0]
 8018bf6:	e7d7      	b.n	8018ba8 <_free_r+0x28>
 8018bf8:	d902      	bls.n	8018c00 <_free_r+0x80>
 8018bfa:	230c      	movs	r3, #12
 8018bfc:	6003      	str	r3, [r0, #0]
 8018bfe:	e7d3      	b.n	8018ba8 <_free_r+0x28>
 8018c00:	6825      	ldr	r5, [r4, #0]
 8018c02:	1961      	adds	r1, r4, r5
 8018c04:	428b      	cmp	r3, r1
 8018c06:	bf04      	itt	eq
 8018c08:	6819      	ldreq	r1, [r3, #0]
 8018c0a:	685b      	ldreq	r3, [r3, #4]
 8018c0c:	6063      	str	r3, [r4, #4]
 8018c0e:	bf04      	itt	eq
 8018c10:	1949      	addeq	r1, r1, r5
 8018c12:	6021      	streq	r1, [r4, #0]
 8018c14:	6054      	str	r4, [r2, #4]
 8018c16:	e7c7      	b.n	8018ba8 <_free_r+0x28>
 8018c18:	b003      	add	sp, #12
 8018c1a:	bd30      	pop	{r4, r5, pc}
 8018c1c:	200003d0 	.word	0x200003d0

08018c20 <_malloc_r>:
 8018c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c22:	1ccd      	adds	r5, r1, #3
 8018c24:	f025 0503 	bic.w	r5, r5, #3
 8018c28:	3508      	adds	r5, #8
 8018c2a:	2d0c      	cmp	r5, #12
 8018c2c:	bf38      	it	cc
 8018c2e:	250c      	movcc	r5, #12
 8018c30:	2d00      	cmp	r5, #0
 8018c32:	4606      	mov	r6, r0
 8018c34:	db01      	blt.n	8018c3a <_malloc_r+0x1a>
 8018c36:	42a9      	cmp	r1, r5
 8018c38:	d903      	bls.n	8018c42 <_malloc_r+0x22>
 8018c3a:	230c      	movs	r3, #12
 8018c3c:	6033      	str	r3, [r6, #0]
 8018c3e:	2000      	movs	r0, #0
 8018c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018c42:	f001 febb 	bl	801a9bc <__malloc_lock>
 8018c46:	4921      	ldr	r1, [pc, #132]	; (8018ccc <_malloc_r+0xac>)
 8018c48:	680a      	ldr	r2, [r1, #0]
 8018c4a:	4614      	mov	r4, r2
 8018c4c:	b99c      	cbnz	r4, 8018c76 <_malloc_r+0x56>
 8018c4e:	4f20      	ldr	r7, [pc, #128]	; (8018cd0 <_malloc_r+0xb0>)
 8018c50:	683b      	ldr	r3, [r7, #0]
 8018c52:	b923      	cbnz	r3, 8018c5e <_malloc_r+0x3e>
 8018c54:	4621      	mov	r1, r4
 8018c56:	4630      	mov	r0, r6
 8018c58:	f000 fd14 	bl	8019684 <_sbrk_r>
 8018c5c:	6038      	str	r0, [r7, #0]
 8018c5e:	4629      	mov	r1, r5
 8018c60:	4630      	mov	r0, r6
 8018c62:	f000 fd0f 	bl	8019684 <_sbrk_r>
 8018c66:	1c43      	adds	r3, r0, #1
 8018c68:	d123      	bne.n	8018cb2 <_malloc_r+0x92>
 8018c6a:	230c      	movs	r3, #12
 8018c6c:	6033      	str	r3, [r6, #0]
 8018c6e:	4630      	mov	r0, r6
 8018c70:	f001 feaa 	bl	801a9c8 <__malloc_unlock>
 8018c74:	e7e3      	b.n	8018c3e <_malloc_r+0x1e>
 8018c76:	6823      	ldr	r3, [r4, #0]
 8018c78:	1b5b      	subs	r3, r3, r5
 8018c7a:	d417      	bmi.n	8018cac <_malloc_r+0x8c>
 8018c7c:	2b0b      	cmp	r3, #11
 8018c7e:	d903      	bls.n	8018c88 <_malloc_r+0x68>
 8018c80:	6023      	str	r3, [r4, #0]
 8018c82:	441c      	add	r4, r3
 8018c84:	6025      	str	r5, [r4, #0]
 8018c86:	e004      	b.n	8018c92 <_malloc_r+0x72>
 8018c88:	6863      	ldr	r3, [r4, #4]
 8018c8a:	42a2      	cmp	r2, r4
 8018c8c:	bf0c      	ite	eq
 8018c8e:	600b      	streq	r3, [r1, #0]
 8018c90:	6053      	strne	r3, [r2, #4]
 8018c92:	4630      	mov	r0, r6
 8018c94:	f001 fe98 	bl	801a9c8 <__malloc_unlock>
 8018c98:	f104 000b 	add.w	r0, r4, #11
 8018c9c:	1d23      	adds	r3, r4, #4
 8018c9e:	f020 0007 	bic.w	r0, r0, #7
 8018ca2:	1ac2      	subs	r2, r0, r3
 8018ca4:	d0cc      	beq.n	8018c40 <_malloc_r+0x20>
 8018ca6:	1a1b      	subs	r3, r3, r0
 8018ca8:	50a3      	str	r3, [r4, r2]
 8018caa:	e7c9      	b.n	8018c40 <_malloc_r+0x20>
 8018cac:	4622      	mov	r2, r4
 8018cae:	6864      	ldr	r4, [r4, #4]
 8018cb0:	e7cc      	b.n	8018c4c <_malloc_r+0x2c>
 8018cb2:	1cc4      	adds	r4, r0, #3
 8018cb4:	f024 0403 	bic.w	r4, r4, #3
 8018cb8:	42a0      	cmp	r0, r4
 8018cba:	d0e3      	beq.n	8018c84 <_malloc_r+0x64>
 8018cbc:	1a21      	subs	r1, r4, r0
 8018cbe:	4630      	mov	r0, r6
 8018cc0:	f000 fce0 	bl	8019684 <_sbrk_r>
 8018cc4:	3001      	adds	r0, #1
 8018cc6:	d1dd      	bne.n	8018c84 <_malloc_r+0x64>
 8018cc8:	e7cf      	b.n	8018c6a <_malloc_r+0x4a>
 8018cca:	bf00      	nop
 8018ccc:	200003d0 	.word	0x200003d0
 8018cd0:	200003d4 	.word	0x200003d4

08018cd4 <__cvt>:
 8018cd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018cd8:	ec55 4b10 	vmov	r4, r5, d0
 8018cdc:	2d00      	cmp	r5, #0
 8018cde:	460e      	mov	r6, r1
 8018ce0:	4619      	mov	r1, r3
 8018ce2:	462b      	mov	r3, r5
 8018ce4:	bfbb      	ittet	lt
 8018ce6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8018cea:	461d      	movlt	r5, r3
 8018cec:	2300      	movge	r3, #0
 8018cee:	232d      	movlt	r3, #45	; 0x2d
 8018cf0:	700b      	strb	r3, [r1, #0]
 8018cf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018cf4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8018cf8:	4691      	mov	r9, r2
 8018cfa:	f023 0820 	bic.w	r8, r3, #32
 8018cfe:	bfbc      	itt	lt
 8018d00:	4622      	movlt	r2, r4
 8018d02:	4614      	movlt	r4, r2
 8018d04:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8018d08:	d005      	beq.n	8018d16 <__cvt+0x42>
 8018d0a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8018d0e:	d100      	bne.n	8018d12 <__cvt+0x3e>
 8018d10:	3601      	adds	r6, #1
 8018d12:	2102      	movs	r1, #2
 8018d14:	e000      	b.n	8018d18 <__cvt+0x44>
 8018d16:	2103      	movs	r1, #3
 8018d18:	ab03      	add	r3, sp, #12
 8018d1a:	9301      	str	r3, [sp, #4]
 8018d1c:	ab02      	add	r3, sp, #8
 8018d1e:	9300      	str	r3, [sp, #0]
 8018d20:	ec45 4b10 	vmov	d0, r4, r5
 8018d24:	4653      	mov	r3, sl
 8018d26:	4632      	mov	r2, r6
 8018d28:	f000 fe26 	bl	8019978 <_dtoa_r>
 8018d2c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8018d30:	4607      	mov	r7, r0
 8018d32:	d102      	bne.n	8018d3a <__cvt+0x66>
 8018d34:	f019 0f01 	tst.w	r9, #1
 8018d38:	d022      	beq.n	8018d80 <__cvt+0xac>
 8018d3a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8018d3e:	eb07 0906 	add.w	r9, r7, r6
 8018d42:	d110      	bne.n	8018d66 <__cvt+0x92>
 8018d44:	783b      	ldrb	r3, [r7, #0]
 8018d46:	2b30      	cmp	r3, #48	; 0x30
 8018d48:	d10a      	bne.n	8018d60 <__cvt+0x8c>
 8018d4a:	2200      	movs	r2, #0
 8018d4c:	2300      	movs	r3, #0
 8018d4e:	4620      	mov	r0, r4
 8018d50:	4629      	mov	r1, r5
 8018d52:	f7e7 feb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8018d56:	b918      	cbnz	r0, 8018d60 <__cvt+0x8c>
 8018d58:	f1c6 0601 	rsb	r6, r6, #1
 8018d5c:	f8ca 6000 	str.w	r6, [sl]
 8018d60:	f8da 3000 	ldr.w	r3, [sl]
 8018d64:	4499      	add	r9, r3
 8018d66:	2200      	movs	r2, #0
 8018d68:	2300      	movs	r3, #0
 8018d6a:	4620      	mov	r0, r4
 8018d6c:	4629      	mov	r1, r5
 8018d6e:	f7e7 feab 	bl	8000ac8 <__aeabi_dcmpeq>
 8018d72:	b108      	cbz	r0, 8018d78 <__cvt+0xa4>
 8018d74:	f8cd 900c 	str.w	r9, [sp, #12]
 8018d78:	2230      	movs	r2, #48	; 0x30
 8018d7a:	9b03      	ldr	r3, [sp, #12]
 8018d7c:	454b      	cmp	r3, r9
 8018d7e:	d307      	bcc.n	8018d90 <__cvt+0xbc>
 8018d80:	9b03      	ldr	r3, [sp, #12]
 8018d82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018d84:	1bdb      	subs	r3, r3, r7
 8018d86:	4638      	mov	r0, r7
 8018d88:	6013      	str	r3, [r2, #0]
 8018d8a:	b004      	add	sp, #16
 8018d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018d90:	1c59      	adds	r1, r3, #1
 8018d92:	9103      	str	r1, [sp, #12]
 8018d94:	701a      	strb	r2, [r3, #0]
 8018d96:	e7f0      	b.n	8018d7a <__cvt+0xa6>

08018d98 <__exponent>:
 8018d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018d9a:	4603      	mov	r3, r0
 8018d9c:	2900      	cmp	r1, #0
 8018d9e:	bfb8      	it	lt
 8018da0:	4249      	neglt	r1, r1
 8018da2:	f803 2b02 	strb.w	r2, [r3], #2
 8018da6:	bfb4      	ite	lt
 8018da8:	222d      	movlt	r2, #45	; 0x2d
 8018daa:	222b      	movge	r2, #43	; 0x2b
 8018dac:	2909      	cmp	r1, #9
 8018dae:	7042      	strb	r2, [r0, #1]
 8018db0:	dd2a      	ble.n	8018e08 <__exponent+0x70>
 8018db2:	f10d 0407 	add.w	r4, sp, #7
 8018db6:	46a4      	mov	ip, r4
 8018db8:	270a      	movs	r7, #10
 8018dba:	46a6      	mov	lr, r4
 8018dbc:	460a      	mov	r2, r1
 8018dbe:	fb91 f6f7 	sdiv	r6, r1, r7
 8018dc2:	fb07 1516 	mls	r5, r7, r6, r1
 8018dc6:	3530      	adds	r5, #48	; 0x30
 8018dc8:	2a63      	cmp	r2, #99	; 0x63
 8018dca:	f104 34ff 	add.w	r4, r4, #4294967295
 8018dce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8018dd2:	4631      	mov	r1, r6
 8018dd4:	dcf1      	bgt.n	8018dba <__exponent+0x22>
 8018dd6:	3130      	adds	r1, #48	; 0x30
 8018dd8:	f1ae 0502 	sub.w	r5, lr, #2
 8018ddc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8018de0:	1c44      	adds	r4, r0, #1
 8018de2:	4629      	mov	r1, r5
 8018de4:	4561      	cmp	r1, ip
 8018de6:	d30a      	bcc.n	8018dfe <__exponent+0x66>
 8018de8:	f10d 0209 	add.w	r2, sp, #9
 8018dec:	eba2 020e 	sub.w	r2, r2, lr
 8018df0:	4565      	cmp	r5, ip
 8018df2:	bf88      	it	hi
 8018df4:	2200      	movhi	r2, #0
 8018df6:	4413      	add	r3, r2
 8018df8:	1a18      	subs	r0, r3, r0
 8018dfa:	b003      	add	sp, #12
 8018dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018dfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018e02:	f804 2f01 	strb.w	r2, [r4, #1]!
 8018e06:	e7ed      	b.n	8018de4 <__exponent+0x4c>
 8018e08:	2330      	movs	r3, #48	; 0x30
 8018e0a:	3130      	adds	r1, #48	; 0x30
 8018e0c:	7083      	strb	r3, [r0, #2]
 8018e0e:	70c1      	strb	r1, [r0, #3]
 8018e10:	1d03      	adds	r3, r0, #4
 8018e12:	e7f1      	b.n	8018df8 <__exponent+0x60>

08018e14 <_printf_float>:
 8018e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e18:	ed2d 8b02 	vpush	{d8}
 8018e1c:	b08d      	sub	sp, #52	; 0x34
 8018e1e:	460c      	mov	r4, r1
 8018e20:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8018e24:	4616      	mov	r6, r2
 8018e26:	461f      	mov	r7, r3
 8018e28:	4605      	mov	r5, r0
 8018e2a:	f001 fd5b 	bl	801a8e4 <_localeconv_r>
 8018e2e:	f8d0 a000 	ldr.w	sl, [r0]
 8018e32:	4650      	mov	r0, sl
 8018e34:	f7e7 f9cc 	bl	80001d0 <strlen>
 8018e38:	2300      	movs	r3, #0
 8018e3a:	930a      	str	r3, [sp, #40]	; 0x28
 8018e3c:	6823      	ldr	r3, [r4, #0]
 8018e3e:	9305      	str	r3, [sp, #20]
 8018e40:	f8d8 3000 	ldr.w	r3, [r8]
 8018e44:	f894 b018 	ldrb.w	fp, [r4, #24]
 8018e48:	3307      	adds	r3, #7
 8018e4a:	f023 0307 	bic.w	r3, r3, #7
 8018e4e:	f103 0208 	add.w	r2, r3, #8
 8018e52:	f8c8 2000 	str.w	r2, [r8]
 8018e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e5a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8018e5e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8018e62:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8018e66:	9307      	str	r3, [sp, #28]
 8018e68:	f8cd 8018 	str.w	r8, [sp, #24]
 8018e6c:	ee08 0a10 	vmov	s16, r0
 8018e70:	4b9f      	ldr	r3, [pc, #636]	; (80190f0 <_printf_float+0x2dc>)
 8018e72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018e76:	f04f 32ff 	mov.w	r2, #4294967295
 8018e7a:	f7e7 fe57 	bl	8000b2c <__aeabi_dcmpun>
 8018e7e:	bb88      	cbnz	r0, 8018ee4 <_printf_float+0xd0>
 8018e80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018e84:	4b9a      	ldr	r3, [pc, #616]	; (80190f0 <_printf_float+0x2dc>)
 8018e86:	f04f 32ff 	mov.w	r2, #4294967295
 8018e8a:	f7e7 fe31 	bl	8000af0 <__aeabi_dcmple>
 8018e8e:	bb48      	cbnz	r0, 8018ee4 <_printf_float+0xd0>
 8018e90:	2200      	movs	r2, #0
 8018e92:	2300      	movs	r3, #0
 8018e94:	4640      	mov	r0, r8
 8018e96:	4649      	mov	r1, r9
 8018e98:	f7e7 fe20 	bl	8000adc <__aeabi_dcmplt>
 8018e9c:	b110      	cbz	r0, 8018ea4 <_printf_float+0x90>
 8018e9e:	232d      	movs	r3, #45	; 0x2d
 8018ea0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018ea4:	4b93      	ldr	r3, [pc, #588]	; (80190f4 <_printf_float+0x2e0>)
 8018ea6:	4894      	ldr	r0, [pc, #592]	; (80190f8 <_printf_float+0x2e4>)
 8018ea8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8018eac:	bf94      	ite	ls
 8018eae:	4698      	movls	r8, r3
 8018eb0:	4680      	movhi	r8, r0
 8018eb2:	2303      	movs	r3, #3
 8018eb4:	6123      	str	r3, [r4, #16]
 8018eb6:	9b05      	ldr	r3, [sp, #20]
 8018eb8:	f023 0204 	bic.w	r2, r3, #4
 8018ebc:	6022      	str	r2, [r4, #0]
 8018ebe:	f04f 0900 	mov.w	r9, #0
 8018ec2:	9700      	str	r7, [sp, #0]
 8018ec4:	4633      	mov	r3, r6
 8018ec6:	aa0b      	add	r2, sp, #44	; 0x2c
 8018ec8:	4621      	mov	r1, r4
 8018eca:	4628      	mov	r0, r5
 8018ecc:	f000 f9d8 	bl	8019280 <_printf_common>
 8018ed0:	3001      	adds	r0, #1
 8018ed2:	f040 8090 	bne.w	8018ff6 <_printf_float+0x1e2>
 8018ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8018eda:	b00d      	add	sp, #52	; 0x34
 8018edc:	ecbd 8b02 	vpop	{d8}
 8018ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ee4:	4642      	mov	r2, r8
 8018ee6:	464b      	mov	r3, r9
 8018ee8:	4640      	mov	r0, r8
 8018eea:	4649      	mov	r1, r9
 8018eec:	f7e7 fe1e 	bl	8000b2c <__aeabi_dcmpun>
 8018ef0:	b140      	cbz	r0, 8018f04 <_printf_float+0xf0>
 8018ef2:	464b      	mov	r3, r9
 8018ef4:	2b00      	cmp	r3, #0
 8018ef6:	bfbc      	itt	lt
 8018ef8:	232d      	movlt	r3, #45	; 0x2d
 8018efa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8018efe:	487f      	ldr	r0, [pc, #508]	; (80190fc <_printf_float+0x2e8>)
 8018f00:	4b7f      	ldr	r3, [pc, #508]	; (8019100 <_printf_float+0x2ec>)
 8018f02:	e7d1      	b.n	8018ea8 <_printf_float+0x94>
 8018f04:	6863      	ldr	r3, [r4, #4]
 8018f06:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8018f0a:	9206      	str	r2, [sp, #24]
 8018f0c:	1c5a      	adds	r2, r3, #1
 8018f0e:	d13f      	bne.n	8018f90 <_printf_float+0x17c>
 8018f10:	2306      	movs	r3, #6
 8018f12:	6063      	str	r3, [r4, #4]
 8018f14:	9b05      	ldr	r3, [sp, #20]
 8018f16:	6861      	ldr	r1, [r4, #4]
 8018f18:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8018f1c:	2300      	movs	r3, #0
 8018f1e:	9303      	str	r3, [sp, #12]
 8018f20:	ab0a      	add	r3, sp, #40	; 0x28
 8018f22:	e9cd b301 	strd	fp, r3, [sp, #4]
 8018f26:	ab09      	add	r3, sp, #36	; 0x24
 8018f28:	ec49 8b10 	vmov	d0, r8, r9
 8018f2c:	9300      	str	r3, [sp, #0]
 8018f2e:	6022      	str	r2, [r4, #0]
 8018f30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8018f34:	4628      	mov	r0, r5
 8018f36:	f7ff fecd 	bl	8018cd4 <__cvt>
 8018f3a:	9b06      	ldr	r3, [sp, #24]
 8018f3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018f3e:	2b47      	cmp	r3, #71	; 0x47
 8018f40:	4680      	mov	r8, r0
 8018f42:	d108      	bne.n	8018f56 <_printf_float+0x142>
 8018f44:	1cc8      	adds	r0, r1, #3
 8018f46:	db02      	blt.n	8018f4e <_printf_float+0x13a>
 8018f48:	6863      	ldr	r3, [r4, #4]
 8018f4a:	4299      	cmp	r1, r3
 8018f4c:	dd41      	ble.n	8018fd2 <_printf_float+0x1be>
 8018f4e:	f1ab 0b02 	sub.w	fp, fp, #2
 8018f52:	fa5f fb8b 	uxtb.w	fp, fp
 8018f56:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8018f5a:	d820      	bhi.n	8018f9e <_printf_float+0x18a>
 8018f5c:	3901      	subs	r1, #1
 8018f5e:	465a      	mov	r2, fp
 8018f60:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8018f64:	9109      	str	r1, [sp, #36]	; 0x24
 8018f66:	f7ff ff17 	bl	8018d98 <__exponent>
 8018f6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018f6c:	1813      	adds	r3, r2, r0
 8018f6e:	2a01      	cmp	r2, #1
 8018f70:	4681      	mov	r9, r0
 8018f72:	6123      	str	r3, [r4, #16]
 8018f74:	dc02      	bgt.n	8018f7c <_printf_float+0x168>
 8018f76:	6822      	ldr	r2, [r4, #0]
 8018f78:	07d2      	lsls	r2, r2, #31
 8018f7a:	d501      	bpl.n	8018f80 <_printf_float+0x16c>
 8018f7c:	3301      	adds	r3, #1
 8018f7e:	6123      	str	r3, [r4, #16]
 8018f80:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8018f84:	2b00      	cmp	r3, #0
 8018f86:	d09c      	beq.n	8018ec2 <_printf_float+0xae>
 8018f88:	232d      	movs	r3, #45	; 0x2d
 8018f8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018f8e:	e798      	b.n	8018ec2 <_printf_float+0xae>
 8018f90:	9a06      	ldr	r2, [sp, #24]
 8018f92:	2a47      	cmp	r2, #71	; 0x47
 8018f94:	d1be      	bne.n	8018f14 <_printf_float+0x100>
 8018f96:	2b00      	cmp	r3, #0
 8018f98:	d1bc      	bne.n	8018f14 <_printf_float+0x100>
 8018f9a:	2301      	movs	r3, #1
 8018f9c:	e7b9      	b.n	8018f12 <_printf_float+0xfe>
 8018f9e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8018fa2:	d118      	bne.n	8018fd6 <_printf_float+0x1c2>
 8018fa4:	2900      	cmp	r1, #0
 8018fa6:	6863      	ldr	r3, [r4, #4]
 8018fa8:	dd0b      	ble.n	8018fc2 <_printf_float+0x1ae>
 8018faa:	6121      	str	r1, [r4, #16]
 8018fac:	b913      	cbnz	r3, 8018fb4 <_printf_float+0x1a0>
 8018fae:	6822      	ldr	r2, [r4, #0]
 8018fb0:	07d0      	lsls	r0, r2, #31
 8018fb2:	d502      	bpl.n	8018fba <_printf_float+0x1a6>
 8018fb4:	3301      	adds	r3, #1
 8018fb6:	440b      	add	r3, r1
 8018fb8:	6123      	str	r3, [r4, #16]
 8018fba:	65a1      	str	r1, [r4, #88]	; 0x58
 8018fbc:	f04f 0900 	mov.w	r9, #0
 8018fc0:	e7de      	b.n	8018f80 <_printf_float+0x16c>
 8018fc2:	b913      	cbnz	r3, 8018fca <_printf_float+0x1b6>
 8018fc4:	6822      	ldr	r2, [r4, #0]
 8018fc6:	07d2      	lsls	r2, r2, #31
 8018fc8:	d501      	bpl.n	8018fce <_printf_float+0x1ba>
 8018fca:	3302      	adds	r3, #2
 8018fcc:	e7f4      	b.n	8018fb8 <_printf_float+0x1a4>
 8018fce:	2301      	movs	r3, #1
 8018fd0:	e7f2      	b.n	8018fb8 <_printf_float+0x1a4>
 8018fd2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8018fd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018fd8:	4299      	cmp	r1, r3
 8018fda:	db05      	blt.n	8018fe8 <_printf_float+0x1d4>
 8018fdc:	6823      	ldr	r3, [r4, #0]
 8018fde:	6121      	str	r1, [r4, #16]
 8018fe0:	07d8      	lsls	r0, r3, #31
 8018fe2:	d5ea      	bpl.n	8018fba <_printf_float+0x1a6>
 8018fe4:	1c4b      	adds	r3, r1, #1
 8018fe6:	e7e7      	b.n	8018fb8 <_printf_float+0x1a4>
 8018fe8:	2900      	cmp	r1, #0
 8018fea:	bfd4      	ite	le
 8018fec:	f1c1 0202 	rsble	r2, r1, #2
 8018ff0:	2201      	movgt	r2, #1
 8018ff2:	4413      	add	r3, r2
 8018ff4:	e7e0      	b.n	8018fb8 <_printf_float+0x1a4>
 8018ff6:	6823      	ldr	r3, [r4, #0]
 8018ff8:	055a      	lsls	r2, r3, #21
 8018ffa:	d407      	bmi.n	801900c <_printf_float+0x1f8>
 8018ffc:	6923      	ldr	r3, [r4, #16]
 8018ffe:	4642      	mov	r2, r8
 8019000:	4631      	mov	r1, r6
 8019002:	4628      	mov	r0, r5
 8019004:	47b8      	blx	r7
 8019006:	3001      	adds	r0, #1
 8019008:	d12c      	bne.n	8019064 <_printf_float+0x250>
 801900a:	e764      	b.n	8018ed6 <_printf_float+0xc2>
 801900c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8019010:	f240 80e0 	bls.w	80191d4 <_printf_float+0x3c0>
 8019014:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019018:	2200      	movs	r2, #0
 801901a:	2300      	movs	r3, #0
 801901c:	f7e7 fd54 	bl	8000ac8 <__aeabi_dcmpeq>
 8019020:	2800      	cmp	r0, #0
 8019022:	d034      	beq.n	801908e <_printf_float+0x27a>
 8019024:	4a37      	ldr	r2, [pc, #220]	; (8019104 <_printf_float+0x2f0>)
 8019026:	2301      	movs	r3, #1
 8019028:	4631      	mov	r1, r6
 801902a:	4628      	mov	r0, r5
 801902c:	47b8      	blx	r7
 801902e:	3001      	adds	r0, #1
 8019030:	f43f af51 	beq.w	8018ed6 <_printf_float+0xc2>
 8019034:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8019038:	429a      	cmp	r2, r3
 801903a:	db02      	blt.n	8019042 <_printf_float+0x22e>
 801903c:	6823      	ldr	r3, [r4, #0]
 801903e:	07d8      	lsls	r0, r3, #31
 8019040:	d510      	bpl.n	8019064 <_printf_float+0x250>
 8019042:	ee18 3a10 	vmov	r3, s16
 8019046:	4652      	mov	r2, sl
 8019048:	4631      	mov	r1, r6
 801904a:	4628      	mov	r0, r5
 801904c:	47b8      	blx	r7
 801904e:	3001      	adds	r0, #1
 8019050:	f43f af41 	beq.w	8018ed6 <_printf_float+0xc2>
 8019054:	f04f 0800 	mov.w	r8, #0
 8019058:	f104 091a 	add.w	r9, r4, #26
 801905c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801905e:	3b01      	subs	r3, #1
 8019060:	4543      	cmp	r3, r8
 8019062:	dc09      	bgt.n	8019078 <_printf_float+0x264>
 8019064:	6823      	ldr	r3, [r4, #0]
 8019066:	079b      	lsls	r3, r3, #30
 8019068:	f100 8105 	bmi.w	8019276 <_printf_float+0x462>
 801906c:	68e0      	ldr	r0, [r4, #12]
 801906e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019070:	4298      	cmp	r0, r3
 8019072:	bfb8      	it	lt
 8019074:	4618      	movlt	r0, r3
 8019076:	e730      	b.n	8018eda <_printf_float+0xc6>
 8019078:	2301      	movs	r3, #1
 801907a:	464a      	mov	r2, r9
 801907c:	4631      	mov	r1, r6
 801907e:	4628      	mov	r0, r5
 8019080:	47b8      	blx	r7
 8019082:	3001      	adds	r0, #1
 8019084:	f43f af27 	beq.w	8018ed6 <_printf_float+0xc2>
 8019088:	f108 0801 	add.w	r8, r8, #1
 801908c:	e7e6      	b.n	801905c <_printf_float+0x248>
 801908e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019090:	2b00      	cmp	r3, #0
 8019092:	dc39      	bgt.n	8019108 <_printf_float+0x2f4>
 8019094:	4a1b      	ldr	r2, [pc, #108]	; (8019104 <_printf_float+0x2f0>)
 8019096:	2301      	movs	r3, #1
 8019098:	4631      	mov	r1, r6
 801909a:	4628      	mov	r0, r5
 801909c:	47b8      	blx	r7
 801909e:	3001      	adds	r0, #1
 80190a0:	f43f af19 	beq.w	8018ed6 <_printf_float+0xc2>
 80190a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80190a8:	4313      	orrs	r3, r2
 80190aa:	d102      	bne.n	80190b2 <_printf_float+0x29e>
 80190ac:	6823      	ldr	r3, [r4, #0]
 80190ae:	07d9      	lsls	r1, r3, #31
 80190b0:	d5d8      	bpl.n	8019064 <_printf_float+0x250>
 80190b2:	ee18 3a10 	vmov	r3, s16
 80190b6:	4652      	mov	r2, sl
 80190b8:	4631      	mov	r1, r6
 80190ba:	4628      	mov	r0, r5
 80190bc:	47b8      	blx	r7
 80190be:	3001      	adds	r0, #1
 80190c0:	f43f af09 	beq.w	8018ed6 <_printf_float+0xc2>
 80190c4:	f04f 0900 	mov.w	r9, #0
 80190c8:	f104 0a1a 	add.w	sl, r4, #26
 80190cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80190ce:	425b      	negs	r3, r3
 80190d0:	454b      	cmp	r3, r9
 80190d2:	dc01      	bgt.n	80190d8 <_printf_float+0x2c4>
 80190d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80190d6:	e792      	b.n	8018ffe <_printf_float+0x1ea>
 80190d8:	2301      	movs	r3, #1
 80190da:	4652      	mov	r2, sl
 80190dc:	4631      	mov	r1, r6
 80190de:	4628      	mov	r0, r5
 80190e0:	47b8      	blx	r7
 80190e2:	3001      	adds	r0, #1
 80190e4:	f43f aef7 	beq.w	8018ed6 <_printf_float+0xc2>
 80190e8:	f109 0901 	add.w	r9, r9, #1
 80190ec:	e7ee      	b.n	80190cc <_printf_float+0x2b8>
 80190ee:	bf00      	nop
 80190f0:	7fefffff 	.word	0x7fefffff
 80190f4:	0801eadc 	.word	0x0801eadc
 80190f8:	0801eae0 	.word	0x0801eae0
 80190fc:	0801eae8 	.word	0x0801eae8
 8019100:	0801eae4 	.word	0x0801eae4
 8019104:	0801eaec 	.word	0x0801eaec
 8019108:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801910a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801910c:	429a      	cmp	r2, r3
 801910e:	bfa8      	it	ge
 8019110:	461a      	movge	r2, r3
 8019112:	2a00      	cmp	r2, #0
 8019114:	4691      	mov	r9, r2
 8019116:	dc37      	bgt.n	8019188 <_printf_float+0x374>
 8019118:	f04f 0b00 	mov.w	fp, #0
 801911c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019120:	f104 021a 	add.w	r2, r4, #26
 8019124:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8019126:	9305      	str	r3, [sp, #20]
 8019128:	eba3 0309 	sub.w	r3, r3, r9
 801912c:	455b      	cmp	r3, fp
 801912e:	dc33      	bgt.n	8019198 <_printf_float+0x384>
 8019130:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8019134:	429a      	cmp	r2, r3
 8019136:	db3b      	blt.n	80191b0 <_printf_float+0x39c>
 8019138:	6823      	ldr	r3, [r4, #0]
 801913a:	07da      	lsls	r2, r3, #31
 801913c:	d438      	bmi.n	80191b0 <_printf_float+0x39c>
 801913e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019140:	9b05      	ldr	r3, [sp, #20]
 8019142:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019144:	1ad3      	subs	r3, r2, r3
 8019146:	eba2 0901 	sub.w	r9, r2, r1
 801914a:	4599      	cmp	r9, r3
 801914c:	bfa8      	it	ge
 801914e:	4699      	movge	r9, r3
 8019150:	f1b9 0f00 	cmp.w	r9, #0
 8019154:	dc35      	bgt.n	80191c2 <_printf_float+0x3ae>
 8019156:	f04f 0800 	mov.w	r8, #0
 801915a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801915e:	f104 0a1a 	add.w	sl, r4, #26
 8019162:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8019166:	1a9b      	subs	r3, r3, r2
 8019168:	eba3 0309 	sub.w	r3, r3, r9
 801916c:	4543      	cmp	r3, r8
 801916e:	f77f af79 	ble.w	8019064 <_printf_float+0x250>
 8019172:	2301      	movs	r3, #1
 8019174:	4652      	mov	r2, sl
 8019176:	4631      	mov	r1, r6
 8019178:	4628      	mov	r0, r5
 801917a:	47b8      	blx	r7
 801917c:	3001      	adds	r0, #1
 801917e:	f43f aeaa 	beq.w	8018ed6 <_printf_float+0xc2>
 8019182:	f108 0801 	add.w	r8, r8, #1
 8019186:	e7ec      	b.n	8019162 <_printf_float+0x34e>
 8019188:	4613      	mov	r3, r2
 801918a:	4631      	mov	r1, r6
 801918c:	4642      	mov	r2, r8
 801918e:	4628      	mov	r0, r5
 8019190:	47b8      	blx	r7
 8019192:	3001      	adds	r0, #1
 8019194:	d1c0      	bne.n	8019118 <_printf_float+0x304>
 8019196:	e69e      	b.n	8018ed6 <_printf_float+0xc2>
 8019198:	2301      	movs	r3, #1
 801919a:	4631      	mov	r1, r6
 801919c:	4628      	mov	r0, r5
 801919e:	9205      	str	r2, [sp, #20]
 80191a0:	47b8      	blx	r7
 80191a2:	3001      	adds	r0, #1
 80191a4:	f43f ae97 	beq.w	8018ed6 <_printf_float+0xc2>
 80191a8:	9a05      	ldr	r2, [sp, #20]
 80191aa:	f10b 0b01 	add.w	fp, fp, #1
 80191ae:	e7b9      	b.n	8019124 <_printf_float+0x310>
 80191b0:	ee18 3a10 	vmov	r3, s16
 80191b4:	4652      	mov	r2, sl
 80191b6:	4631      	mov	r1, r6
 80191b8:	4628      	mov	r0, r5
 80191ba:	47b8      	blx	r7
 80191bc:	3001      	adds	r0, #1
 80191be:	d1be      	bne.n	801913e <_printf_float+0x32a>
 80191c0:	e689      	b.n	8018ed6 <_printf_float+0xc2>
 80191c2:	9a05      	ldr	r2, [sp, #20]
 80191c4:	464b      	mov	r3, r9
 80191c6:	4442      	add	r2, r8
 80191c8:	4631      	mov	r1, r6
 80191ca:	4628      	mov	r0, r5
 80191cc:	47b8      	blx	r7
 80191ce:	3001      	adds	r0, #1
 80191d0:	d1c1      	bne.n	8019156 <_printf_float+0x342>
 80191d2:	e680      	b.n	8018ed6 <_printf_float+0xc2>
 80191d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80191d6:	2a01      	cmp	r2, #1
 80191d8:	dc01      	bgt.n	80191de <_printf_float+0x3ca>
 80191da:	07db      	lsls	r3, r3, #31
 80191dc:	d538      	bpl.n	8019250 <_printf_float+0x43c>
 80191de:	2301      	movs	r3, #1
 80191e0:	4642      	mov	r2, r8
 80191e2:	4631      	mov	r1, r6
 80191e4:	4628      	mov	r0, r5
 80191e6:	47b8      	blx	r7
 80191e8:	3001      	adds	r0, #1
 80191ea:	f43f ae74 	beq.w	8018ed6 <_printf_float+0xc2>
 80191ee:	ee18 3a10 	vmov	r3, s16
 80191f2:	4652      	mov	r2, sl
 80191f4:	4631      	mov	r1, r6
 80191f6:	4628      	mov	r0, r5
 80191f8:	47b8      	blx	r7
 80191fa:	3001      	adds	r0, #1
 80191fc:	f43f ae6b 	beq.w	8018ed6 <_printf_float+0xc2>
 8019200:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019204:	2200      	movs	r2, #0
 8019206:	2300      	movs	r3, #0
 8019208:	f7e7 fc5e 	bl	8000ac8 <__aeabi_dcmpeq>
 801920c:	b9d8      	cbnz	r0, 8019246 <_printf_float+0x432>
 801920e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019210:	f108 0201 	add.w	r2, r8, #1
 8019214:	3b01      	subs	r3, #1
 8019216:	4631      	mov	r1, r6
 8019218:	4628      	mov	r0, r5
 801921a:	47b8      	blx	r7
 801921c:	3001      	adds	r0, #1
 801921e:	d10e      	bne.n	801923e <_printf_float+0x42a>
 8019220:	e659      	b.n	8018ed6 <_printf_float+0xc2>
 8019222:	2301      	movs	r3, #1
 8019224:	4652      	mov	r2, sl
 8019226:	4631      	mov	r1, r6
 8019228:	4628      	mov	r0, r5
 801922a:	47b8      	blx	r7
 801922c:	3001      	adds	r0, #1
 801922e:	f43f ae52 	beq.w	8018ed6 <_printf_float+0xc2>
 8019232:	f108 0801 	add.w	r8, r8, #1
 8019236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019238:	3b01      	subs	r3, #1
 801923a:	4543      	cmp	r3, r8
 801923c:	dcf1      	bgt.n	8019222 <_printf_float+0x40e>
 801923e:	464b      	mov	r3, r9
 8019240:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8019244:	e6dc      	b.n	8019000 <_printf_float+0x1ec>
 8019246:	f04f 0800 	mov.w	r8, #0
 801924a:	f104 0a1a 	add.w	sl, r4, #26
 801924e:	e7f2      	b.n	8019236 <_printf_float+0x422>
 8019250:	2301      	movs	r3, #1
 8019252:	4642      	mov	r2, r8
 8019254:	e7df      	b.n	8019216 <_printf_float+0x402>
 8019256:	2301      	movs	r3, #1
 8019258:	464a      	mov	r2, r9
 801925a:	4631      	mov	r1, r6
 801925c:	4628      	mov	r0, r5
 801925e:	47b8      	blx	r7
 8019260:	3001      	adds	r0, #1
 8019262:	f43f ae38 	beq.w	8018ed6 <_printf_float+0xc2>
 8019266:	f108 0801 	add.w	r8, r8, #1
 801926a:	68e3      	ldr	r3, [r4, #12]
 801926c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801926e:	1a5b      	subs	r3, r3, r1
 8019270:	4543      	cmp	r3, r8
 8019272:	dcf0      	bgt.n	8019256 <_printf_float+0x442>
 8019274:	e6fa      	b.n	801906c <_printf_float+0x258>
 8019276:	f04f 0800 	mov.w	r8, #0
 801927a:	f104 0919 	add.w	r9, r4, #25
 801927e:	e7f4      	b.n	801926a <_printf_float+0x456>

08019280 <_printf_common>:
 8019280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019284:	4616      	mov	r6, r2
 8019286:	4699      	mov	r9, r3
 8019288:	688a      	ldr	r2, [r1, #8]
 801928a:	690b      	ldr	r3, [r1, #16]
 801928c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019290:	4293      	cmp	r3, r2
 8019292:	bfb8      	it	lt
 8019294:	4613      	movlt	r3, r2
 8019296:	6033      	str	r3, [r6, #0]
 8019298:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801929c:	4607      	mov	r7, r0
 801929e:	460c      	mov	r4, r1
 80192a0:	b10a      	cbz	r2, 80192a6 <_printf_common+0x26>
 80192a2:	3301      	adds	r3, #1
 80192a4:	6033      	str	r3, [r6, #0]
 80192a6:	6823      	ldr	r3, [r4, #0]
 80192a8:	0699      	lsls	r1, r3, #26
 80192aa:	bf42      	ittt	mi
 80192ac:	6833      	ldrmi	r3, [r6, #0]
 80192ae:	3302      	addmi	r3, #2
 80192b0:	6033      	strmi	r3, [r6, #0]
 80192b2:	6825      	ldr	r5, [r4, #0]
 80192b4:	f015 0506 	ands.w	r5, r5, #6
 80192b8:	d106      	bne.n	80192c8 <_printf_common+0x48>
 80192ba:	f104 0a19 	add.w	sl, r4, #25
 80192be:	68e3      	ldr	r3, [r4, #12]
 80192c0:	6832      	ldr	r2, [r6, #0]
 80192c2:	1a9b      	subs	r3, r3, r2
 80192c4:	42ab      	cmp	r3, r5
 80192c6:	dc26      	bgt.n	8019316 <_printf_common+0x96>
 80192c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80192cc:	1e13      	subs	r3, r2, #0
 80192ce:	6822      	ldr	r2, [r4, #0]
 80192d0:	bf18      	it	ne
 80192d2:	2301      	movne	r3, #1
 80192d4:	0692      	lsls	r2, r2, #26
 80192d6:	d42b      	bmi.n	8019330 <_printf_common+0xb0>
 80192d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80192dc:	4649      	mov	r1, r9
 80192de:	4638      	mov	r0, r7
 80192e0:	47c0      	blx	r8
 80192e2:	3001      	adds	r0, #1
 80192e4:	d01e      	beq.n	8019324 <_printf_common+0xa4>
 80192e6:	6823      	ldr	r3, [r4, #0]
 80192e8:	68e5      	ldr	r5, [r4, #12]
 80192ea:	6832      	ldr	r2, [r6, #0]
 80192ec:	f003 0306 	and.w	r3, r3, #6
 80192f0:	2b04      	cmp	r3, #4
 80192f2:	bf08      	it	eq
 80192f4:	1aad      	subeq	r5, r5, r2
 80192f6:	68a3      	ldr	r3, [r4, #8]
 80192f8:	6922      	ldr	r2, [r4, #16]
 80192fa:	bf0c      	ite	eq
 80192fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019300:	2500      	movne	r5, #0
 8019302:	4293      	cmp	r3, r2
 8019304:	bfc4      	itt	gt
 8019306:	1a9b      	subgt	r3, r3, r2
 8019308:	18ed      	addgt	r5, r5, r3
 801930a:	2600      	movs	r6, #0
 801930c:	341a      	adds	r4, #26
 801930e:	42b5      	cmp	r5, r6
 8019310:	d11a      	bne.n	8019348 <_printf_common+0xc8>
 8019312:	2000      	movs	r0, #0
 8019314:	e008      	b.n	8019328 <_printf_common+0xa8>
 8019316:	2301      	movs	r3, #1
 8019318:	4652      	mov	r2, sl
 801931a:	4649      	mov	r1, r9
 801931c:	4638      	mov	r0, r7
 801931e:	47c0      	blx	r8
 8019320:	3001      	adds	r0, #1
 8019322:	d103      	bne.n	801932c <_printf_common+0xac>
 8019324:	f04f 30ff 	mov.w	r0, #4294967295
 8019328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801932c:	3501      	adds	r5, #1
 801932e:	e7c6      	b.n	80192be <_printf_common+0x3e>
 8019330:	18e1      	adds	r1, r4, r3
 8019332:	1c5a      	adds	r2, r3, #1
 8019334:	2030      	movs	r0, #48	; 0x30
 8019336:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801933a:	4422      	add	r2, r4
 801933c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8019340:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019344:	3302      	adds	r3, #2
 8019346:	e7c7      	b.n	80192d8 <_printf_common+0x58>
 8019348:	2301      	movs	r3, #1
 801934a:	4622      	mov	r2, r4
 801934c:	4649      	mov	r1, r9
 801934e:	4638      	mov	r0, r7
 8019350:	47c0      	blx	r8
 8019352:	3001      	adds	r0, #1
 8019354:	d0e6      	beq.n	8019324 <_printf_common+0xa4>
 8019356:	3601      	adds	r6, #1
 8019358:	e7d9      	b.n	801930e <_printf_common+0x8e>
	...

0801935c <_printf_i>:
 801935c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019360:	460c      	mov	r4, r1
 8019362:	4691      	mov	r9, r2
 8019364:	7e27      	ldrb	r7, [r4, #24]
 8019366:	990c      	ldr	r1, [sp, #48]	; 0x30
 8019368:	2f78      	cmp	r7, #120	; 0x78
 801936a:	4680      	mov	r8, r0
 801936c:	469a      	mov	sl, r3
 801936e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019372:	d807      	bhi.n	8019384 <_printf_i+0x28>
 8019374:	2f62      	cmp	r7, #98	; 0x62
 8019376:	d80a      	bhi.n	801938e <_printf_i+0x32>
 8019378:	2f00      	cmp	r7, #0
 801937a:	f000 80d8 	beq.w	801952e <_printf_i+0x1d2>
 801937e:	2f58      	cmp	r7, #88	; 0x58
 8019380:	f000 80a3 	beq.w	80194ca <_printf_i+0x16e>
 8019384:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8019388:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801938c:	e03a      	b.n	8019404 <_printf_i+0xa8>
 801938e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8019392:	2b15      	cmp	r3, #21
 8019394:	d8f6      	bhi.n	8019384 <_printf_i+0x28>
 8019396:	a001      	add	r0, pc, #4	; (adr r0, 801939c <_printf_i+0x40>)
 8019398:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801939c:	080193f5 	.word	0x080193f5
 80193a0:	08019409 	.word	0x08019409
 80193a4:	08019385 	.word	0x08019385
 80193a8:	08019385 	.word	0x08019385
 80193ac:	08019385 	.word	0x08019385
 80193b0:	08019385 	.word	0x08019385
 80193b4:	08019409 	.word	0x08019409
 80193b8:	08019385 	.word	0x08019385
 80193bc:	08019385 	.word	0x08019385
 80193c0:	08019385 	.word	0x08019385
 80193c4:	08019385 	.word	0x08019385
 80193c8:	08019515 	.word	0x08019515
 80193cc:	08019439 	.word	0x08019439
 80193d0:	080194f7 	.word	0x080194f7
 80193d4:	08019385 	.word	0x08019385
 80193d8:	08019385 	.word	0x08019385
 80193dc:	08019537 	.word	0x08019537
 80193e0:	08019385 	.word	0x08019385
 80193e4:	08019439 	.word	0x08019439
 80193e8:	08019385 	.word	0x08019385
 80193ec:	08019385 	.word	0x08019385
 80193f0:	080194ff 	.word	0x080194ff
 80193f4:	680b      	ldr	r3, [r1, #0]
 80193f6:	1d1a      	adds	r2, r3, #4
 80193f8:	681b      	ldr	r3, [r3, #0]
 80193fa:	600a      	str	r2, [r1, #0]
 80193fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8019400:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019404:	2301      	movs	r3, #1
 8019406:	e0a3      	b.n	8019550 <_printf_i+0x1f4>
 8019408:	6825      	ldr	r5, [r4, #0]
 801940a:	6808      	ldr	r0, [r1, #0]
 801940c:	062e      	lsls	r6, r5, #24
 801940e:	f100 0304 	add.w	r3, r0, #4
 8019412:	d50a      	bpl.n	801942a <_printf_i+0xce>
 8019414:	6805      	ldr	r5, [r0, #0]
 8019416:	600b      	str	r3, [r1, #0]
 8019418:	2d00      	cmp	r5, #0
 801941a:	da03      	bge.n	8019424 <_printf_i+0xc8>
 801941c:	232d      	movs	r3, #45	; 0x2d
 801941e:	426d      	negs	r5, r5
 8019420:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019424:	485e      	ldr	r0, [pc, #376]	; (80195a0 <_printf_i+0x244>)
 8019426:	230a      	movs	r3, #10
 8019428:	e019      	b.n	801945e <_printf_i+0x102>
 801942a:	f015 0f40 	tst.w	r5, #64	; 0x40
 801942e:	6805      	ldr	r5, [r0, #0]
 8019430:	600b      	str	r3, [r1, #0]
 8019432:	bf18      	it	ne
 8019434:	b22d      	sxthne	r5, r5
 8019436:	e7ef      	b.n	8019418 <_printf_i+0xbc>
 8019438:	680b      	ldr	r3, [r1, #0]
 801943a:	6825      	ldr	r5, [r4, #0]
 801943c:	1d18      	adds	r0, r3, #4
 801943e:	6008      	str	r0, [r1, #0]
 8019440:	0628      	lsls	r0, r5, #24
 8019442:	d501      	bpl.n	8019448 <_printf_i+0xec>
 8019444:	681d      	ldr	r5, [r3, #0]
 8019446:	e002      	b.n	801944e <_printf_i+0xf2>
 8019448:	0669      	lsls	r1, r5, #25
 801944a:	d5fb      	bpl.n	8019444 <_printf_i+0xe8>
 801944c:	881d      	ldrh	r5, [r3, #0]
 801944e:	4854      	ldr	r0, [pc, #336]	; (80195a0 <_printf_i+0x244>)
 8019450:	2f6f      	cmp	r7, #111	; 0x6f
 8019452:	bf0c      	ite	eq
 8019454:	2308      	moveq	r3, #8
 8019456:	230a      	movne	r3, #10
 8019458:	2100      	movs	r1, #0
 801945a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801945e:	6866      	ldr	r6, [r4, #4]
 8019460:	60a6      	str	r6, [r4, #8]
 8019462:	2e00      	cmp	r6, #0
 8019464:	bfa2      	ittt	ge
 8019466:	6821      	ldrge	r1, [r4, #0]
 8019468:	f021 0104 	bicge.w	r1, r1, #4
 801946c:	6021      	strge	r1, [r4, #0]
 801946e:	b90d      	cbnz	r5, 8019474 <_printf_i+0x118>
 8019470:	2e00      	cmp	r6, #0
 8019472:	d04d      	beq.n	8019510 <_printf_i+0x1b4>
 8019474:	4616      	mov	r6, r2
 8019476:	fbb5 f1f3 	udiv	r1, r5, r3
 801947a:	fb03 5711 	mls	r7, r3, r1, r5
 801947e:	5dc7      	ldrb	r7, [r0, r7]
 8019480:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019484:	462f      	mov	r7, r5
 8019486:	42bb      	cmp	r3, r7
 8019488:	460d      	mov	r5, r1
 801948a:	d9f4      	bls.n	8019476 <_printf_i+0x11a>
 801948c:	2b08      	cmp	r3, #8
 801948e:	d10b      	bne.n	80194a8 <_printf_i+0x14c>
 8019490:	6823      	ldr	r3, [r4, #0]
 8019492:	07df      	lsls	r7, r3, #31
 8019494:	d508      	bpl.n	80194a8 <_printf_i+0x14c>
 8019496:	6923      	ldr	r3, [r4, #16]
 8019498:	6861      	ldr	r1, [r4, #4]
 801949a:	4299      	cmp	r1, r3
 801949c:	bfde      	ittt	le
 801949e:	2330      	movle	r3, #48	; 0x30
 80194a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80194a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80194a8:	1b92      	subs	r2, r2, r6
 80194aa:	6122      	str	r2, [r4, #16]
 80194ac:	f8cd a000 	str.w	sl, [sp]
 80194b0:	464b      	mov	r3, r9
 80194b2:	aa03      	add	r2, sp, #12
 80194b4:	4621      	mov	r1, r4
 80194b6:	4640      	mov	r0, r8
 80194b8:	f7ff fee2 	bl	8019280 <_printf_common>
 80194bc:	3001      	adds	r0, #1
 80194be:	d14c      	bne.n	801955a <_printf_i+0x1fe>
 80194c0:	f04f 30ff 	mov.w	r0, #4294967295
 80194c4:	b004      	add	sp, #16
 80194c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80194ca:	4835      	ldr	r0, [pc, #212]	; (80195a0 <_printf_i+0x244>)
 80194cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80194d0:	6823      	ldr	r3, [r4, #0]
 80194d2:	680e      	ldr	r6, [r1, #0]
 80194d4:	061f      	lsls	r7, r3, #24
 80194d6:	f856 5b04 	ldr.w	r5, [r6], #4
 80194da:	600e      	str	r6, [r1, #0]
 80194dc:	d514      	bpl.n	8019508 <_printf_i+0x1ac>
 80194de:	07d9      	lsls	r1, r3, #31
 80194e0:	bf44      	itt	mi
 80194e2:	f043 0320 	orrmi.w	r3, r3, #32
 80194e6:	6023      	strmi	r3, [r4, #0]
 80194e8:	b91d      	cbnz	r5, 80194f2 <_printf_i+0x196>
 80194ea:	6823      	ldr	r3, [r4, #0]
 80194ec:	f023 0320 	bic.w	r3, r3, #32
 80194f0:	6023      	str	r3, [r4, #0]
 80194f2:	2310      	movs	r3, #16
 80194f4:	e7b0      	b.n	8019458 <_printf_i+0xfc>
 80194f6:	6823      	ldr	r3, [r4, #0]
 80194f8:	f043 0320 	orr.w	r3, r3, #32
 80194fc:	6023      	str	r3, [r4, #0]
 80194fe:	2378      	movs	r3, #120	; 0x78
 8019500:	4828      	ldr	r0, [pc, #160]	; (80195a4 <_printf_i+0x248>)
 8019502:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8019506:	e7e3      	b.n	80194d0 <_printf_i+0x174>
 8019508:	065e      	lsls	r6, r3, #25
 801950a:	bf48      	it	mi
 801950c:	b2ad      	uxthmi	r5, r5
 801950e:	e7e6      	b.n	80194de <_printf_i+0x182>
 8019510:	4616      	mov	r6, r2
 8019512:	e7bb      	b.n	801948c <_printf_i+0x130>
 8019514:	680b      	ldr	r3, [r1, #0]
 8019516:	6826      	ldr	r6, [r4, #0]
 8019518:	6960      	ldr	r0, [r4, #20]
 801951a:	1d1d      	adds	r5, r3, #4
 801951c:	600d      	str	r5, [r1, #0]
 801951e:	0635      	lsls	r5, r6, #24
 8019520:	681b      	ldr	r3, [r3, #0]
 8019522:	d501      	bpl.n	8019528 <_printf_i+0x1cc>
 8019524:	6018      	str	r0, [r3, #0]
 8019526:	e002      	b.n	801952e <_printf_i+0x1d2>
 8019528:	0671      	lsls	r1, r6, #25
 801952a:	d5fb      	bpl.n	8019524 <_printf_i+0x1c8>
 801952c:	8018      	strh	r0, [r3, #0]
 801952e:	2300      	movs	r3, #0
 8019530:	6123      	str	r3, [r4, #16]
 8019532:	4616      	mov	r6, r2
 8019534:	e7ba      	b.n	80194ac <_printf_i+0x150>
 8019536:	680b      	ldr	r3, [r1, #0]
 8019538:	1d1a      	adds	r2, r3, #4
 801953a:	600a      	str	r2, [r1, #0]
 801953c:	681e      	ldr	r6, [r3, #0]
 801953e:	6862      	ldr	r2, [r4, #4]
 8019540:	2100      	movs	r1, #0
 8019542:	4630      	mov	r0, r6
 8019544:	f7e6 fe4c 	bl	80001e0 <memchr>
 8019548:	b108      	cbz	r0, 801954e <_printf_i+0x1f2>
 801954a:	1b80      	subs	r0, r0, r6
 801954c:	6060      	str	r0, [r4, #4]
 801954e:	6863      	ldr	r3, [r4, #4]
 8019550:	6123      	str	r3, [r4, #16]
 8019552:	2300      	movs	r3, #0
 8019554:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019558:	e7a8      	b.n	80194ac <_printf_i+0x150>
 801955a:	6923      	ldr	r3, [r4, #16]
 801955c:	4632      	mov	r2, r6
 801955e:	4649      	mov	r1, r9
 8019560:	4640      	mov	r0, r8
 8019562:	47d0      	blx	sl
 8019564:	3001      	adds	r0, #1
 8019566:	d0ab      	beq.n	80194c0 <_printf_i+0x164>
 8019568:	6823      	ldr	r3, [r4, #0]
 801956a:	079b      	lsls	r3, r3, #30
 801956c:	d413      	bmi.n	8019596 <_printf_i+0x23a>
 801956e:	68e0      	ldr	r0, [r4, #12]
 8019570:	9b03      	ldr	r3, [sp, #12]
 8019572:	4298      	cmp	r0, r3
 8019574:	bfb8      	it	lt
 8019576:	4618      	movlt	r0, r3
 8019578:	e7a4      	b.n	80194c4 <_printf_i+0x168>
 801957a:	2301      	movs	r3, #1
 801957c:	4632      	mov	r2, r6
 801957e:	4649      	mov	r1, r9
 8019580:	4640      	mov	r0, r8
 8019582:	47d0      	blx	sl
 8019584:	3001      	adds	r0, #1
 8019586:	d09b      	beq.n	80194c0 <_printf_i+0x164>
 8019588:	3501      	adds	r5, #1
 801958a:	68e3      	ldr	r3, [r4, #12]
 801958c:	9903      	ldr	r1, [sp, #12]
 801958e:	1a5b      	subs	r3, r3, r1
 8019590:	42ab      	cmp	r3, r5
 8019592:	dcf2      	bgt.n	801957a <_printf_i+0x21e>
 8019594:	e7eb      	b.n	801956e <_printf_i+0x212>
 8019596:	2500      	movs	r5, #0
 8019598:	f104 0619 	add.w	r6, r4, #25
 801959c:	e7f5      	b.n	801958a <_printf_i+0x22e>
 801959e:	bf00      	nop
 80195a0:	0801eaee 	.word	0x0801eaee
 80195a4:	0801eaff 	.word	0x0801eaff

080195a8 <iprintf>:
 80195a8:	b40f      	push	{r0, r1, r2, r3}
 80195aa:	4b0a      	ldr	r3, [pc, #40]	; (80195d4 <iprintf+0x2c>)
 80195ac:	b513      	push	{r0, r1, r4, lr}
 80195ae:	681c      	ldr	r4, [r3, #0]
 80195b0:	b124      	cbz	r4, 80195bc <iprintf+0x14>
 80195b2:	69a3      	ldr	r3, [r4, #24]
 80195b4:	b913      	cbnz	r3, 80195bc <iprintf+0x14>
 80195b6:	4620      	mov	r0, r4
 80195b8:	f001 f8e4 	bl	801a784 <__sinit>
 80195bc:	ab05      	add	r3, sp, #20
 80195be:	9a04      	ldr	r2, [sp, #16]
 80195c0:	68a1      	ldr	r1, [r4, #8]
 80195c2:	9301      	str	r3, [sp, #4]
 80195c4:	4620      	mov	r0, r4
 80195c6:	f001 fdbb 	bl	801b140 <_vfiprintf_r>
 80195ca:	b002      	add	sp, #8
 80195cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80195d0:	b004      	add	sp, #16
 80195d2:	4770      	bx	lr
 80195d4:	2000003c 	.word	0x2000003c

080195d8 <putchar>:
 80195d8:	4b09      	ldr	r3, [pc, #36]	; (8019600 <putchar+0x28>)
 80195da:	b513      	push	{r0, r1, r4, lr}
 80195dc:	681c      	ldr	r4, [r3, #0]
 80195de:	4601      	mov	r1, r0
 80195e0:	b134      	cbz	r4, 80195f0 <putchar+0x18>
 80195e2:	69a3      	ldr	r3, [r4, #24]
 80195e4:	b923      	cbnz	r3, 80195f0 <putchar+0x18>
 80195e6:	9001      	str	r0, [sp, #4]
 80195e8:	4620      	mov	r0, r4
 80195ea:	f001 f8cb 	bl	801a784 <__sinit>
 80195ee:	9901      	ldr	r1, [sp, #4]
 80195f0:	68a2      	ldr	r2, [r4, #8]
 80195f2:	4620      	mov	r0, r4
 80195f4:	b002      	add	sp, #8
 80195f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80195fa:	f001 bed1 	b.w	801b3a0 <_putc_r>
 80195fe:	bf00      	nop
 8019600:	2000003c 	.word	0x2000003c

08019604 <rand>:
 8019604:	4b17      	ldr	r3, [pc, #92]	; (8019664 <rand+0x60>)
 8019606:	b510      	push	{r4, lr}
 8019608:	681c      	ldr	r4, [r3, #0]
 801960a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801960c:	b9b3      	cbnz	r3, 801963c <rand+0x38>
 801960e:	2018      	movs	r0, #24
 8019610:	f7ff fa82 	bl	8018b18 <malloc>
 8019614:	63a0      	str	r0, [r4, #56]	; 0x38
 8019616:	b928      	cbnz	r0, 8019624 <rand+0x20>
 8019618:	4602      	mov	r2, r0
 801961a:	4b13      	ldr	r3, [pc, #76]	; (8019668 <rand+0x64>)
 801961c:	4813      	ldr	r0, [pc, #76]	; (801966c <rand+0x68>)
 801961e:	214e      	movs	r1, #78	; 0x4e
 8019620:	f000 f900 	bl	8019824 <__assert_func>
 8019624:	4a12      	ldr	r2, [pc, #72]	; (8019670 <rand+0x6c>)
 8019626:	4b13      	ldr	r3, [pc, #76]	; (8019674 <rand+0x70>)
 8019628:	e9c0 2300 	strd	r2, r3, [r0]
 801962c:	4b12      	ldr	r3, [pc, #72]	; (8019678 <rand+0x74>)
 801962e:	6083      	str	r3, [r0, #8]
 8019630:	230b      	movs	r3, #11
 8019632:	8183      	strh	r3, [r0, #12]
 8019634:	2201      	movs	r2, #1
 8019636:	2300      	movs	r3, #0
 8019638:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801963c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801963e:	480f      	ldr	r0, [pc, #60]	; (801967c <rand+0x78>)
 8019640:	690a      	ldr	r2, [r1, #16]
 8019642:	694b      	ldr	r3, [r1, #20]
 8019644:	4c0e      	ldr	r4, [pc, #56]	; (8019680 <rand+0x7c>)
 8019646:	4350      	muls	r0, r2
 8019648:	fb04 0003 	mla	r0, r4, r3, r0
 801964c:	fba2 3404 	umull	r3, r4, r2, r4
 8019650:	1c5a      	adds	r2, r3, #1
 8019652:	4404      	add	r4, r0
 8019654:	f144 0000 	adc.w	r0, r4, #0
 8019658:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801965c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8019660:	bd10      	pop	{r4, pc}
 8019662:	bf00      	nop
 8019664:	2000003c 	.word	0x2000003c
 8019668:	0801eb10 	.word	0x0801eb10
 801966c:	0801eb27 	.word	0x0801eb27
 8019670:	abcd330e 	.word	0xabcd330e
 8019674:	e66d1234 	.word	0xe66d1234
 8019678:	0005deec 	.word	0x0005deec
 801967c:	5851f42d 	.word	0x5851f42d
 8019680:	4c957f2d 	.word	0x4c957f2d

08019684 <_sbrk_r>:
 8019684:	b538      	push	{r3, r4, r5, lr}
 8019686:	4d06      	ldr	r5, [pc, #24]	; (80196a0 <_sbrk_r+0x1c>)
 8019688:	2300      	movs	r3, #0
 801968a:	4604      	mov	r4, r0
 801968c:	4608      	mov	r0, r1
 801968e:	602b      	str	r3, [r5, #0]
 8019690:	f7e8 fcfe 	bl	8002090 <_sbrk>
 8019694:	1c43      	adds	r3, r0, #1
 8019696:	d102      	bne.n	801969e <_sbrk_r+0x1a>
 8019698:	682b      	ldr	r3, [r5, #0]
 801969a:	b103      	cbz	r3, 801969e <_sbrk_r+0x1a>
 801969c:	6023      	str	r3, [r4, #0]
 801969e:	bd38      	pop	{r3, r4, r5, pc}
 80196a0:	20018a80 	.word	0x20018a80

080196a4 <__swbuf_r>:
 80196a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80196a6:	460e      	mov	r6, r1
 80196a8:	4614      	mov	r4, r2
 80196aa:	4605      	mov	r5, r0
 80196ac:	b118      	cbz	r0, 80196b6 <__swbuf_r+0x12>
 80196ae:	6983      	ldr	r3, [r0, #24]
 80196b0:	b90b      	cbnz	r3, 80196b6 <__swbuf_r+0x12>
 80196b2:	f001 f867 	bl	801a784 <__sinit>
 80196b6:	4b21      	ldr	r3, [pc, #132]	; (801973c <__swbuf_r+0x98>)
 80196b8:	429c      	cmp	r4, r3
 80196ba:	d12b      	bne.n	8019714 <__swbuf_r+0x70>
 80196bc:	686c      	ldr	r4, [r5, #4]
 80196be:	69a3      	ldr	r3, [r4, #24]
 80196c0:	60a3      	str	r3, [r4, #8]
 80196c2:	89a3      	ldrh	r3, [r4, #12]
 80196c4:	071a      	lsls	r2, r3, #28
 80196c6:	d52f      	bpl.n	8019728 <__swbuf_r+0x84>
 80196c8:	6923      	ldr	r3, [r4, #16]
 80196ca:	b36b      	cbz	r3, 8019728 <__swbuf_r+0x84>
 80196cc:	6923      	ldr	r3, [r4, #16]
 80196ce:	6820      	ldr	r0, [r4, #0]
 80196d0:	1ac0      	subs	r0, r0, r3
 80196d2:	6963      	ldr	r3, [r4, #20]
 80196d4:	b2f6      	uxtb	r6, r6
 80196d6:	4283      	cmp	r3, r0
 80196d8:	4637      	mov	r7, r6
 80196da:	dc04      	bgt.n	80196e6 <__swbuf_r+0x42>
 80196dc:	4621      	mov	r1, r4
 80196de:	4628      	mov	r0, r5
 80196e0:	f000 ffbc 	bl	801a65c <_fflush_r>
 80196e4:	bb30      	cbnz	r0, 8019734 <__swbuf_r+0x90>
 80196e6:	68a3      	ldr	r3, [r4, #8]
 80196e8:	3b01      	subs	r3, #1
 80196ea:	60a3      	str	r3, [r4, #8]
 80196ec:	6823      	ldr	r3, [r4, #0]
 80196ee:	1c5a      	adds	r2, r3, #1
 80196f0:	6022      	str	r2, [r4, #0]
 80196f2:	701e      	strb	r6, [r3, #0]
 80196f4:	6963      	ldr	r3, [r4, #20]
 80196f6:	3001      	adds	r0, #1
 80196f8:	4283      	cmp	r3, r0
 80196fa:	d004      	beq.n	8019706 <__swbuf_r+0x62>
 80196fc:	89a3      	ldrh	r3, [r4, #12]
 80196fe:	07db      	lsls	r3, r3, #31
 8019700:	d506      	bpl.n	8019710 <__swbuf_r+0x6c>
 8019702:	2e0a      	cmp	r6, #10
 8019704:	d104      	bne.n	8019710 <__swbuf_r+0x6c>
 8019706:	4621      	mov	r1, r4
 8019708:	4628      	mov	r0, r5
 801970a:	f000 ffa7 	bl	801a65c <_fflush_r>
 801970e:	b988      	cbnz	r0, 8019734 <__swbuf_r+0x90>
 8019710:	4638      	mov	r0, r7
 8019712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019714:	4b0a      	ldr	r3, [pc, #40]	; (8019740 <__swbuf_r+0x9c>)
 8019716:	429c      	cmp	r4, r3
 8019718:	d101      	bne.n	801971e <__swbuf_r+0x7a>
 801971a:	68ac      	ldr	r4, [r5, #8]
 801971c:	e7cf      	b.n	80196be <__swbuf_r+0x1a>
 801971e:	4b09      	ldr	r3, [pc, #36]	; (8019744 <__swbuf_r+0xa0>)
 8019720:	429c      	cmp	r4, r3
 8019722:	bf08      	it	eq
 8019724:	68ec      	ldreq	r4, [r5, #12]
 8019726:	e7ca      	b.n	80196be <__swbuf_r+0x1a>
 8019728:	4621      	mov	r1, r4
 801972a:	4628      	mov	r0, r5
 801972c:	f000 f80c 	bl	8019748 <__swsetup_r>
 8019730:	2800      	cmp	r0, #0
 8019732:	d0cb      	beq.n	80196cc <__swbuf_r+0x28>
 8019734:	f04f 37ff 	mov.w	r7, #4294967295
 8019738:	e7ea      	b.n	8019710 <__swbuf_r+0x6c>
 801973a:	bf00      	nop
 801973c:	0801ec60 	.word	0x0801ec60
 8019740:	0801ec80 	.word	0x0801ec80
 8019744:	0801ec40 	.word	0x0801ec40

08019748 <__swsetup_r>:
 8019748:	4b32      	ldr	r3, [pc, #200]	; (8019814 <__swsetup_r+0xcc>)
 801974a:	b570      	push	{r4, r5, r6, lr}
 801974c:	681d      	ldr	r5, [r3, #0]
 801974e:	4606      	mov	r6, r0
 8019750:	460c      	mov	r4, r1
 8019752:	b125      	cbz	r5, 801975e <__swsetup_r+0x16>
 8019754:	69ab      	ldr	r3, [r5, #24]
 8019756:	b913      	cbnz	r3, 801975e <__swsetup_r+0x16>
 8019758:	4628      	mov	r0, r5
 801975a:	f001 f813 	bl	801a784 <__sinit>
 801975e:	4b2e      	ldr	r3, [pc, #184]	; (8019818 <__swsetup_r+0xd0>)
 8019760:	429c      	cmp	r4, r3
 8019762:	d10f      	bne.n	8019784 <__swsetup_r+0x3c>
 8019764:	686c      	ldr	r4, [r5, #4]
 8019766:	89a3      	ldrh	r3, [r4, #12]
 8019768:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801976c:	0719      	lsls	r1, r3, #28
 801976e:	d42c      	bmi.n	80197ca <__swsetup_r+0x82>
 8019770:	06dd      	lsls	r5, r3, #27
 8019772:	d411      	bmi.n	8019798 <__swsetup_r+0x50>
 8019774:	2309      	movs	r3, #9
 8019776:	6033      	str	r3, [r6, #0]
 8019778:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801977c:	81a3      	strh	r3, [r4, #12]
 801977e:	f04f 30ff 	mov.w	r0, #4294967295
 8019782:	e03e      	b.n	8019802 <__swsetup_r+0xba>
 8019784:	4b25      	ldr	r3, [pc, #148]	; (801981c <__swsetup_r+0xd4>)
 8019786:	429c      	cmp	r4, r3
 8019788:	d101      	bne.n	801978e <__swsetup_r+0x46>
 801978a:	68ac      	ldr	r4, [r5, #8]
 801978c:	e7eb      	b.n	8019766 <__swsetup_r+0x1e>
 801978e:	4b24      	ldr	r3, [pc, #144]	; (8019820 <__swsetup_r+0xd8>)
 8019790:	429c      	cmp	r4, r3
 8019792:	bf08      	it	eq
 8019794:	68ec      	ldreq	r4, [r5, #12]
 8019796:	e7e6      	b.n	8019766 <__swsetup_r+0x1e>
 8019798:	0758      	lsls	r0, r3, #29
 801979a:	d512      	bpl.n	80197c2 <__swsetup_r+0x7a>
 801979c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801979e:	b141      	cbz	r1, 80197b2 <__swsetup_r+0x6a>
 80197a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80197a4:	4299      	cmp	r1, r3
 80197a6:	d002      	beq.n	80197ae <__swsetup_r+0x66>
 80197a8:	4630      	mov	r0, r6
 80197aa:	f7ff f9e9 	bl	8018b80 <_free_r>
 80197ae:	2300      	movs	r3, #0
 80197b0:	6363      	str	r3, [r4, #52]	; 0x34
 80197b2:	89a3      	ldrh	r3, [r4, #12]
 80197b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80197b8:	81a3      	strh	r3, [r4, #12]
 80197ba:	2300      	movs	r3, #0
 80197bc:	6063      	str	r3, [r4, #4]
 80197be:	6923      	ldr	r3, [r4, #16]
 80197c0:	6023      	str	r3, [r4, #0]
 80197c2:	89a3      	ldrh	r3, [r4, #12]
 80197c4:	f043 0308 	orr.w	r3, r3, #8
 80197c8:	81a3      	strh	r3, [r4, #12]
 80197ca:	6923      	ldr	r3, [r4, #16]
 80197cc:	b94b      	cbnz	r3, 80197e2 <__swsetup_r+0x9a>
 80197ce:	89a3      	ldrh	r3, [r4, #12]
 80197d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80197d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80197d8:	d003      	beq.n	80197e2 <__swsetup_r+0x9a>
 80197da:	4621      	mov	r1, r4
 80197dc:	4630      	mov	r0, r6
 80197de:	f001 f8ad 	bl	801a93c <__smakebuf_r>
 80197e2:	89a0      	ldrh	r0, [r4, #12]
 80197e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80197e8:	f010 0301 	ands.w	r3, r0, #1
 80197ec:	d00a      	beq.n	8019804 <__swsetup_r+0xbc>
 80197ee:	2300      	movs	r3, #0
 80197f0:	60a3      	str	r3, [r4, #8]
 80197f2:	6963      	ldr	r3, [r4, #20]
 80197f4:	425b      	negs	r3, r3
 80197f6:	61a3      	str	r3, [r4, #24]
 80197f8:	6923      	ldr	r3, [r4, #16]
 80197fa:	b943      	cbnz	r3, 801980e <__swsetup_r+0xc6>
 80197fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019800:	d1ba      	bne.n	8019778 <__swsetup_r+0x30>
 8019802:	bd70      	pop	{r4, r5, r6, pc}
 8019804:	0781      	lsls	r1, r0, #30
 8019806:	bf58      	it	pl
 8019808:	6963      	ldrpl	r3, [r4, #20]
 801980a:	60a3      	str	r3, [r4, #8]
 801980c:	e7f4      	b.n	80197f8 <__swsetup_r+0xb0>
 801980e:	2000      	movs	r0, #0
 8019810:	e7f7      	b.n	8019802 <__swsetup_r+0xba>
 8019812:	bf00      	nop
 8019814:	2000003c 	.word	0x2000003c
 8019818:	0801ec60 	.word	0x0801ec60
 801981c:	0801ec80 	.word	0x0801ec80
 8019820:	0801ec40 	.word	0x0801ec40

08019824 <__assert_func>:
 8019824:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019826:	4614      	mov	r4, r2
 8019828:	461a      	mov	r2, r3
 801982a:	4b09      	ldr	r3, [pc, #36]	; (8019850 <__assert_func+0x2c>)
 801982c:	681b      	ldr	r3, [r3, #0]
 801982e:	4605      	mov	r5, r0
 8019830:	68d8      	ldr	r0, [r3, #12]
 8019832:	b14c      	cbz	r4, 8019848 <__assert_func+0x24>
 8019834:	4b07      	ldr	r3, [pc, #28]	; (8019854 <__assert_func+0x30>)
 8019836:	9100      	str	r1, [sp, #0]
 8019838:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801983c:	4906      	ldr	r1, [pc, #24]	; (8019858 <__assert_func+0x34>)
 801983e:	462b      	mov	r3, r5
 8019840:	f001 f81e 	bl	801a880 <fiprintf>
 8019844:	f001 fe4a 	bl	801b4dc <abort>
 8019848:	4b04      	ldr	r3, [pc, #16]	; (801985c <__assert_func+0x38>)
 801984a:	461c      	mov	r4, r3
 801984c:	e7f3      	b.n	8019836 <__assert_func+0x12>
 801984e:	bf00      	nop
 8019850:	2000003c 	.word	0x2000003c
 8019854:	0801eb86 	.word	0x0801eb86
 8019858:	0801eb93 	.word	0x0801eb93
 801985c:	0801ebc1 	.word	0x0801ebc1

08019860 <quorem>:
 8019860:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019864:	6903      	ldr	r3, [r0, #16]
 8019866:	690c      	ldr	r4, [r1, #16]
 8019868:	42a3      	cmp	r3, r4
 801986a:	4607      	mov	r7, r0
 801986c:	f2c0 8081 	blt.w	8019972 <quorem+0x112>
 8019870:	3c01      	subs	r4, #1
 8019872:	f101 0814 	add.w	r8, r1, #20
 8019876:	f100 0514 	add.w	r5, r0, #20
 801987a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801987e:	9301      	str	r3, [sp, #4]
 8019880:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019884:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019888:	3301      	adds	r3, #1
 801988a:	429a      	cmp	r2, r3
 801988c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019890:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019894:	fbb2 f6f3 	udiv	r6, r2, r3
 8019898:	d331      	bcc.n	80198fe <quorem+0x9e>
 801989a:	f04f 0e00 	mov.w	lr, #0
 801989e:	4640      	mov	r0, r8
 80198a0:	46ac      	mov	ip, r5
 80198a2:	46f2      	mov	sl, lr
 80198a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80198a8:	b293      	uxth	r3, r2
 80198aa:	fb06 e303 	mla	r3, r6, r3, lr
 80198ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80198b2:	b29b      	uxth	r3, r3
 80198b4:	ebaa 0303 	sub.w	r3, sl, r3
 80198b8:	0c12      	lsrs	r2, r2, #16
 80198ba:	f8dc a000 	ldr.w	sl, [ip]
 80198be:	fb06 e202 	mla	r2, r6, r2, lr
 80198c2:	fa13 f38a 	uxtah	r3, r3, sl
 80198c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80198ca:	fa1f fa82 	uxth.w	sl, r2
 80198ce:	f8dc 2000 	ldr.w	r2, [ip]
 80198d2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80198d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80198da:	b29b      	uxth	r3, r3
 80198dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80198e0:	4581      	cmp	r9, r0
 80198e2:	f84c 3b04 	str.w	r3, [ip], #4
 80198e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80198ea:	d2db      	bcs.n	80198a4 <quorem+0x44>
 80198ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80198f0:	b92b      	cbnz	r3, 80198fe <quorem+0x9e>
 80198f2:	9b01      	ldr	r3, [sp, #4]
 80198f4:	3b04      	subs	r3, #4
 80198f6:	429d      	cmp	r5, r3
 80198f8:	461a      	mov	r2, r3
 80198fa:	d32e      	bcc.n	801995a <quorem+0xfa>
 80198fc:	613c      	str	r4, [r7, #16]
 80198fe:	4638      	mov	r0, r7
 8019900:	f001 fae6 	bl	801aed0 <__mcmp>
 8019904:	2800      	cmp	r0, #0
 8019906:	db24      	blt.n	8019952 <quorem+0xf2>
 8019908:	3601      	adds	r6, #1
 801990a:	4628      	mov	r0, r5
 801990c:	f04f 0c00 	mov.w	ip, #0
 8019910:	f858 2b04 	ldr.w	r2, [r8], #4
 8019914:	f8d0 e000 	ldr.w	lr, [r0]
 8019918:	b293      	uxth	r3, r2
 801991a:	ebac 0303 	sub.w	r3, ip, r3
 801991e:	0c12      	lsrs	r2, r2, #16
 8019920:	fa13 f38e 	uxtah	r3, r3, lr
 8019924:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8019928:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801992c:	b29b      	uxth	r3, r3
 801992e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019932:	45c1      	cmp	r9, r8
 8019934:	f840 3b04 	str.w	r3, [r0], #4
 8019938:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801993c:	d2e8      	bcs.n	8019910 <quorem+0xb0>
 801993e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019942:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019946:	b922      	cbnz	r2, 8019952 <quorem+0xf2>
 8019948:	3b04      	subs	r3, #4
 801994a:	429d      	cmp	r5, r3
 801994c:	461a      	mov	r2, r3
 801994e:	d30a      	bcc.n	8019966 <quorem+0x106>
 8019950:	613c      	str	r4, [r7, #16]
 8019952:	4630      	mov	r0, r6
 8019954:	b003      	add	sp, #12
 8019956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801995a:	6812      	ldr	r2, [r2, #0]
 801995c:	3b04      	subs	r3, #4
 801995e:	2a00      	cmp	r2, #0
 8019960:	d1cc      	bne.n	80198fc <quorem+0x9c>
 8019962:	3c01      	subs	r4, #1
 8019964:	e7c7      	b.n	80198f6 <quorem+0x96>
 8019966:	6812      	ldr	r2, [r2, #0]
 8019968:	3b04      	subs	r3, #4
 801996a:	2a00      	cmp	r2, #0
 801996c:	d1f0      	bne.n	8019950 <quorem+0xf0>
 801996e:	3c01      	subs	r4, #1
 8019970:	e7eb      	b.n	801994a <quorem+0xea>
 8019972:	2000      	movs	r0, #0
 8019974:	e7ee      	b.n	8019954 <quorem+0xf4>
	...

08019978 <_dtoa_r>:
 8019978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801997c:	ed2d 8b02 	vpush	{d8}
 8019980:	ec57 6b10 	vmov	r6, r7, d0
 8019984:	b095      	sub	sp, #84	; 0x54
 8019986:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8019988:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801998c:	9105      	str	r1, [sp, #20]
 801998e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8019992:	4604      	mov	r4, r0
 8019994:	9209      	str	r2, [sp, #36]	; 0x24
 8019996:	930f      	str	r3, [sp, #60]	; 0x3c
 8019998:	b975      	cbnz	r5, 80199b8 <_dtoa_r+0x40>
 801999a:	2010      	movs	r0, #16
 801999c:	f7ff f8bc 	bl	8018b18 <malloc>
 80199a0:	4602      	mov	r2, r0
 80199a2:	6260      	str	r0, [r4, #36]	; 0x24
 80199a4:	b920      	cbnz	r0, 80199b0 <_dtoa_r+0x38>
 80199a6:	4bb2      	ldr	r3, [pc, #712]	; (8019c70 <_dtoa_r+0x2f8>)
 80199a8:	21ea      	movs	r1, #234	; 0xea
 80199aa:	48b2      	ldr	r0, [pc, #712]	; (8019c74 <_dtoa_r+0x2fc>)
 80199ac:	f7ff ff3a 	bl	8019824 <__assert_func>
 80199b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80199b4:	6005      	str	r5, [r0, #0]
 80199b6:	60c5      	str	r5, [r0, #12]
 80199b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80199ba:	6819      	ldr	r1, [r3, #0]
 80199bc:	b151      	cbz	r1, 80199d4 <_dtoa_r+0x5c>
 80199be:	685a      	ldr	r2, [r3, #4]
 80199c0:	604a      	str	r2, [r1, #4]
 80199c2:	2301      	movs	r3, #1
 80199c4:	4093      	lsls	r3, r2
 80199c6:	608b      	str	r3, [r1, #8]
 80199c8:	4620      	mov	r0, r4
 80199ca:	f001 f843 	bl	801aa54 <_Bfree>
 80199ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80199d0:	2200      	movs	r2, #0
 80199d2:	601a      	str	r2, [r3, #0]
 80199d4:	1e3b      	subs	r3, r7, #0
 80199d6:	bfb9      	ittee	lt
 80199d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80199dc:	9303      	strlt	r3, [sp, #12]
 80199de:	2300      	movge	r3, #0
 80199e0:	f8c8 3000 	strge.w	r3, [r8]
 80199e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80199e8:	4ba3      	ldr	r3, [pc, #652]	; (8019c78 <_dtoa_r+0x300>)
 80199ea:	bfbc      	itt	lt
 80199ec:	2201      	movlt	r2, #1
 80199ee:	f8c8 2000 	strlt.w	r2, [r8]
 80199f2:	ea33 0309 	bics.w	r3, r3, r9
 80199f6:	d11b      	bne.n	8019a30 <_dtoa_r+0xb8>
 80199f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80199fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80199fe:	6013      	str	r3, [r2, #0]
 8019a00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019a04:	4333      	orrs	r3, r6
 8019a06:	f000 857a 	beq.w	801a4fe <_dtoa_r+0xb86>
 8019a0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019a0c:	b963      	cbnz	r3, 8019a28 <_dtoa_r+0xb0>
 8019a0e:	4b9b      	ldr	r3, [pc, #620]	; (8019c7c <_dtoa_r+0x304>)
 8019a10:	e024      	b.n	8019a5c <_dtoa_r+0xe4>
 8019a12:	4b9b      	ldr	r3, [pc, #620]	; (8019c80 <_dtoa_r+0x308>)
 8019a14:	9300      	str	r3, [sp, #0]
 8019a16:	3308      	adds	r3, #8
 8019a18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019a1a:	6013      	str	r3, [r2, #0]
 8019a1c:	9800      	ldr	r0, [sp, #0]
 8019a1e:	b015      	add	sp, #84	; 0x54
 8019a20:	ecbd 8b02 	vpop	{d8}
 8019a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a28:	4b94      	ldr	r3, [pc, #592]	; (8019c7c <_dtoa_r+0x304>)
 8019a2a:	9300      	str	r3, [sp, #0]
 8019a2c:	3303      	adds	r3, #3
 8019a2e:	e7f3      	b.n	8019a18 <_dtoa_r+0xa0>
 8019a30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019a34:	2200      	movs	r2, #0
 8019a36:	ec51 0b17 	vmov	r0, r1, d7
 8019a3a:	2300      	movs	r3, #0
 8019a3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8019a40:	f7e7 f842 	bl	8000ac8 <__aeabi_dcmpeq>
 8019a44:	4680      	mov	r8, r0
 8019a46:	b158      	cbz	r0, 8019a60 <_dtoa_r+0xe8>
 8019a48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019a4a:	2301      	movs	r3, #1
 8019a4c:	6013      	str	r3, [r2, #0]
 8019a4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019a50:	2b00      	cmp	r3, #0
 8019a52:	f000 8551 	beq.w	801a4f8 <_dtoa_r+0xb80>
 8019a56:	488b      	ldr	r0, [pc, #556]	; (8019c84 <_dtoa_r+0x30c>)
 8019a58:	6018      	str	r0, [r3, #0]
 8019a5a:	1e43      	subs	r3, r0, #1
 8019a5c:	9300      	str	r3, [sp, #0]
 8019a5e:	e7dd      	b.n	8019a1c <_dtoa_r+0xa4>
 8019a60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8019a64:	aa12      	add	r2, sp, #72	; 0x48
 8019a66:	a913      	add	r1, sp, #76	; 0x4c
 8019a68:	4620      	mov	r0, r4
 8019a6a:	f001 fad5 	bl	801b018 <__d2b>
 8019a6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8019a72:	4683      	mov	fp, r0
 8019a74:	2d00      	cmp	r5, #0
 8019a76:	d07c      	beq.n	8019b72 <_dtoa_r+0x1fa>
 8019a78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019a7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8019a7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019a82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8019a86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8019a8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8019a8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8019a92:	4b7d      	ldr	r3, [pc, #500]	; (8019c88 <_dtoa_r+0x310>)
 8019a94:	2200      	movs	r2, #0
 8019a96:	4630      	mov	r0, r6
 8019a98:	4639      	mov	r1, r7
 8019a9a:	f7e6 fbf5 	bl	8000288 <__aeabi_dsub>
 8019a9e:	a36e      	add	r3, pc, #440	; (adr r3, 8019c58 <_dtoa_r+0x2e0>)
 8019aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019aa4:	f7e6 fda8 	bl	80005f8 <__aeabi_dmul>
 8019aa8:	a36d      	add	r3, pc, #436	; (adr r3, 8019c60 <_dtoa_r+0x2e8>)
 8019aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019aae:	f7e6 fbed 	bl	800028c <__adddf3>
 8019ab2:	4606      	mov	r6, r0
 8019ab4:	4628      	mov	r0, r5
 8019ab6:	460f      	mov	r7, r1
 8019ab8:	f7e6 fd34 	bl	8000524 <__aeabi_i2d>
 8019abc:	a36a      	add	r3, pc, #424	; (adr r3, 8019c68 <_dtoa_r+0x2f0>)
 8019abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ac2:	f7e6 fd99 	bl	80005f8 <__aeabi_dmul>
 8019ac6:	4602      	mov	r2, r0
 8019ac8:	460b      	mov	r3, r1
 8019aca:	4630      	mov	r0, r6
 8019acc:	4639      	mov	r1, r7
 8019ace:	f7e6 fbdd 	bl	800028c <__adddf3>
 8019ad2:	4606      	mov	r6, r0
 8019ad4:	460f      	mov	r7, r1
 8019ad6:	f7e7 f83f 	bl	8000b58 <__aeabi_d2iz>
 8019ada:	2200      	movs	r2, #0
 8019adc:	4682      	mov	sl, r0
 8019ade:	2300      	movs	r3, #0
 8019ae0:	4630      	mov	r0, r6
 8019ae2:	4639      	mov	r1, r7
 8019ae4:	f7e6 fffa 	bl	8000adc <__aeabi_dcmplt>
 8019ae8:	b148      	cbz	r0, 8019afe <_dtoa_r+0x186>
 8019aea:	4650      	mov	r0, sl
 8019aec:	f7e6 fd1a 	bl	8000524 <__aeabi_i2d>
 8019af0:	4632      	mov	r2, r6
 8019af2:	463b      	mov	r3, r7
 8019af4:	f7e6 ffe8 	bl	8000ac8 <__aeabi_dcmpeq>
 8019af8:	b908      	cbnz	r0, 8019afe <_dtoa_r+0x186>
 8019afa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019afe:	f1ba 0f16 	cmp.w	sl, #22
 8019b02:	d854      	bhi.n	8019bae <_dtoa_r+0x236>
 8019b04:	4b61      	ldr	r3, [pc, #388]	; (8019c8c <_dtoa_r+0x314>)
 8019b06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8019b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8019b12:	f7e6 ffe3 	bl	8000adc <__aeabi_dcmplt>
 8019b16:	2800      	cmp	r0, #0
 8019b18:	d04b      	beq.n	8019bb2 <_dtoa_r+0x23a>
 8019b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019b1e:	2300      	movs	r3, #0
 8019b20:	930e      	str	r3, [sp, #56]	; 0x38
 8019b22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8019b24:	1b5d      	subs	r5, r3, r5
 8019b26:	1e6b      	subs	r3, r5, #1
 8019b28:	9304      	str	r3, [sp, #16]
 8019b2a:	bf43      	ittte	mi
 8019b2c:	2300      	movmi	r3, #0
 8019b2e:	f1c5 0801 	rsbmi	r8, r5, #1
 8019b32:	9304      	strmi	r3, [sp, #16]
 8019b34:	f04f 0800 	movpl.w	r8, #0
 8019b38:	f1ba 0f00 	cmp.w	sl, #0
 8019b3c:	db3b      	blt.n	8019bb6 <_dtoa_r+0x23e>
 8019b3e:	9b04      	ldr	r3, [sp, #16]
 8019b40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8019b44:	4453      	add	r3, sl
 8019b46:	9304      	str	r3, [sp, #16]
 8019b48:	2300      	movs	r3, #0
 8019b4a:	9306      	str	r3, [sp, #24]
 8019b4c:	9b05      	ldr	r3, [sp, #20]
 8019b4e:	2b09      	cmp	r3, #9
 8019b50:	d869      	bhi.n	8019c26 <_dtoa_r+0x2ae>
 8019b52:	2b05      	cmp	r3, #5
 8019b54:	bfc4      	itt	gt
 8019b56:	3b04      	subgt	r3, #4
 8019b58:	9305      	strgt	r3, [sp, #20]
 8019b5a:	9b05      	ldr	r3, [sp, #20]
 8019b5c:	f1a3 0302 	sub.w	r3, r3, #2
 8019b60:	bfcc      	ite	gt
 8019b62:	2500      	movgt	r5, #0
 8019b64:	2501      	movle	r5, #1
 8019b66:	2b03      	cmp	r3, #3
 8019b68:	d869      	bhi.n	8019c3e <_dtoa_r+0x2c6>
 8019b6a:	e8df f003 	tbb	[pc, r3]
 8019b6e:	4e2c      	.short	0x4e2c
 8019b70:	5a4c      	.short	0x5a4c
 8019b72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8019b76:	441d      	add	r5, r3
 8019b78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8019b7c:	2b20      	cmp	r3, #32
 8019b7e:	bfc1      	itttt	gt
 8019b80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8019b84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8019b88:	fa09 f303 	lslgt.w	r3, r9, r3
 8019b8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8019b90:	bfda      	itte	le
 8019b92:	f1c3 0320 	rsble	r3, r3, #32
 8019b96:	fa06 f003 	lslle.w	r0, r6, r3
 8019b9a:	4318      	orrgt	r0, r3
 8019b9c:	f7e6 fcb2 	bl	8000504 <__aeabi_ui2d>
 8019ba0:	2301      	movs	r3, #1
 8019ba2:	4606      	mov	r6, r0
 8019ba4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8019ba8:	3d01      	subs	r5, #1
 8019baa:	9310      	str	r3, [sp, #64]	; 0x40
 8019bac:	e771      	b.n	8019a92 <_dtoa_r+0x11a>
 8019bae:	2301      	movs	r3, #1
 8019bb0:	e7b6      	b.n	8019b20 <_dtoa_r+0x1a8>
 8019bb2:	900e      	str	r0, [sp, #56]	; 0x38
 8019bb4:	e7b5      	b.n	8019b22 <_dtoa_r+0x1aa>
 8019bb6:	f1ca 0300 	rsb	r3, sl, #0
 8019bba:	9306      	str	r3, [sp, #24]
 8019bbc:	2300      	movs	r3, #0
 8019bbe:	eba8 080a 	sub.w	r8, r8, sl
 8019bc2:	930d      	str	r3, [sp, #52]	; 0x34
 8019bc4:	e7c2      	b.n	8019b4c <_dtoa_r+0x1d4>
 8019bc6:	2300      	movs	r3, #0
 8019bc8:	9308      	str	r3, [sp, #32]
 8019bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019bcc:	2b00      	cmp	r3, #0
 8019bce:	dc39      	bgt.n	8019c44 <_dtoa_r+0x2cc>
 8019bd0:	f04f 0901 	mov.w	r9, #1
 8019bd4:	f8cd 9004 	str.w	r9, [sp, #4]
 8019bd8:	464b      	mov	r3, r9
 8019bda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8019bde:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8019be0:	2200      	movs	r2, #0
 8019be2:	6042      	str	r2, [r0, #4]
 8019be4:	2204      	movs	r2, #4
 8019be6:	f102 0614 	add.w	r6, r2, #20
 8019bea:	429e      	cmp	r6, r3
 8019bec:	6841      	ldr	r1, [r0, #4]
 8019bee:	d92f      	bls.n	8019c50 <_dtoa_r+0x2d8>
 8019bf0:	4620      	mov	r0, r4
 8019bf2:	f000 feef 	bl	801a9d4 <_Balloc>
 8019bf6:	9000      	str	r0, [sp, #0]
 8019bf8:	2800      	cmp	r0, #0
 8019bfa:	d14b      	bne.n	8019c94 <_dtoa_r+0x31c>
 8019bfc:	4b24      	ldr	r3, [pc, #144]	; (8019c90 <_dtoa_r+0x318>)
 8019bfe:	4602      	mov	r2, r0
 8019c00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8019c04:	e6d1      	b.n	80199aa <_dtoa_r+0x32>
 8019c06:	2301      	movs	r3, #1
 8019c08:	e7de      	b.n	8019bc8 <_dtoa_r+0x250>
 8019c0a:	2300      	movs	r3, #0
 8019c0c:	9308      	str	r3, [sp, #32]
 8019c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019c10:	eb0a 0903 	add.w	r9, sl, r3
 8019c14:	f109 0301 	add.w	r3, r9, #1
 8019c18:	2b01      	cmp	r3, #1
 8019c1a:	9301      	str	r3, [sp, #4]
 8019c1c:	bfb8      	it	lt
 8019c1e:	2301      	movlt	r3, #1
 8019c20:	e7dd      	b.n	8019bde <_dtoa_r+0x266>
 8019c22:	2301      	movs	r3, #1
 8019c24:	e7f2      	b.n	8019c0c <_dtoa_r+0x294>
 8019c26:	2501      	movs	r5, #1
 8019c28:	2300      	movs	r3, #0
 8019c2a:	9305      	str	r3, [sp, #20]
 8019c2c:	9508      	str	r5, [sp, #32]
 8019c2e:	f04f 39ff 	mov.w	r9, #4294967295
 8019c32:	2200      	movs	r2, #0
 8019c34:	f8cd 9004 	str.w	r9, [sp, #4]
 8019c38:	2312      	movs	r3, #18
 8019c3a:	9209      	str	r2, [sp, #36]	; 0x24
 8019c3c:	e7cf      	b.n	8019bde <_dtoa_r+0x266>
 8019c3e:	2301      	movs	r3, #1
 8019c40:	9308      	str	r3, [sp, #32]
 8019c42:	e7f4      	b.n	8019c2e <_dtoa_r+0x2b6>
 8019c44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8019c48:	f8cd 9004 	str.w	r9, [sp, #4]
 8019c4c:	464b      	mov	r3, r9
 8019c4e:	e7c6      	b.n	8019bde <_dtoa_r+0x266>
 8019c50:	3101      	adds	r1, #1
 8019c52:	6041      	str	r1, [r0, #4]
 8019c54:	0052      	lsls	r2, r2, #1
 8019c56:	e7c6      	b.n	8019be6 <_dtoa_r+0x26e>
 8019c58:	636f4361 	.word	0x636f4361
 8019c5c:	3fd287a7 	.word	0x3fd287a7
 8019c60:	8b60c8b3 	.word	0x8b60c8b3
 8019c64:	3fc68a28 	.word	0x3fc68a28
 8019c68:	509f79fb 	.word	0x509f79fb
 8019c6c:	3fd34413 	.word	0x3fd34413
 8019c70:	0801eb10 	.word	0x0801eb10
 8019c74:	0801ebcf 	.word	0x0801ebcf
 8019c78:	7ff00000 	.word	0x7ff00000
 8019c7c:	0801ebcb 	.word	0x0801ebcb
 8019c80:	0801ebc2 	.word	0x0801ebc2
 8019c84:	0801eaed 	.word	0x0801eaed
 8019c88:	3ff80000 	.word	0x3ff80000
 8019c8c:	0801ed28 	.word	0x0801ed28
 8019c90:	0801ec2e 	.word	0x0801ec2e
 8019c94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019c96:	9a00      	ldr	r2, [sp, #0]
 8019c98:	601a      	str	r2, [r3, #0]
 8019c9a:	9b01      	ldr	r3, [sp, #4]
 8019c9c:	2b0e      	cmp	r3, #14
 8019c9e:	f200 80ad 	bhi.w	8019dfc <_dtoa_r+0x484>
 8019ca2:	2d00      	cmp	r5, #0
 8019ca4:	f000 80aa 	beq.w	8019dfc <_dtoa_r+0x484>
 8019ca8:	f1ba 0f00 	cmp.w	sl, #0
 8019cac:	dd36      	ble.n	8019d1c <_dtoa_r+0x3a4>
 8019cae:	4ac3      	ldr	r2, [pc, #780]	; (8019fbc <_dtoa_r+0x644>)
 8019cb0:	f00a 030f 	and.w	r3, sl, #15
 8019cb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8019cb8:	ed93 7b00 	vldr	d7, [r3]
 8019cbc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8019cc0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8019cc4:	eeb0 8a47 	vmov.f32	s16, s14
 8019cc8:	eef0 8a67 	vmov.f32	s17, s15
 8019ccc:	d016      	beq.n	8019cfc <_dtoa_r+0x384>
 8019cce:	4bbc      	ldr	r3, [pc, #752]	; (8019fc0 <_dtoa_r+0x648>)
 8019cd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8019cd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019cd8:	f7e6 fdb8 	bl	800084c <__aeabi_ddiv>
 8019cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019ce0:	f007 070f 	and.w	r7, r7, #15
 8019ce4:	2503      	movs	r5, #3
 8019ce6:	4eb6      	ldr	r6, [pc, #728]	; (8019fc0 <_dtoa_r+0x648>)
 8019ce8:	b957      	cbnz	r7, 8019d00 <_dtoa_r+0x388>
 8019cea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019cee:	ec53 2b18 	vmov	r2, r3, d8
 8019cf2:	f7e6 fdab 	bl	800084c <__aeabi_ddiv>
 8019cf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019cfa:	e029      	b.n	8019d50 <_dtoa_r+0x3d8>
 8019cfc:	2502      	movs	r5, #2
 8019cfe:	e7f2      	b.n	8019ce6 <_dtoa_r+0x36e>
 8019d00:	07f9      	lsls	r1, r7, #31
 8019d02:	d508      	bpl.n	8019d16 <_dtoa_r+0x39e>
 8019d04:	ec51 0b18 	vmov	r0, r1, d8
 8019d08:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019d0c:	f7e6 fc74 	bl	80005f8 <__aeabi_dmul>
 8019d10:	ec41 0b18 	vmov	d8, r0, r1
 8019d14:	3501      	adds	r5, #1
 8019d16:	107f      	asrs	r7, r7, #1
 8019d18:	3608      	adds	r6, #8
 8019d1a:	e7e5      	b.n	8019ce8 <_dtoa_r+0x370>
 8019d1c:	f000 80a6 	beq.w	8019e6c <_dtoa_r+0x4f4>
 8019d20:	f1ca 0600 	rsb	r6, sl, #0
 8019d24:	4ba5      	ldr	r3, [pc, #660]	; (8019fbc <_dtoa_r+0x644>)
 8019d26:	4fa6      	ldr	r7, [pc, #664]	; (8019fc0 <_dtoa_r+0x648>)
 8019d28:	f006 020f 	and.w	r2, r6, #15
 8019d2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8019d38:	f7e6 fc5e 	bl	80005f8 <__aeabi_dmul>
 8019d3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019d40:	1136      	asrs	r6, r6, #4
 8019d42:	2300      	movs	r3, #0
 8019d44:	2502      	movs	r5, #2
 8019d46:	2e00      	cmp	r6, #0
 8019d48:	f040 8085 	bne.w	8019e56 <_dtoa_r+0x4de>
 8019d4c:	2b00      	cmp	r3, #0
 8019d4e:	d1d2      	bne.n	8019cf6 <_dtoa_r+0x37e>
 8019d50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019d52:	2b00      	cmp	r3, #0
 8019d54:	f000 808c 	beq.w	8019e70 <_dtoa_r+0x4f8>
 8019d58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019d5c:	4b99      	ldr	r3, [pc, #612]	; (8019fc4 <_dtoa_r+0x64c>)
 8019d5e:	2200      	movs	r2, #0
 8019d60:	4630      	mov	r0, r6
 8019d62:	4639      	mov	r1, r7
 8019d64:	f7e6 feba 	bl	8000adc <__aeabi_dcmplt>
 8019d68:	2800      	cmp	r0, #0
 8019d6a:	f000 8081 	beq.w	8019e70 <_dtoa_r+0x4f8>
 8019d6e:	9b01      	ldr	r3, [sp, #4]
 8019d70:	2b00      	cmp	r3, #0
 8019d72:	d07d      	beq.n	8019e70 <_dtoa_r+0x4f8>
 8019d74:	f1b9 0f00 	cmp.w	r9, #0
 8019d78:	dd3c      	ble.n	8019df4 <_dtoa_r+0x47c>
 8019d7a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8019d7e:	9307      	str	r3, [sp, #28]
 8019d80:	2200      	movs	r2, #0
 8019d82:	4b91      	ldr	r3, [pc, #580]	; (8019fc8 <_dtoa_r+0x650>)
 8019d84:	4630      	mov	r0, r6
 8019d86:	4639      	mov	r1, r7
 8019d88:	f7e6 fc36 	bl	80005f8 <__aeabi_dmul>
 8019d8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019d90:	3501      	adds	r5, #1
 8019d92:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8019d96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019d9a:	4628      	mov	r0, r5
 8019d9c:	f7e6 fbc2 	bl	8000524 <__aeabi_i2d>
 8019da0:	4632      	mov	r2, r6
 8019da2:	463b      	mov	r3, r7
 8019da4:	f7e6 fc28 	bl	80005f8 <__aeabi_dmul>
 8019da8:	4b88      	ldr	r3, [pc, #544]	; (8019fcc <_dtoa_r+0x654>)
 8019daa:	2200      	movs	r2, #0
 8019dac:	f7e6 fa6e 	bl	800028c <__adddf3>
 8019db0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8019db4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019db8:	9303      	str	r3, [sp, #12]
 8019dba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019dbc:	2b00      	cmp	r3, #0
 8019dbe:	d15c      	bne.n	8019e7a <_dtoa_r+0x502>
 8019dc0:	4b83      	ldr	r3, [pc, #524]	; (8019fd0 <_dtoa_r+0x658>)
 8019dc2:	2200      	movs	r2, #0
 8019dc4:	4630      	mov	r0, r6
 8019dc6:	4639      	mov	r1, r7
 8019dc8:	f7e6 fa5e 	bl	8000288 <__aeabi_dsub>
 8019dcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019dd0:	4606      	mov	r6, r0
 8019dd2:	460f      	mov	r7, r1
 8019dd4:	f7e6 fea0 	bl	8000b18 <__aeabi_dcmpgt>
 8019dd8:	2800      	cmp	r0, #0
 8019dda:	f040 8296 	bne.w	801a30a <_dtoa_r+0x992>
 8019dde:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8019de2:	4630      	mov	r0, r6
 8019de4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019de8:	4639      	mov	r1, r7
 8019dea:	f7e6 fe77 	bl	8000adc <__aeabi_dcmplt>
 8019dee:	2800      	cmp	r0, #0
 8019df0:	f040 8288 	bne.w	801a304 <_dtoa_r+0x98c>
 8019df4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8019df8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8019dfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8019dfe:	2b00      	cmp	r3, #0
 8019e00:	f2c0 8158 	blt.w	801a0b4 <_dtoa_r+0x73c>
 8019e04:	f1ba 0f0e 	cmp.w	sl, #14
 8019e08:	f300 8154 	bgt.w	801a0b4 <_dtoa_r+0x73c>
 8019e0c:	4b6b      	ldr	r3, [pc, #428]	; (8019fbc <_dtoa_r+0x644>)
 8019e0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8019e12:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019e18:	2b00      	cmp	r3, #0
 8019e1a:	f280 80e3 	bge.w	8019fe4 <_dtoa_r+0x66c>
 8019e1e:	9b01      	ldr	r3, [sp, #4]
 8019e20:	2b00      	cmp	r3, #0
 8019e22:	f300 80df 	bgt.w	8019fe4 <_dtoa_r+0x66c>
 8019e26:	f040 826d 	bne.w	801a304 <_dtoa_r+0x98c>
 8019e2a:	4b69      	ldr	r3, [pc, #420]	; (8019fd0 <_dtoa_r+0x658>)
 8019e2c:	2200      	movs	r2, #0
 8019e2e:	4640      	mov	r0, r8
 8019e30:	4649      	mov	r1, r9
 8019e32:	f7e6 fbe1 	bl	80005f8 <__aeabi_dmul>
 8019e36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019e3a:	f7e6 fe63 	bl	8000b04 <__aeabi_dcmpge>
 8019e3e:	9e01      	ldr	r6, [sp, #4]
 8019e40:	4637      	mov	r7, r6
 8019e42:	2800      	cmp	r0, #0
 8019e44:	f040 8243 	bne.w	801a2ce <_dtoa_r+0x956>
 8019e48:	9d00      	ldr	r5, [sp, #0]
 8019e4a:	2331      	movs	r3, #49	; 0x31
 8019e4c:	f805 3b01 	strb.w	r3, [r5], #1
 8019e50:	f10a 0a01 	add.w	sl, sl, #1
 8019e54:	e23f      	b.n	801a2d6 <_dtoa_r+0x95e>
 8019e56:	07f2      	lsls	r2, r6, #31
 8019e58:	d505      	bpl.n	8019e66 <_dtoa_r+0x4ee>
 8019e5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019e5e:	f7e6 fbcb 	bl	80005f8 <__aeabi_dmul>
 8019e62:	3501      	adds	r5, #1
 8019e64:	2301      	movs	r3, #1
 8019e66:	1076      	asrs	r6, r6, #1
 8019e68:	3708      	adds	r7, #8
 8019e6a:	e76c      	b.n	8019d46 <_dtoa_r+0x3ce>
 8019e6c:	2502      	movs	r5, #2
 8019e6e:	e76f      	b.n	8019d50 <_dtoa_r+0x3d8>
 8019e70:	9b01      	ldr	r3, [sp, #4]
 8019e72:	f8cd a01c 	str.w	sl, [sp, #28]
 8019e76:	930c      	str	r3, [sp, #48]	; 0x30
 8019e78:	e78d      	b.n	8019d96 <_dtoa_r+0x41e>
 8019e7a:	9900      	ldr	r1, [sp, #0]
 8019e7c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8019e7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019e80:	4b4e      	ldr	r3, [pc, #312]	; (8019fbc <_dtoa_r+0x644>)
 8019e82:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019e86:	4401      	add	r1, r0
 8019e88:	9102      	str	r1, [sp, #8]
 8019e8a:	9908      	ldr	r1, [sp, #32]
 8019e8c:	eeb0 8a47 	vmov.f32	s16, s14
 8019e90:	eef0 8a67 	vmov.f32	s17, s15
 8019e94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019e98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019e9c:	2900      	cmp	r1, #0
 8019e9e:	d045      	beq.n	8019f2c <_dtoa_r+0x5b4>
 8019ea0:	494c      	ldr	r1, [pc, #304]	; (8019fd4 <_dtoa_r+0x65c>)
 8019ea2:	2000      	movs	r0, #0
 8019ea4:	f7e6 fcd2 	bl	800084c <__aeabi_ddiv>
 8019ea8:	ec53 2b18 	vmov	r2, r3, d8
 8019eac:	f7e6 f9ec 	bl	8000288 <__aeabi_dsub>
 8019eb0:	9d00      	ldr	r5, [sp, #0]
 8019eb2:	ec41 0b18 	vmov	d8, r0, r1
 8019eb6:	4639      	mov	r1, r7
 8019eb8:	4630      	mov	r0, r6
 8019eba:	f7e6 fe4d 	bl	8000b58 <__aeabi_d2iz>
 8019ebe:	900c      	str	r0, [sp, #48]	; 0x30
 8019ec0:	f7e6 fb30 	bl	8000524 <__aeabi_i2d>
 8019ec4:	4602      	mov	r2, r0
 8019ec6:	460b      	mov	r3, r1
 8019ec8:	4630      	mov	r0, r6
 8019eca:	4639      	mov	r1, r7
 8019ecc:	f7e6 f9dc 	bl	8000288 <__aeabi_dsub>
 8019ed0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019ed2:	3330      	adds	r3, #48	; 0x30
 8019ed4:	f805 3b01 	strb.w	r3, [r5], #1
 8019ed8:	ec53 2b18 	vmov	r2, r3, d8
 8019edc:	4606      	mov	r6, r0
 8019ede:	460f      	mov	r7, r1
 8019ee0:	f7e6 fdfc 	bl	8000adc <__aeabi_dcmplt>
 8019ee4:	2800      	cmp	r0, #0
 8019ee6:	d165      	bne.n	8019fb4 <_dtoa_r+0x63c>
 8019ee8:	4632      	mov	r2, r6
 8019eea:	463b      	mov	r3, r7
 8019eec:	4935      	ldr	r1, [pc, #212]	; (8019fc4 <_dtoa_r+0x64c>)
 8019eee:	2000      	movs	r0, #0
 8019ef0:	f7e6 f9ca 	bl	8000288 <__aeabi_dsub>
 8019ef4:	ec53 2b18 	vmov	r2, r3, d8
 8019ef8:	f7e6 fdf0 	bl	8000adc <__aeabi_dcmplt>
 8019efc:	2800      	cmp	r0, #0
 8019efe:	f040 80b9 	bne.w	801a074 <_dtoa_r+0x6fc>
 8019f02:	9b02      	ldr	r3, [sp, #8]
 8019f04:	429d      	cmp	r5, r3
 8019f06:	f43f af75 	beq.w	8019df4 <_dtoa_r+0x47c>
 8019f0a:	4b2f      	ldr	r3, [pc, #188]	; (8019fc8 <_dtoa_r+0x650>)
 8019f0c:	ec51 0b18 	vmov	r0, r1, d8
 8019f10:	2200      	movs	r2, #0
 8019f12:	f7e6 fb71 	bl	80005f8 <__aeabi_dmul>
 8019f16:	4b2c      	ldr	r3, [pc, #176]	; (8019fc8 <_dtoa_r+0x650>)
 8019f18:	ec41 0b18 	vmov	d8, r0, r1
 8019f1c:	2200      	movs	r2, #0
 8019f1e:	4630      	mov	r0, r6
 8019f20:	4639      	mov	r1, r7
 8019f22:	f7e6 fb69 	bl	80005f8 <__aeabi_dmul>
 8019f26:	4606      	mov	r6, r0
 8019f28:	460f      	mov	r7, r1
 8019f2a:	e7c4      	b.n	8019eb6 <_dtoa_r+0x53e>
 8019f2c:	ec51 0b17 	vmov	r0, r1, d7
 8019f30:	f7e6 fb62 	bl	80005f8 <__aeabi_dmul>
 8019f34:	9b02      	ldr	r3, [sp, #8]
 8019f36:	9d00      	ldr	r5, [sp, #0]
 8019f38:	930c      	str	r3, [sp, #48]	; 0x30
 8019f3a:	ec41 0b18 	vmov	d8, r0, r1
 8019f3e:	4639      	mov	r1, r7
 8019f40:	4630      	mov	r0, r6
 8019f42:	f7e6 fe09 	bl	8000b58 <__aeabi_d2iz>
 8019f46:	9011      	str	r0, [sp, #68]	; 0x44
 8019f48:	f7e6 faec 	bl	8000524 <__aeabi_i2d>
 8019f4c:	4602      	mov	r2, r0
 8019f4e:	460b      	mov	r3, r1
 8019f50:	4630      	mov	r0, r6
 8019f52:	4639      	mov	r1, r7
 8019f54:	f7e6 f998 	bl	8000288 <__aeabi_dsub>
 8019f58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019f5a:	3330      	adds	r3, #48	; 0x30
 8019f5c:	f805 3b01 	strb.w	r3, [r5], #1
 8019f60:	9b02      	ldr	r3, [sp, #8]
 8019f62:	429d      	cmp	r5, r3
 8019f64:	4606      	mov	r6, r0
 8019f66:	460f      	mov	r7, r1
 8019f68:	f04f 0200 	mov.w	r2, #0
 8019f6c:	d134      	bne.n	8019fd8 <_dtoa_r+0x660>
 8019f6e:	4b19      	ldr	r3, [pc, #100]	; (8019fd4 <_dtoa_r+0x65c>)
 8019f70:	ec51 0b18 	vmov	r0, r1, d8
 8019f74:	f7e6 f98a 	bl	800028c <__adddf3>
 8019f78:	4602      	mov	r2, r0
 8019f7a:	460b      	mov	r3, r1
 8019f7c:	4630      	mov	r0, r6
 8019f7e:	4639      	mov	r1, r7
 8019f80:	f7e6 fdca 	bl	8000b18 <__aeabi_dcmpgt>
 8019f84:	2800      	cmp	r0, #0
 8019f86:	d175      	bne.n	801a074 <_dtoa_r+0x6fc>
 8019f88:	ec53 2b18 	vmov	r2, r3, d8
 8019f8c:	4911      	ldr	r1, [pc, #68]	; (8019fd4 <_dtoa_r+0x65c>)
 8019f8e:	2000      	movs	r0, #0
 8019f90:	f7e6 f97a 	bl	8000288 <__aeabi_dsub>
 8019f94:	4602      	mov	r2, r0
 8019f96:	460b      	mov	r3, r1
 8019f98:	4630      	mov	r0, r6
 8019f9a:	4639      	mov	r1, r7
 8019f9c:	f7e6 fd9e 	bl	8000adc <__aeabi_dcmplt>
 8019fa0:	2800      	cmp	r0, #0
 8019fa2:	f43f af27 	beq.w	8019df4 <_dtoa_r+0x47c>
 8019fa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019fa8:	1e6b      	subs	r3, r5, #1
 8019faa:	930c      	str	r3, [sp, #48]	; 0x30
 8019fac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8019fb0:	2b30      	cmp	r3, #48	; 0x30
 8019fb2:	d0f8      	beq.n	8019fa6 <_dtoa_r+0x62e>
 8019fb4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019fb8:	e04a      	b.n	801a050 <_dtoa_r+0x6d8>
 8019fba:	bf00      	nop
 8019fbc:	0801ed28 	.word	0x0801ed28
 8019fc0:	0801ed00 	.word	0x0801ed00
 8019fc4:	3ff00000 	.word	0x3ff00000
 8019fc8:	40240000 	.word	0x40240000
 8019fcc:	401c0000 	.word	0x401c0000
 8019fd0:	40140000 	.word	0x40140000
 8019fd4:	3fe00000 	.word	0x3fe00000
 8019fd8:	4baf      	ldr	r3, [pc, #700]	; (801a298 <_dtoa_r+0x920>)
 8019fda:	f7e6 fb0d 	bl	80005f8 <__aeabi_dmul>
 8019fde:	4606      	mov	r6, r0
 8019fe0:	460f      	mov	r7, r1
 8019fe2:	e7ac      	b.n	8019f3e <_dtoa_r+0x5c6>
 8019fe4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019fe8:	9d00      	ldr	r5, [sp, #0]
 8019fea:	4642      	mov	r2, r8
 8019fec:	464b      	mov	r3, r9
 8019fee:	4630      	mov	r0, r6
 8019ff0:	4639      	mov	r1, r7
 8019ff2:	f7e6 fc2b 	bl	800084c <__aeabi_ddiv>
 8019ff6:	f7e6 fdaf 	bl	8000b58 <__aeabi_d2iz>
 8019ffa:	9002      	str	r0, [sp, #8]
 8019ffc:	f7e6 fa92 	bl	8000524 <__aeabi_i2d>
 801a000:	4642      	mov	r2, r8
 801a002:	464b      	mov	r3, r9
 801a004:	f7e6 faf8 	bl	80005f8 <__aeabi_dmul>
 801a008:	4602      	mov	r2, r0
 801a00a:	460b      	mov	r3, r1
 801a00c:	4630      	mov	r0, r6
 801a00e:	4639      	mov	r1, r7
 801a010:	f7e6 f93a 	bl	8000288 <__aeabi_dsub>
 801a014:	9e02      	ldr	r6, [sp, #8]
 801a016:	9f01      	ldr	r7, [sp, #4]
 801a018:	3630      	adds	r6, #48	; 0x30
 801a01a:	f805 6b01 	strb.w	r6, [r5], #1
 801a01e:	9e00      	ldr	r6, [sp, #0]
 801a020:	1bae      	subs	r6, r5, r6
 801a022:	42b7      	cmp	r7, r6
 801a024:	4602      	mov	r2, r0
 801a026:	460b      	mov	r3, r1
 801a028:	d137      	bne.n	801a09a <_dtoa_r+0x722>
 801a02a:	f7e6 f92f 	bl	800028c <__adddf3>
 801a02e:	4642      	mov	r2, r8
 801a030:	464b      	mov	r3, r9
 801a032:	4606      	mov	r6, r0
 801a034:	460f      	mov	r7, r1
 801a036:	f7e6 fd6f 	bl	8000b18 <__aeabi_dcmpgt>
 801a03a:	b9c8      	cbnz	r0, 801a070 <_dtoa_r+0x6f8>
 801a03c:	4642      	mov	r2, r8
 801a03e:	464b      	mov	r3, r9
 801a040:	4630      	mov	r0, r6
 801a042:	4639      	mov	r1, r7
 801a044:	f7e6 fd40 	bl	8000ac8 <__aeabi_dcmpeq>
 801a048:	b110      	cbz	r0, 801a050 <_dtoa_r+0x6d8>
 801a04a:	9b02      	ldr	r3, [sp, #8]
 801a04c:	07d9      	lsls	r1, r3, #31
 801a04e:	d40f      	bmi.n	801a070 <_dtoa_r+0x6f8>
 801a050:	4620      	mov	r0, r4
 801a052:	4659      	mov	r1, fp
 801a054:	f000 fcfe 	bl	801aa54 <_Bfree>
 801a058:	2300      	movs	r3, #0
 801a05a:	702b      	strb	r3, [r5, #0]
 801a05c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a05e:	f10a 0001 	add.w	r0, sl, #1
 801a062:	6018      	str	r0, [r3, #0]
 801a064:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a066:	2b00      	cmp	r3, #0
 801a068:	f43f acd8 	beq.w	8019a1c <_dtoa_r+0xa4>
 801a06c:	601d      	str	r5, [r3, #0]
 801a06e:	e4d5      	b.n	8019a1c <_dtoa_r+0xa4>
 801a070:	f8cd a01c 	str.w	sl, [sp, #28]
 801a074:	462b      	mov	r3, r5
 801a076:	461d      	mov	r5, r3
 801a078:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a07c:	2a39      	cmp	r2, #57	; 0x39
 801a07e:	d108      	bne.n	801a092 <_dtoa_r+0x71a>
 801a080:	9a00      	ldr	r2, [sp, #0]
 801a082:	429a      	cmp	r2, r3
 801a084:	d1f7      	bne.n	801a076 <_dtoa_r+0x6fe>
 801a086:	9a07      	ldr	r2, [sp, #28]
 801a088:	9900      	ldr	r1, [sp, #0]
 801a08a:	3201      	adds	r2, #1
 801a08c:	9207      	str	r2, [sp, #28]
 801a08e:	2230      	movs	r2, #48	; 0x30
 801a090:	700a      	strb	r2, [r1, #0]
 801a092:	781a      	ldrb	r2, [r3, #0]
 801a094:	3201      	adds	r2, #1
 801a096:	701a      	strb	r2, [r3, #0]
 801a098:	e78c      	b.n	8019fb4 <_dtoa_r+0x63c>
 801a09a:	4b7f      	ldr	r3, [pc, #508]	; (801a298 <_dtoa_r+0x920>)
 801a09c:	2200      	movs	r2, #0
 801a09e:	f7e6 faab 	bl	80005f8 <__aeabi_dmul>
 801a0a2:	2200      	movs	r2, #0
 801a0a4:	2300      	movs	r3, #0
 801a0a6:	4606      	mov	r6, r0
 801a0a8:	460f      	mov	r7, r1
 801a0aa:	f7e6 fd0d 	bl	8000ac8 <__aeabi_dcmpeq>
 801a0ae:	2800      	cmp	r0, #0
 801a0b0:	d09b      	beq.n	8019fea <_dtoa_r+0x672>
 801a0b2:	e7cd      	b.n	801a050 <_dtoa_r+0x6d8>
 801a0b4:	9a08      	ldr	r2, [sp, #32]
 801a0b6:	2a00      	cmp	r2, #0
 801a0b8:	f000 80c4 	beq.w	801a244 <_dtoa_r+0x8cc>
 801a0bc:	9a05      	ldr	r2, [sp, #20]
 801a0be:	2a01      	cmp	r2, #1
 801a0c0:	f300 80a8 	bgt.w	801a214 <_dtoa_r+0x89c>
 801a0c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801a0c6:	2a00      	cmp	r2, #0
 801a0c8:	f000 80a0 	beq.w	801a20c <_dtoa_r+0x894>
 801a0cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801a0d0:	9e06      	ldr	r6, [sp, #24]
 801a0d2:	4645      	mov	r5, r8
 801a0d4:	9a04      	ldr	r2, [sp, #16]
 801a0d6:	2101      	movs	r1, #1
 801a0d8:	441a      	add	r2, r3
 801a0da:	4620      	mov	r0, r4
 801a0dc:	4498      	add	r8, r3
 801a0de:	9204      	str	r2, [sp, #16]
 801a0e0:	f000 fd74 	bl	801abcc <__i2b>
 801a0e4:	4607      	mov	r7, r0
 801a0e6:	2d00      	cmp	r5, #0
 801a0e8:	dd0b      	ble.n	801a102 <_dtoa_r+0x78a>
 801a0ea:	9b04      	ldr	r3, [sp, #16]
 801a0ec:	2b00      	cmp	r3, #0
 801a0ee:	dd08      	ble.n	801a102 <_dtoa_r+0x78a>
 801a0f0:	42ab      	cmp	r3, r5
 801a0f2:	9a04      	ldr	r2, [sp, #16]
 801a0f4:	bfa8      	it	ge
 801a0f6:	462b      	movge	r3, r5
 801a0f8:	eba8 0803 	sub.w	r8, r8, r3
 801a0fc:	1aed      	subs	r5, r5, r3
 801a0fe:	1ad3      	subs	r3, r2, r3
 801a100:	9304      	str	r3, [sp, #16]
 801a102:	9b06      	ldr	r3, [sp, #24]
 801a104:	b1fb      	cbz	r3, 801a146 <_dtoa_r+0x7ce>
 801a106:	9b08      	ldr	r3, [sp, #32]
 801a108:	2b00      	cmp	r3, #0
 801a10a:	f000 809f 	beq.w	801a24c <_dtoa_r+0x8d4>
 801a10e:	2e00      	cmp	r6, #0
 801a110:	dd11      	ble.n	801a136 <_dtoa_r+0x7be>
 801a112:	4639      	mov	r1, r7
 801a114:	4632      	mov	r2, r6
 801a116:	4620      	mov	r0, r4
 801a118:	f000 fe14 	bl	801ad44 <__pow5mult>
 801a11c:	465a      	mov	r2, fp
 801a11e:	4601      	mov	r1, r0
 801a120:	4607      	mov	r7, r0
 801a122:	4620      	mov	r0, r4
 801a124:	f000 fd68 	bl	801abf8 <__multiply>
 801a128:	4659      	mov	r1, fp
 801a12a:	9007      	str	r0, [sp, #28]
 801a12c:	4620      	mov	r0, r4
 801a12e:	f000 fc91 	bl	801aa54 <_Bfree>
 801a132:	9b07      	ldr	r3, [sp, #28]
 801a134:	469b      	mov	fp, r3
 801a136:	9b06      	ldr	r3, [sp, #24]
 801a138:	1b9a      	subs	r2, r3, r6
 801a13a:	d004      	beq.n	801a146 <_dtoa_r+0x7ce>
 801a13c:	4659      	mov	r1, fp
 801a13e:	4620      	mov	r0, r4
 801a140:	f000 fe00 	bl	801ad44 <__pow5mult>
 801a144:	4683      	mov	fp, r0
 801a146:	2101      	movs	r1, #1
 801a148:	4620      	mov	r0, r4
 801a14a:	f000 fd3f 	bl	801abcc <__i2b>
 801a14e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a150:	2b00      	cmp	r3, #0
 801a152:	4606      	mov	r6, r0
 801a154:	dd7c      	ble.n	801a250 <_dtoa_r+0x8d8>
 801a156:	461a      	mov	r2, r3
 801a158:	4601      	mov	r1, r0
 801a15a:	4620      	mov	r0, r4
 801a15c:	f000 fdf2 	bl	801ad44 <__pow5mult>
 801a160:	9b05      	ldr	r3, [sp, #20]
 801a162:	2b01      	cmp	r3, #1
 801a164:	4606      	mov	r6, r0
 801a166:	dd76      	ble.n	801a256 <_dtoa_r+0x8de>
 801a168:	2300      	movs	r3, #0
 801a16a:	9306      	str	r3, [sp, #24]
 801a16c:	6933      	ldr	r3, [r6, #16]
 801a16e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801a172:	6918      	ldr	r0, [r3, #16]
 801a174:	f000 fcda 	bl	801ab2c <__hi0bits>
 801a178:	f1c0 0020 	rsb	r0, r0, #32
 801a17c:	9b04      	ldr	r3, [sp, #16]
 801a17e:	4418      	add	r0, r3
 801a180:	f010 001f 	ands.w	r0, r0, #31
 801a184:	f000 8086 	beq.w	801a294 <_dtoa_r+0x91c>
 801a188:	f1c0 0320 	rsb	r3, r0, #32
 801a18c:	2b04      	cmp	r3, #4
 801a18e:	dd7f      	ble.n	801a290 <_dtoa_r+0x918>
 801a190:	f1c0 001c 	rsb	r0, r0, #28
 801a194:	9b04      	ldr	r3, [sp, #16]
 801a196:	4403      	add	r3, r0
 801a198:	4480      	add	r8, r0
 801a19a:	4405      	add	r5, r0
 801a19c:	9304      	str	r3, [sp, #16]
 801a19e:	f1b8 0f00 	cmp.w	r8, #0
 801a1a2:	dd05      	ble.n	801a1b0 <_dtoa_r+0x838>
 801a1a4:	4659      	mov	r1, fp
 801a1a6:	4642      	mov	r2, r8
 801a1a8:	4620      	mov	r0, r4
 801a1aa:	f000 fe25 	bl	801adf8 <__lshift>
 801a1ae:	4683      	mov	fp, r0
 801a1b0:	9b04      	ldr	r3, [sp, #16]
 801a1b2:	2b00      	cmp	r3, #0
 801a1b4:	dd05      	ble.n	801a1c2 <_dtoa_r+0x84a>
 801a1b6:	4631      	mov	r1, r6
 801a1b8:	461a      	mov	r2, r3
 801a1ba:	4620      	mov	r0, r4
 801a1bc:	f000 fe1c 	bl	801adf8 <__lshift>
 801a1c0:	4606      	mov	r6, r0
 801a1c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a1c4:	2b00      	cmp	r3, #0
 801a1c6:	d069      	beq.n	801a29c <_dtoa_r+0x924>
 801a1c8:	4631      	mov	r1, r6
 801a1ca:	4658      	mov	r0, fp
 801a1cc:	f000 fe80 	bl	801aed0 <__mcmp>
 801a1d0:	2800      	cmp	r0, #0
 801a1d2:	da63      	bge.n	801a29c <_dtoa_r+0x924>
 801a1d4:	2300      	movs	r3, #0
 801a1d6:	4659      	mov	r1, fp
 801a1d8:	220a      	movs	r2, #10
 801a1da:	4620      	mov	r0, r4
 801a1dc:	f000 fc5c 	bl	801aa98 <__multadd>
 801a1e0:	9b08      	ldr	r3, [sp, #32]
 801a1e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a1e6:	4683      	mov	fp, r0
 801a1e8:	2b00      	cmp	r3, #0
 801a1ea:	f000 818f 	beq.w	801a50c <_dtoa_r+0xb94>
 801a1ee:	4639      	mov	r1, r7
 801a1f0:	2300      	movs	r3, #0
 801a1f2:	220a      	movs	r2, #10
 801a1f4:	4620      	mov	r0, r4
 801a1f6:	f000 fc4f 	bl	801aa98 <__multadd>
 801a1fa:	f1b9 0f00 	cmp.w	r9, #0
 801a1fe:	4607      	mov	r7, r0
 801a200:	f300 808e 	bgt.w	801a320 <_dtoa_r+0x9a8>
 801a204:	9b05      	ldr	r3, [sp, #20]
 801a206:	2b02      	cmp	r3, #2
 801a208:	dc50      	bgt.n	801a2ac <_dtoa_r+0x934>
 801a20a:	e089      	b.n	801a320 <_dtoa_r+0x9a8>
 801a20c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801a20e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801a212:	e75d      	b.n	801a0d0 <_dtoa_r+0x758>
 801a214:	9b01      	ldr	r3, [sp, #4]
 801a216:	1e5e      	subs	r6, r3, #1
 801a218:	9b06      	ldr	r3, [sp, #24]
 801a21a:	42b3      	cmp	r3, r6
 801a21c:	bfbf      	itttt	lt
 801a21e:	9b06      	ldrlt	r3, [sp, #24]
 801a220:	9606      	strlt	r6, [sp, #24]
 801a222:	1af2      	sublt	r2, r6, r3
 801a224:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801a226:	bfb6      	itet	lt
 801a228:	189b      	addlt	r3, r3, r2
 801a22a:	1b9e      	subge	r6, r3, r6
 801a22c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801a22e:	9b01      	ldr	r3, [sp, #4]
 801a230:	bfb8      	it	lt
 801a232:	2600      	movlt	r6, #0
 801a234:	2b00      	cmp	r3, #0
 801a236:	bfb5      	itete	lt
 801a238:	eba8 0503 	sublt.w	r5, r8, r3
 801a23c:	9b01      	ldrge	r3, [sp, #4]
 801a23e:	2300      	movlt	r3, #0
 801a240:	4645      	movge	r5, r8
 801a242:	e747      	b.n	801a0d4 <_dtoa_r+0x75c>
 801a244:	9e06      	ldr	r6, [sp, #24]
 801a246:	9f08      	ldr	r7, [sp, #32]
 801a248:	4645      	mov	r5, r8
 801a24a:	e74c      	b.n	801a0e6 <_dtoa_r+0x76e>
 801a24c:	9a06      	ldr	r2, [sp, #24]
 801a24e:	e775      	b.n	801a13c <_dtoa_r+0x7c4>
 801a250:	9b05      	ldr	r3, [sp, #20]
 801a252:	2b01      	cmp	r3, #1
 801a254:	dc18      	bgt.n	801a288 <_dtoa_r+0x910>
 801a256:	9b02      	ldr	r3, [sp, #8]
 801a258:	b9b3      	cbnz	r3, 801a288 <_dtoa_r+0x910>
 801a25a:	9b03      	ldr	r3, [sp, #12]
 801a25c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a260:	b9a3      	cbnz	r3, 801a28c <_dtoa_r+0x914>
 801a262:	9b03      	ldr	r3, [sp, #12]
 801a264:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a268:	0d1b      	lsrs	r3, r3, #20
 801a26a:	051b      	lsls	r3, r3, #20
 801a26c:	b12b      	cbz	r3, 801a27a <_dtoa_r+0x902>
 801a26e:	9b04      	ldr	r3, [sp, #16]
 801a270:	3301      	adds	r3, #1
 801a272:	9304      	str	r3, [sp, #16]
 801a274:	f108 0801 	add.w	r8, r8, #1
 801a278:	2301      	movs	r3, #1
 801a27a:	9306      	str	r3, [sp, #24]
 801a27c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a27e:	2b00      	cmp	r3, #0
 801a280:	f47f af74 	bne.w	801a16c <_dtoa_r+0x7f4>
 801a284:	2001      	movs	r0, #1
 801a286:	e779      	b.n	801a17c <_dtoa_r+0x804>
 801a288:	2300      	movs	r3, #0
 801a28a:	e7f6      	b.n	801a27a <_dtoa_r+0x902>
 801a28c:	9b02      	ldr	r3, [sp, #8]
 801a28e:	e7f4      	b.n	801a27a <_dtoa_r+0x902>
 801a290:	d085      	beq.n	801a19e <_dtoa_r+0x826>
 801a292:	4618      	mov	r0, r3
 801a294:	301c      	adds	r0, #28
 801a296:	e77d      	b.n	801a194 <_dtoa_r+0x81c>
 801a298:	40240000 	.word	0x40240000
 801a29c:	9b01      	ldr	r3, [sp, #4]
 801a29e:	2b00      	cmp	r3, #0
 801a2a0:	dc38      	bgt.n	801a314 <_dtoa_r+0x99c>
 801a2a2:	9b05      	ldr	r3, [sp, #20]
 801a2a4:	2b02      	cmp	r3, #2
 801a2a6:	dd35      	ble.n	801a314 <_dtoa_r+0x99c>
 801a2a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801a2ac:	f1b9 0f00 	cmp.w	r9, #0
 801a2b0:	d10d      	bne.n	801a2ce <_dtoa_r+0x956>
 801a2b2:	4631      	mov	r1, r6
 801a2b4:	464b      	mov	r3, r9
 801a2b6:	2205      	movs	r2, #5
 801a2b8:	4620      	mov	r0, r4
 801a2ba:	f000 fbed 	bl	801aa98 <__multadd>
 801a2be:	4601      	mov	r1, r0
 801a2c0:	4606      	mov	r6, r0
 801a2c2:	4658      	mov	r0, fp
 801a2c4:	f000 fe04 	bl	801aed0 <__mcmp>
 801a2c8:	2800      	cmp	r0, #0
 801a2ca:	f73f adbd 	bgt.w	8019e48 <_dtoa_r+0x4d0>
 801a2ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a2d0:	9d00      	ldr	r5, [sp, #0]
 801a2d2:	ea6f 0a03 	mvn.w	sl, r3
 801a2d6:	f04f 0800 	mov.w	r8, #0
 801a2da:	4631      	mov	r1, r6
 801a2dc:	4620      	mov	r0, r4
 801a2de:	f000 fbb9 	bl	801aa54 <_Bfree>
 801a2e2:	2f00      	cmp	r7, #0
 801a2e4:	f43f aeb4 	beq.w	801a050 <_dtoa_r+0x6d8>
 801a2e8:	f1b8 0f00 	cmp.w	r8, #0
 801a2ec:	d005      	beq.n	801a2fa <_dtoa_r+0x982>
 801a2ee:	45b8      	cmp	r8, r7
 801a2f0:	d003      	beq.n	801a2fa <_dtoa_r+0x982>
 801a2f2:	4641      	mov	r1, r8
 801a2f4:	4620      	mov	r0, r4
 801a2f6:	f000 fbad 	bl	801aa54 <_Bfree>
 801a2fa:	4639      	mov	r1, r7
 801a2fc:	4620      	mov	r0, r4
 801a2fe:	f000 fba9 	bl	801aa54 <_Bfree>
 801a302:	e6a5      	b.n	801a050 <_dtoa_r+0x6d8>
 801a304:	2600      	movs	r6, #0
 801a306:	4637      	mov	r7, r6
 801a308:	e7e1      	b.n	801a2ce <_dtoa_r+0x956>
 801a30a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801a30c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801a310:	4637      	mov	r7, r6
 801a312:	e599      	b.n	8019e48 <_dtoa_r+0x4d0>
 801a314:	9b08      	ldr	r3, [sp, #32]
 801a316:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801a31a:	2b00      	cmp	r3, #0
 801a31c:	f000 80fd 	beq.w	801a51a <_dtoa_r+0xba2>
 801a320:	2d00      	cmp	r5, #0
 801a322:	dd05      	ble.n	801a330 <_dtoa_r+0x9b8>
 801a324:	4639      	mov	r1, r7
 801a326:	462a      	mov	r2, r5
 801a328:	4620      	mov	r0, r4
 801a32a:	f000 fd65 	bl	801adf8 <__lshift>
 801a32e:	4607      	mov	r7, r0
 801a330:	9b06      	ldr	r3, [sp, #24]
 801a332:	2b00      	cmp	r3, #0
 801a334:	d05c      	beq.n	801a3f0 <_dtoa_r+0xa78>
 801a336:	6879      	ldr	r1, [r7, #4]
 801a338:	4620      	mov	r0, r4
 801a33a:	f000 fb4b 	bl	801a9d4 <_Balloc>
 801a33e:	4605      	mov	r5, r0
 801a340:	b928      	cbnz	r0, 801a34e <_dtoa_r+0x9d6>
 801a342:	4b80      	ldr	r3, [pc, #512]	; (801a544 <_dtoa_r+0xbcc>)
 801a344:	4602      	mov	r2, r0
 801a346:	f240 21ea 	movw	r1, #746	; 0x2ea
 801a34a:	f7ff bb2e 	b.w	80199aa <_dtoa_r+0x32>
 801a34e:	693a      	ldr	r2, [r7, #16]
 801a350:	3202      	adds	r2, #2
 801a352:	0092      	lsls	r2, r2, #2
 801a354:	f107 010c 	add.w	r1, r7, #12
 801a358:	300c      	adds	r0, #12
 801a35a:	f7fe fbfb 	bl	8018b54 <memcpy>
 801a35e:	2201      	movs	r2, #1
 801a360:	4629      	mov	r1, r5
 801a362:	4620      	mov	r0, r4
 801a364:	f000 fd48 	bl	801adf8 <__lshift>
 801a368:	9b00      	ldr	r3, [sp, #0]
 801a36a:	3301      	adds	r3, #1
 801a36c:	9301      	str	r3, [sp, #4]
 801a36e:	9b00      	ldr	r3, [sp, #0]
 801a370:	444b      	add	r3, r9
 801a372:	9307      	str	r3, [sp, #28]
 801a374:	9b02      	ldr	r3, [sp, #8]
 801a376:	f003 0301 	and.w	r3, r3, #1
 801a37a:	46b8      	mov	r8, r7
 801a37c:	9306      	str	r3, [sp, #24]
 801a37e:	4607      	mov	r7, r0
 801a380:	9b01      	ldr	r3, [sp, #4]
 801a382:	4631      	mov	r1, r6
 801a384:	3b01      	subs	r3, #1
 801a386:	4658      	mov	r0, fp
 801a388:	9302      	str	r3, [sp, #8]
 801a38a:	f7ff fa69 	bl	8019860 <quorem>
 801a38e:	4603      	mov	r3, r0
 801a390:	3330      	adds	r3, #48	; 0x30
 801a392:	9004      	str	r0, [sp, #16]
 801a394:	4641      	mov	r1, r8
 801a396:	4658      	mov	r0, fp
 801a398:	9308      	str	r3, [sp, #32]
 801a39a:	f000 fd99 	bl	801aed0 <__mcmp>
 801a39e:	463a      	mov	r2, r7
 801a3a0:	4681      	mov	r9, r0
 801a3a2:	4631      	mov	r1, r6
 801a3a4:	4620      	mov	r0, r4
 801a3a6:	f000 fdaf 	bl	801af08 <__mdiff>
 801a3aa:	68c2      	ldr	r2, [r0, #12]
 801a3ac:	9b08      	ldr	r3, [sp, #32]
 801a3ae:	4605      	mov	r5, r0
 801a3b0:	bb02      	cbnz	r2, 801a3f4 <_dtoa_r+0xa7c>
 801a3b2:	4601      	mov	r1, r0
 801a3b4:	4658      	mov	r0, fp
 801a3b6:	f000 fd8b 	bl	801aed0 <__mcmp>
 801a3ba:	9b08      	ldr	r3, [sp, #32]
 801a3bc:	4602      	mov	r2, r0
 801a3be:	4629      	mov	r1, r5
 801a3c0:	4620      	mov	r0, r4
 801a3c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801a3c6:	f000 fb45 	bl	801aa54 <_Bfree>
 801a3ca:	9b05      	ldr	r3, [sp, #20]
 801a3cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a3ce:	9d01      	ldr	r5, [sp, #4]
 801a3d0:	ea43 0102 	orr.w	r1, r3, r2
 801a3d4:	9b06      	ldr	r3, [sp, #24]
 801a3d6:	430b      	orrs	r3, r1
 801a3d8:	9b08      	ldr	r3, [sp, #32]
 801a3da:	d10d      	bne.n	801a3f8 <_dtoa_r+0xa80>
 801a3dc:	2b39      	cmp	r3, #57	; 0x39
 801a3de:	d029      	beq.n	801a434 <_dtoa_r+0xabc>
 801a3e0:	f1b9 0f00 	cmp.w	r9, #0
 801a3e4:	dd01      	ble.n	801a3ea <_dtoa_r+0xa72>
 801a3e6:	9b04      	ldr	r3, [sp, #16]
 801a3e8:	3331      	adds	r3, #49	; 0x31
 801a3ea:	9a02      	ldr	r2, [sp, #8]
 801a3ec:	7013      	strb	r3, [r2, #0]
 801a3ee:	e774      	b.n	801a2da <_dtoa_r+0x962>
 801a3f0:	4638      	mov	r0, r7
 801a3f2:	e7b9      	b.n	801a368 <_dtoa_r+0x9f0>
 801a3f4:	2201      	movs	r2, #1
 801a3f6:	e7e2      	b.n	801a3be <_dtoa_r+0xa46>
 801a3f8:	f1b9 0f00 	cmp.w	r9, #0
 801a3fc:	db06      	blt.n	801a40c <_dtoa_r+0xa94>
 801a3fe:	9905      	ldr	r1, [sp, #20]
 801a400:	ea41 0909 	orr.w	r9, r1, r9
 801a404:	9906      	ldr	r1, [sp, #24]
 801a406:	ea59 0101 	orrs.w	r1, r9, r1
 801a40a:	d120      	bne.n	801a44e <_dtoa_r+0xad6>
 801a40c:	2a00      	cmp	r2, #0
 801a40e:	ddec      	ble.n	801a3ea <_dtoa_r+0xa72>
 801a410:	4659      	mov	r1, fp
 801a412:	2201      	movs	r2, #1
 801a414:	4620      	mov	r0, r4
 801a416:	9301      	str	r3, [sp, #4]
 801a418:	f000 fcee 	bl	801adf8 <__lshift>
 801a41c:	4631      	mov	r1, r6
 801a41e:	4683      	mov	fp, r0
 801a420:	f000 fd56 	bl	801aed0 <__mcmp>
 801a424:	2800      	cmp	r0, #0
 801a426:	9b01      	ldr	r3, [sp, #4]
 801a428:	dc02      	bgt.n	801a430 <_dtoa_r+0xab8>
 801a42a:	d1de      	bne.n	801a3ea <_dtoa_r+0xa72>
 801a42c:	07da      	lsls	r2, r3, #31
 801a42e:	d5dc      	bpl.n	801a3ea <_dtoa_r+0xa72>
 801a430:	2b39      	cmp	r3, #57	; 0x39
 801a432:	d1d8      	bne.n	801a3e6 <_dtoa_r+0xa6e>
 801a434:	9a02      	ldr	r2, [sp, #8]
 801a436:	2339      	movs	r3, #57	; 0x39
 801a438:	7013      	strb	r3, [r2, #0]
 801a43a:	462b      	mov	r3, r5
 801a43c:	461d      	mov	r5, r3
 801a43e:	3b01      	subs	r3, #1
 801a440:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801a444:	2a39      	cmp	r2, #57	; 0x39
 801a446:	d050      	beq.n	801a4ea <_dtoa_r+0xb72>
 801a448:	3201      	adds	r2, #1
 801a44a:	701a      	strb	r2, [r3, #0]
 801a44c:	e745      	b.n	801a2da <_dtoa_r+0x962>
 801a44e:	2a00      	cmp	r2, #0
 801a450:	dd03      	ble.n	801a45a <_dtoa_r+0xae2>
 801a452:	2b39      	cmp	r3, #57	; 0x39
 801a454:	d0ee      	beq.n	801a434 <_dtoa_r+0xabc>
 801a456:	3301      	adds	r3, #1
 801a458:	e7c7      	b.n	801a3ea <_dtoa_r+0xa72>
 801a45a:	9a01      	ldr	r2, [sp, #4]
 801a45c:	9907      	ldr	r1, [sp, #28]
 801a45e:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a462:	428a      	cmp	r2, r1
 801a464:	d02a      	beq.n	801a4bc <_dtoa_r+0xb44>
 801a466:	4659      	mov	r1, fp
 801a468:	2300      	movs	r3, #0
 801a46a:	220a      	movs	r2, #10
 801a46c:	4620      	mov	r0, r4
 801a46e:	f000 fb13 	bl	801aa98 <__multadd>
 801a472:	45b8      	cmp	r8, r7
 801a474:	4683      	mov	fp, r0
 801a476:	f04f 0300 	mov.w	r3, #0
 801a47a:	f04f 020a 	mov.w	r2, #10
 801a47e:	4641      	mov	r1, r8
 801a480:	4620      	mov	r0, r4
 801a482:	d107      	bne.n	801a494 <_dtoa_r+0xb1c>
 801a484:	f000 fb08 	bl	801aa98 <__multadd>
 801a488:	4680      	mov	r8, r0
 801a48a:	4607      	mov	r7, r0
 801a48c:	9b01      	ldr	r3, [sp, #4]
 801a48e:	3301      	adds	r3, #1
 801a490:	9301      	str	r3, [sp, #4]
 801a492:	e775      	b.n	801a380 <_dtoa_r+0xa08>
 801a494:	f000 fb00 	bl	801aa98 <__multadd>
 801a498:	4639      	mov	r1, r7
 801a49a:	4680      	mov	r8, r0
 801a49c:	2300      	movs	r3, #0
 801a49e:	220a      	movs	r2, #10
 801a4a0:	4620      	mov	r0, r4
 801a4a2:	f000 faf9 	bl	801aa98 <__multadd>
 801a4a6:	4607      	mov	r7, r0
 801a4a8:	e7f0      	b.n	801a48c <_dtoa_r+0xb14>
 801a4aa:	f1b9 0f00 	cmp.w	r9, #0
 801a4ae:	9a00      	ldr	r2, [sp, #0]
 801a4b0:	bfcc      	ite	gt
 801a4b2:	464d      	movgt	r5, r9
 801a4b4:	2501      	movle	r5, #1
 801a4b6:	4415      	add	r5, r2
 801a4b8:	f04f 0800 	mov.w	r8, #0
 801a4bc:	4659      	mov	r1, fp
 801a4be:	2201      	movs	r2, #1
 801a4c0:	4620      	mov	r0, r4
 801a4c2:	9301      	str	r3, [sp, #4]
 801a4c4:	f000 fc98 	bl	801adf8 <__lshift>
 801a4c8:	4631      	mov	r1, r6
 801a4ca:	4683      	mov	fp, r0
 801a4cc:	f000 fd00 	bl	801aed0 <__mcmp>
 801a4d0:	2800      	cmp	r0, #0
 801a4d2:	dcb2      	bgt.n	801a43a <_dtoa_r+0xac2>
 801a4d4:	d102      	bne.n	801a4dc <_dtoa_r+0xb64>
 801a4d6:	9b01      	ldr	r3, [sp, #4]
 801a4d8:	07db      	lsls	r3, r3, #31
 801a4da:	d4ae      	bmi.n	801a43a <_dtoa_r+0xac2>
 801a4dc:	462b      	mov	r3, r5
 801a4de:	461d      	mov	r5, r3
 801a4e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a4e4:	2a30      	cmp	r2, #48	; 0x30
 801a4e6:	d0fa      	beq.n	801a4de <_dtoa_r+0xb66>
 801a4e8:	e6f7      	b.n	801a2da <_dtoa_r+0x962>
 801a4ea:	9a00      	ldr	r2, [sp, #0]
 801a4ec:	429a      	cmp	r2, r3
 801a4ee:	d1a5      	bne.n	801a43c <_dtoa_r+0xac4>
 801a4f0:	f10a 0a01 	add.w	sl, sl, #1
 801a4f4:	2331      	movs	r3, #49	; 0x31
 801a4f6:	e779      	b.n	801a3ec <_dtoa_r+0xa74>
 801a4f8:	4b13      	ldr	r3, [pc, #76]	; (801a548 <_dtoa_r+0xbd0>)
 801a4fa:	f7ff baaf 	b.w	8019a5c <_dtoa_r+0xe4>
 801a4fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a500:	2b00      	cmp	r3, #0
 801a502:	f47f aa86 	bne.w	8019a12 <_dtoa_r+0x9a>
 801a506:	4b11      	ldr	r3, [pc, #68]	; (801a54c <_dtoa_r+0xbd4>)
 801a508:	f7ff baa8 	b.w	8019a5c <_dtoa_r+0xe4>
 801a50c:	f1b9 0f00 	cmp.w	r9, #0
 801a510:	dc03      	bgt.n	801a51a <_dtoa_r+0xba2>
 801a512:	9b05      	ldr	r3, [sp, #20]
 801a514:	2b02      	cmp	r3, #2
 801a516:	f73f aec9 	bgt.w	801a2ac <_dtoa_r+0x934>
 801a51a:	9d00      	ldr	r5, [sp, #0]
 801a51c:	4631      	mov	r1, r6
 801a51e:	4658      	mov	r0, fp
 801a520:	f7ff f99e 	bl	8019860 <quorem>
 801a524:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801a528:	f805 3b01 	strb.w	r3, [r5], #1
 801a52c:	9a00      	ldr	r2, [sp, #0]
 801a52e:	1aaa      	subs	r2, r5, r2
 801a530:	4591      	cmp	r9, r2
 801a532:	ddba      	ble.n	801a4aa <_dtoa_r+0xb32>
 801a534:	4659      	mov	r1, fp
 801a536:	2300      	movs	r3, #0
 801a538:	220a      	movs	r2, #10
 801a53a:	4620      	mov	r0, r4
 801a53c:	f000 faac 	bl	801aa98 <__multadd>
 801a540:	4683      	mov	fp, r0
 801a542:	e7eb      	b.n	801a51c <_dtoa_r+0xba4>
 801a544:	0801ec2e 	.word	0x0801ec2e
 801a548:	0801eaec 	.word	0x0801eaec
 801a54c:	0801ebc2 	.word	0x0801ebc2

0801a550 <__sflush_r>:
 801a550:	898a      	ldrh	r2, [r1, #12]
 801a552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a556:	4605      	mov	r5, r0
 801a558:	0710      	lsls	r0, r2, #28
 801a55a:	460c      	mov	r4, r1
 801a55c:	d458      	bmi.n	801a610 <__sflush_r+0xc0>
 801a55e:	684b      	ldr	r3, [r1, #4]
 801a560:	2b00      	cmp	r3, #0
 801a562:	dc05      	bgt.n	801a570 <__sflush_r+0x20>
 801a564:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a566:	2b00      	cmp	r3, #0
 801a568:	dc02      	bgt.n	801a570 <__sflush_r+0x20>
 801a56a:	2000      	movs	r0, #0
 801a56c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a570:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a572:	2e00      	cmp	r6, #0
 801a574:	d0f9      	beq.n	801a56a <__sflush_r+0x1a>
 801a576:	2300      	movs	r3, #0
 801a578:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a57c:	682f      	ldr	r7, [r5, #0]
 801a57e:	602b      	str	r3, [r5, #0]
 801a580:	d032      	beq.n	801a5e8 <__sflush_r+0x98>
 801a582:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a584:	89a3      	ldrh	r3, [r4, #12]
 801a586:	075a      	lsls	r2, r3, #29
 801a588:	d505      	bpl.n	801a596 <__sflush_r+0x46>
 801a58a:	6863      	ldr	r3, [r4, #4]
 801a58c:	1ac0      	subs	r0, r0, r3
 801a58e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a590:	b10b      	cbz	r3, 801a596 <__sflush_r+0x46>
 801a592:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a594:	1ac0      	subs	r0, r0, r3
 801a596:	2300      	movs	r3, #0
 801a598:	4602      	mov	r2, r0
 801a59a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a59c:	6a21      	ldr	r1, [r4, #32]
 801a59e:	4628      	mov	r0, r5
 801a5a0:	47b0      	blx	r6
 801a5a2:	1c43      	adds	r3, r0, #1
 801a5a4:	89a3      	ldrh	r3, [r4, #12]
 801a5a6:	d106      	bne.n	801a5b6 <__sflush_r+0x66>
 801a5a8:	6829      	ldr	r1, [r5, #0]
 801a5aa:	291d      	cmp	r1, #29
 801a5ac:	d82c      	bhi.n	801a608 <__sflush_r+0xb8>
 801a5ae:	4a2a      	ldr	r2, [pc, #168]	; (801a658 <__sflush_r+0x108>)
 801a5b0:	40ca      	lsrs	r2, r1
 801a5b2:	07d6      	lsls	r6, r2, #31
 801a5b4:	d528      	bpl.n	801a608 <__sflush_r+0xb8>
 801a5b6:	2200      	movs	r2, #0
 801a5b8:	6062      	str	r2, [r4, #4]
 801a5ba:	04d9      	lsls	r1, r3, #19
 801a5bc:	6922      	ldr	r2, [r4, #16]
 801a5be:	6022      	str	r2, [r4, #0]
 801a5c0:	d504      	bpl.n	801a5cc <__sflush_r+0x7c>
 801a5c2:	1c42      	adds	r2, r0, #1
 801a5c4:	d101      	bne.n	801a5ca <__sflush_r+0x7a>
 801a5c6:	682b      	ldr	r3, [r5, #0]
 801a5c8:	b903      	cbnz	r3, 801a5cc <__sflush_r+0x7c>
 801a5ca:	6560      	str	r0, [r4, #84]	; 0x54
 801a5cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a5ce:	602f      	str	r7, [r5, #0]
 801a5d0:	2900      	cmp	r1, #0
 801a5d2:	d0ca      	beq.n	801a56a <__sflush_r+0x1a>
 801a5d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a5d8:	4299      	cmp	r1, r3
 801a5da:	d002      	beq.n	801a5e2 <__sflush_r+0x92>
 801a5dc:	4628      	mov	r0, r5
 801a5de:	f7fe facf 	bl	8018b80 <_free_r>
 801a5e2:	2000      	movs	r0, #0
 801a5e4:	6360      	str	r0, [r4, #52]	; 0x34
 801a5e6:	e7c1      	b.n	801a56c <__sflush_r+0x1c>
 801a5e8:	6a21      	ldr	r1, [r4, #32]
 801a5ea:	2301      	movs	r3, #1
 801a5ec:	4628      	mov	r0, r5
 801a5ee:	47b0      	blx	r6
 801a5f0:	1c41      	adds	r1, r0, #1
 801a5f2:	d1c7      	bne.n	801a584 <__sflush_r+0x34>
 801a5f4:	682b      	ldr	r3, [r5, #0]
 801a5f6:	2b00      	cmp	r3, #0
 801a5f8:	d0c4      	beq.n	801a584 <__sflush_r+0x34>
 801a5fa:	2b1d      	cmp	r3, #29
 801a5fc:	d001      	beq.n	801a602 <__sflush_r+0xb2>
 801a5fe:	2b16      	cmp	r3, #22
 801a600:	d101      	bne.n	801a606 <__sflush_r+0xb6>
 801a602:	602f      	str	r7, [r5, #0]
 801a604:	e7b1      	b.n	801a56a <__sflush_r+0x1a>
 801a606:	89a3      	ldrh	r3, [r4, #12]
 801a608:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a60c:	81a3      	strh	r3, [r4, #12]
 801a60e:	e7ad      	b.n	801a56c <__sflush_r+0x1c>
 801a610:	690f      	ldr	r7, [r1, #16]
 801a612:	2f00      	cmp	r7, #0
 801a614:	d0a9      	beq.n	801a56a <__sflush_r+0x1a>
 801a616:	0793      	lsls	r3, r2, #30
 801a618:	680e      	ldr	r6, [r1, #0]
 801a61a:	bf08      	it	eq
 801a61c:	694b      	ldreq	r3, [r1, #20]
 801a61e:	600f      	str	r7, [r1, #0]
 801a620:	bf18      	it	ne
 801a622:	2300      	movne	r3, #0
 801a624:	eba6 0807 	sub.w	r8, r6, r7
 801a628:	608b      	str	r3, [r1, #8]
 801a62a:	f1b8 0f00 	cmp.w	r8, #0
 801a62e:	dd9c      	ble.n	801a56a <__sflush_r+0x1a>
 801a630:	6a21      	ldr	r1, [r4, #32]
 801a632:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a634:	4643      	mov	r3, r8
 801a636:	463a      	mov	r2, r7
 801a638:	4628      	mov	r0, r5
 801a63a:	47b0      	blx	r6
 801a63c:	2800      	cmp	r0, #0
 801a63e:	dc06      	bgt.n	801a64e <__sflush_r+0xfe>
 801a640:	89a3      	ldrh	r3, [r4, #12]
 801a642:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a646:	81a3      	strh	r3, [r4, #12]
 801a648:	f04f 30ff 	mov.w	r0, #4294967295
 801a64c:	e78e      	b.n	801a56c <__sflush_r+0x1c>
 801a64e:	4407      	add	r7, r0
 801a650:	eba8 0800 	sub.w	r8, r8, r0
 801a654:	e7e9      	b.n	801a62a <__sflush_r+0xda>
 801a656:	bf00      	nop
 801a658:	20400001 	.word	0x20400001

0801a65c <_fflush_r>:
 801a65c:	b538      	push	{r3, r4, r5, lr}
 801a65e:	690b      	ldr	r3, [r1, #16]
 801a660:	4605      	mov	r5, r0
 801a662:	460c      	mov	r4, r1
 801a664:	b913      	cbnz	r3, 801a66c <_fflush_r+0x10>
 801a666:	2500      	movs	r5, #0
 801a668:	4628      	mov	r0, r5
 801a66a:	bd38      	pop	{r3, r4, r5, pc}
 801a66c:	b118      	cbz	r0, 801a676 <_fflush_r+0x1a>
 801a66e:	6983      	ldr	r3, [r0, #24]
 801a670:	b90b      	cbnz	r3, 801a676 <_fflush_r+0x1a>
 801a672:	f000 f887 	bl	801a784 <__sinit>
 801a676:	4b14      	ldr	r3, [pc, #80]	; (801a6c8 <_fflush_r+0x6c>)
 801a678:	429c      	cmp	r4, r3
 801a67a:	d11b      	bne.n	801a6b4 <_fflush_r+0x58>
 801a67c:	686c      	ldr	r4, [r5, #4]
 801a67e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a682:	2b00      	cmp	r3, #0
 801a684:	d0ef      	beq.n	801a666 <_fflush_r+0xa>
 801a686:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a688:	07d0      	lsls	r0, r2, #31
 801a68a:	d404      	bmi.n	801a696 <_fflush_r+0x3a>
 801a68c:	0599      	lsls	r1, r3, #22
 801a68e:	d402      	bmi.n	801a696 <_fflush_r+0x3a>
 801a690:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a692:	f000 f92c 	bl	801a8ee <__retarget_lock_acquire_recursive>
 801a696:	4628      	mov	r0, r5
 801a698:	4621      	mov	r1, r4
 801a69a:	f7ff ff59 	bl	801a550 <__sflush_r>
 801a69e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a6a0:	07da      	lsls	r2, r3, #31
 801a6a2:	4605      	mov	r5, r0
 801a6a4:	d4e0      	bmi.n	801a668 <_fflush_r+0xc>
 801a6a6:	89a3      	ldrh	r3, [r4, #12]
 801a6a8:	059b      	lsls	r3, r3, #22
 801a6aa:	d4dd      	bmi.n	801a668 <_fflush_r+0xc>
 801a6ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a6ae:	f000 f91f 	bl	801a8f0 <__retarget_lock_release_recursive>
 801a6b2:	e7d9      	b.n	801a668 <_fflush_r+0xc>
 801a6b4:	4b05      	ldr	r3, [pc, #20]	; (801a6cc <_fflush_r+0x70>)
 801a6b6:	429c      	cmp	r4, r3
 801a6b8:	d101      	bne.n	801a6be <_fflush_r+0x62>
 801a6ba:	68ac      	ldr	r4, [r5, #8]
 801a6bc:	e7df      	b.n	801a67e <_fflush_r+0x22>
 801a6be:	4b04      	ldr	r3, [pc, #16]	; (801a6d0 <_fflush_r+0x74>)
 801a6c0:	429c      	cmp	r4, r3
 801a6c2:	bf08      	it	eq
 801a6c4:	68ec      	ldreq	r4, [r5, #12]
 801a6c6:	e7da      	b.n	801a67e <_fflush_r+0x22>
 801a6c8:	0801ec60 	.word	0x0801ec60
 801a6cc:	0801ec80 	.word	0x0801ec80
 801a6d0:	0801ec40 	.word	0x0801ec40

0801a6d4 <std>:
 801a6d4:	2300      	movs	r3, #0
 801a6d6:	b510      	push	{r4, lr}
 801a6d8:	4604      	mov	r4, r0
 801a6da:	e9c0 3300 	strd	r3, r3, [r0]
 801a6de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a6e2:	6083      	str	r3, [r0, #8]
 801a6e4:	8181      	strh	r1, [r0, #12]
 801a6e6:	6643      	str	r3, [r0, #100]	; 0x64
 801a6e8:	81c2      	strh	r2, [r0, #14]
 801a6ea:	6183      	str	r3, [r0, #24]
 801a6ec:	4619      	mov	r1, r3
 801a6ee:	2208      	movs	r2, #8
 801a6f0:	305c      	adds	r0, #92	; 0x5c
 801a6f2:	f7fe fa3d 	bl	8018b70 <memset>
 801a6f6:	4b05      	ldr	r3, [pc, #20]	; (801a70c <std+0x38>)
 801a6f8:	6263      	str	r3, [r4, #36]	; 0x24
 801a6fa:	4b05      	ldr	r3, [pc, #20]	; (801a710 <std+0x3c>)
 801a6fc:	62a3      	str	r3, [r4, #40]	; 0x28
 801a6fe:	4b05      	ldr	r3, [pc, #20]	; (801a714 <std+0x40>)
 801a700:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a702:	4b05      	ldr	r3, [pc, #20]	; (801a718 <std+0x44>)
 801a704:	6224      	str	r4, [r4, #32]
 801a706:	6323      	str	r3, [r4, #48]	; 0x30
 801a708:	bd10      	pop	{r4, pc}
 801a70a:	bf00      	nop
 801a70c:	0801b431 	.word	0x0801b431
 801a710:	0801b453 	.word	0x0801b453
 801a714:	0801b48b 	.word	0x0801b48b
 801a718:	0801b4af 	.word	0x0801b4af

0801a71c <_cleanup_r>:
 801a71c:	4901      	ldr	r1, [pc, #4]	; (801a724 <_cleanup_r+0x8>)
 801a71e:	f000 b8c1 	b.w	801a8a4 <_fwalk_reent>
 801a722:	bf00      	nop
 801a724:	0801a65d 	.word	0x0801a65d

0801a728 <__sfmoreglue>:
 801a728:	b570      	push	{r4, r5, r6, lr}
 801a72a:	1e4a      	subs	r2, r1, #1
 801a72c:	2568      	movs	r5, #104	; 0x68
 801a72e:	4355      	muls	r5, r2
 801a730:	460e      	mov	r6, r1
 801a732:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a736:	f7fe fa73 	bl	8018c20 <_malloc_r>
 801a73a:	4604      	mov	r4, r0
 801a73c:	b140      	cbz	r0, 801a750 <__sfmoreglue+0x28>
 801a73e:	2100      	movs	r1, #0
 801a740:	e9c0 1600 	strd	r1, r6, [r0]
 801a744:	300c      	adds	r0, #12
 801a746:	60a0      	str	r0, [r4, #8]
 801a748:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a74c:	f7fe fa10 	bl	8018b70 <memset>
 801a750:	4620      	mov	r0, r4
 801a752:	bd70      	pop	{r4, r5, r6, pc}

0801a754 <__sfp_lock_acquire>:
 801a754:	4801      	ldr	r0, [pc, #4]	; (801a75c <__sfp_lock_acquire+0x8>)
 801a756:	f000 b8ca 	b.w	801a8ee <__retarget_lock_acquire_recursive>
 801a75a:	bf00      	nop
 801a75c:	20018a8c 	.word	0x20018a8c

0801a760 <__sfp_lock_release>:
 801a760:	4801      	ldr	r0, [pc, #4]	; (801a768 <__sfp_lock_release+0x8>)
 801a762:	f000 b8c5 	b.w	801a8f0 <__retarget_lock_release_recursive>
 801a766:	bf00      	nop
 801a768:	20018a8c 	.word	0x20018a8c

0801a76c <__sinit_lock_acquire>:
 801a76c:	4801      	ldr	r0, [pc, #4]	; (801a774 <__sinit_lock_acquire+0x8>)
 801a76e:	f000 b8be 	b.w	801a8ee <__retarget_lock_acquire_recursive>
 801a772:	bf00      	nop
 801a774:	20018a87 	.word	0x20018a87

0801a778 <__sinit_lock_release>:
 801a778:	4801      	ldr	r0, [pc, #4]	; (801a780 <__sinit_lock_release+0x8>)
 801a77a:	f000 b8b9 	b.w	801a8f0 <__retarget_lock_release_recursive>
 801a77e:	bf00      	nop
 801a780:	20018a87 	.word	0x20018a87

0801a784 <__sinit>:
 801a784:	b510      	push	{r4, lr}
 801a786:	4604      	mov	r4, r0
 801a788:	f7ff fff0 	bl	801a76c <__sinit_lock_acquire>
 801a78c:	69a3      	ldr	r3, [r4, #24]
 801a78e:	b11b      	cbz	r3, 801a798 <__sinit+0x14>
 801a790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a794:	f7ff bff0 	b.w	801a778 <__sinit_lock_release>
 801a798:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a79c:	6523      	str	r3, [r4, #80]	; 0x50
 801a79e:	4b13      	ldr	r3, [pc, #76]	; (801a7ec <__sinit+0x68>)
 801a7a0:	4a13      	ldr	r2, [pc, #76]	; (801a7f0 <__sinit+0x6c>)
 801a7a2:	681b      	ldr	r3, [r3, #0]
 801a7a4:	62a2      	str	r2, [r4, #40]	; 0x28
 801a7a6:	42a3      	cmp	r3, r4
 801a7a8:	bf04      	itt	eq
 801a7aa:	2301      	moveq	r3, #1
 801a7ac:	61a3      	streq	r3, [r4, #24]
 801a7ae:	4620      	mov	r0, r4
 801a7b0:	f000 f820 	bl	801a7f4 <__sfp>
 801a7b4:	6060      	str	r0, [r4, #4]
 801a7b6:	4620      	mov	r0, r4
 801a7b8:	f000 f81c 	bl	801a7f4 <__sfp>
 801a7bc:	60a0      	str	r0, [r4, #8]
 801a7be:	4620      	mov	r0, r4
 801a7c0:	f000 f818 	bl	801a7f4 <__sfp>
 801a7c4:	2200      	movs	r2, #0
 801a7c6:	60e0      	str	r0, [r4, #12]
 801a7c8:	2104      	movs	r1, #4
 801a7ca:	6860      	ldr	r0, [r4, #4]
 801a7cc:	f7ff ff82 	bl	801a6d4 <std>
 801a7d0:	68a0      	ldr	r0, [r4, #8]
 801a7d2:	2201      	movs	r2, #1
 801a7d4:	2109      	movs	r1, #9
 801a7d6:	f7ff ff7d 	bl	801a6d4 <std>
 801a7da:	68e0      	ldr	r0, [r4, #12]
 801a7dc:	2202      	movs	r2, #2
 801a7de:	2112      	movs	r1, #18
 801a7e0:	f7ff ff78 	bl	801a6d4 <std>
 801a7e4:	2301      	movs	r3, #1
 801a7e6:	61a3      	str	r3, [r4, #24]
 801a7e8:	e7d2      	b.n	801a790 <__sinit+0xc>
 801a7ea:	bf00      	nop
 801a7ec:	0801ead8 	.word	0x0801ead8
 801a7f0:	0801a71d 	.word	0x0801a71d

0801a7f4 <__sfp>:
 801a7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7f6:	4607      	mov	r7, r0
 801a7f8:	f7ff ffac 	bl	801a754 <__sfp_lock_acquire>
 801a7fc:	4b1e      	ldr	r3, [pc, #120]	; (801a878 <__sfp+0x84>)
 801a7fe:	681e      	ldr	r6, [r3, #0]
 801a800:	69b3      	ldr	r3, [r6, #24]
 801a802:	b913      	cbnz	r3, 801a80a <__sfp+0x16>
 801a804:	4630      	mov	r0, r6
 801a806:	f7ff ffbd 	bl	801a784 <__sinit>
 801a80a:	3648      	adds	r6, #72	; 0x48
 801a80c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a810:	3b01      	subs	r3, #1
 801a812:	d503      	bpl.n	801a81c <__sfp+0x28>
 801a814:	6833      	ldr	r3, [r6, #0]
 801a816:	b30b      	cbz	r3, 801a85c <__sfp+0x68>
 801a818:	6836      	ldr	r6, [r6, #0]
 801a81a:	e7f7      	b.n	801a80c <__sfp+0x18>
 801a81c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a820:	b9d5      	cbnz	r5, 801a858 <__sfp+0x64>
 801a822:	4b16      	ldr	r3, [pc, #88]	; (801a87c <__sfp+0x88>)
 801a824:	60e3      	str	r3, [r4, #12]
 801a826:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a82a:	6665      	str	r5, [r4, #100]	; 0x64
 801a82c:	f000 f85e 	bl	801a8ec <__retarget_lock_init_recursive>
 801a830:	f7ff ff96 	bl	801a760 <__sfp_lock_release>
 801a834:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a838:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a83c:	6025      	str	r5, [r4, #0]
 801a83e:	61a5      	str	r5, [r4, #24]
 801a840:	2208      	movs	r2, #8
 801a842:	4629      	mov	r1, r5
 801a844:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a848:	f7fe f992 	bl	8018b70 <memset>
 801a84c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a850:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a854:	4620      	mov	r0, r4
 801a856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a858:	3468      	adds	r4, #104	; 0x68
 801a85a:	e7d9      	b.n	801a810 <__sfp+0x1c>
 801a85c:	2104      	movs	r1, #4
 801a85e:	4638      	mov	r0, r7
 801a860:	f7ff ff62 	bl	801a728 <__sfmoreglue>
 801a864:	4604      	mov	r4, r0
 801a866:	6030      	str	r0, [r6, #0]
 801a868:	2800      	cmp	r0, #0
 801a86a:	d1d5      	bne.n	801a818 <__sfp+0x24>
 801a86c:	f7ff ff78 	bl	801a760 <__sfp_lock_release>
 801a870:	230c      	movs	r3, #12
 801a872:	603b      	str	r3, [r7, #0]
 801a874:	e7ee      	b.n	801a854 <__sfp+0x60>
 801a876:	bf00      	nop
 801a878:	0801ead8 	.word	0x0801ead8
 801a87c:	ffff0001 	.word	0xffff0001

0801a880 <fiprintf>:
 801a880:	b40e      	push	{r1, r2, r3}
 801a882:	b503      	push	{r0, r1, lr}
 801a884:	4601      	mov	r1, r0
 801a886:	ab03      	add	r3, sp, #12
 801a888:	4805      	ldr	r0, [pc, #20]	; (801a8a0 <fiprintf+0x20>)
 801a88a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a88e:	6800      	ldr	r0, [r0, #0]
 801a890:	9301      	str	r3, [sp, #4]
 801a892:	f000 fc55 	bl	801b140 <_vfiprintf_r>
 801a896:	b002      	add	sp, #8
 801a898:	f85d eb04 	ldr.w	lr, [sp], #4
 801a89c:	b003      	add	sp, #12
 801a89e:	4770      	bx	lr
 801a8a0:	2000003c 	.word	0x2000003c

0801a8a4 <_fwalk_reent>:
 801a8a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a8a8:	4606      	mov	r6, r0
 801a8aa:	4688      	mov	r8, r1
 801a8ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a8b0:	2700      	movs	r7, #0
 801a8b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a8b6:	f1b9 0901 	subs.w	r9, r9, #1
 801a8ba:	d505      	bpl.n	801a8c8 <_fwalk_reent+0x24>
 801a8bc:	6824      	ldr	r4, [r4, #0]
 801a8be:	2c00      	cmp	r4, #0
 801a8c0:	d1f7      	bne.n	801a8b2 <_fwalk_reent+0xe>
 801a8c2:	4638      	mov	r0, r7
 801a8c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a8c8:	89ab      	ldrh	r3, [r5, #12]
 801a8ca:	2b01      	cmp	r3, #1
 801a8cc:	d907      	bls.n	801a8de <_fwalk_reent+0x3a>
 801a8ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a8d2:	3301      	adds	r3, #1
 801a8d4:	d003      	beq.n	801a8de <_fwalk_reent+0x3a>
 801a8d6:	4629      	mov	r1, r5
 801a8d8:	4630      	mov	r0, r6
 801a8da:	47c0      	blx	r8
 801a8dc:	4307      	orrs	r7, r0
 801a8de:	3568      	adds	r5, #104	; 0x68
 801a8e0:	e7e9      	b.n	801a8b6 <_fwalk_reent+0x12>
	...

0801a8e4 <_localeconv_r>:
 801a8e4:	4800      	ldr	r0, [pc, #0]	; (801a8e8 <_localeconv_r+0x4>)
 801a8e6:	4770      	bx	lr
 801a8e8:	20000190 	.word	0x20000190

0801a8ec <__retarget_lock_init_recursive>:
 801a8ec:	4770      	bx	lr

0801a8ee <__retarget_lock_acquire_recursive>:
 801a8ee:	4770      	bx	lr

0801a8f0 <__retarget_lock_release_recursive>:
 801a8f0:	4770      	bx	lr

0801a8f2 <__swhatbuf_r>:
 801a8f2:	b570      	push	{r4, r5, r6, lr}
 801a8f4:	460e      	mov	r6, r1
 801a8f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a8fa:	2900      	cmp	r1, #0
 801a8fc:	b096      	sub	sp, #88	; 0x58
 801a8fe:	4614      	mov	r4, r2
 801a900:	461d      	mov	r5, r3
 801a902:	da07      	bge.n	801a914 <__swhatbuf_r+0x22>
 801a904:	2300      	movs	r3, #0
 801a906:	602b      	str	r3, [r5, #0]
 801a908:	89b3      	ldrh	r3, [r6, #12]
 801a90a:	061a      	lsls	r2, r3, #24
 801a90c:	d410      	bmi.n	801a930 <__swhatbuf_r+0x3e>
 801a90e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a912:	e00e      	b.n	801a932 <__swhatbuf_r+0x40>
 801a914:	466a      	mov	r2, sp
 801a916:	f000 fdf9 	bl	801b50c <_fstat_r>
 801a91a:	2800      	cmp	r0, #0
 801a91c:	dbf2      	blt.n	801a904 <__swhatbuf_r+0x12>
 801a91e:	9a01      	ldr	r2, [sp, #4]
 801a920:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a924:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a928:	425a      	negs	r2, r3
 801a92a:	415a      	adcs	r2, r3
 801a92c:	602a      	str	r2, [r5, #0]
 801a92e:	e7ee      	b.n	801a90e <__swhatbuf_r+0x1c>
 801a930:	2340      	movs	r3, #64	; 0x40
 801a932:	2000      	movs	r0, #0
 801a934:	6023      	str	r3, [r4, #0]
 801a936:	b016      	add	sp, #88	; 0x58
 801a938:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a93c <__smakebuf_r>:
 801a93c:	898b      	ldrh	r3, [r1, #12]
 801a93e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a940:	079d      	lsls	r5, r3, #30
 801a942:	4606      	mov	r6, r0
 801a944:	460c      	mov	r4, r1
 801a946:	d507      	bpl.n	801a958 <__smakebuf_r+0x1c>
 801a948:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a94c:	6023      	str	r3, [r4, #0]
 801a94e:	6123      	str	r3, [r4, #16]
 801a950:	2301      	movs	r3, #1
 801a952:	6163      	str	r3, [r4, #20]
 801a954:	b002      	add	sp, #8
 801a956:	bd70      	pop	{r4, r5, r6, pc}
 801a958:	ab01      	add	r3, sp, #4
 801a95a:	466a      	mov	r2, sp
 801a95c:	f7ff ffc9 	bl	801a8f2 <__swhatbuf_r>
 801a960:	9900      	ldr	r1, [sp, #0]
 801a962:	4605      	mov	r5, r0
 801a964:	4630      	mov	r0, r6
 801a966:	f7fe f95b 	bl	8018c20 <_malloc_r>
 801a96a:	b948      	cbnz	r0, 801a980 <__smakebuf_r+0x44>
 801a96c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a970:	059a      	lsls	r2, r3, #22
 801a972:	d4ef      	bmi.n	801a954 <__smakebuf_r+0x18>
 801a974:	f023 0303 	bic.w	r3, r3, #3
 801a978:	f043 0302 	orr.w	r3, r3, #2
 801a97c:	81a3      	strh	r3, [r4, #12]
 801a97e:	e7e3      	b.n	801a948 <__smakebuf_r+0xc>
 801a980:	4b0d      	ldr	r3, [pc, #52]	; (801a9b8 <__smakebuf_r+0x7c>)
 801a982:	62b3      	str	r3, [r6, #40]	; 0x28
 801a984:	89a3      	ldrh	r3, [r4, #12]
 801a986:	6020      	str	r0, [r4, #0]
 801a988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a98c:	81a3      	strh	r3, [r4, #12]
 801a98e:	9b00      	ldr	r3, [sp, #0]
 801a990:	6163      	str	r3, [r4, #20]
 801a992:	9b01      	ldr	r3, [sp, #4]
 801a994:	6120      	str	r0, [r4, #16]
 801a996:	b15b      	cbz	r3, 801a9b0 <__smakebuf_r+0x74>
 801a998:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a99c:	4630      	mov	r0, r6
 801a99e:	f000 fdc7 	bl	801b530 <_isatty_r>
 801a9a2:	b128      	cbz	r0, 801a9b0 <__smakebuf_r+0x74>
 801a9a4:	89a3      	ldrh	r3, [r4, #12]
 801a9a6:	f023 0303 	bic.w	r3, r3, #3
 801a9aa:	f043 0301 	orr.w	r3, r3, #1
 801a9ae:	81a3      	strh	r3, [r4, #12]
 801a9b0:	89a0      	ldrh	r0, [r4, #12]
 801a9b2:	4305      	orrs	r5, r0
 801a9b4:	81a5      	strh	r5, [r4, #12]
 801a9b6:	e7cd      	b.n	801a954 <__smakebuf_r+0x18>
 801a9b8:	0801a71d 	.word	0x0801a71d

0801a9bc <__malloc_lock>:
 801a9bc:	4801      	ldr	r0, [pc, #4]	; (801a9c4 <__malloc_lock+0x8>)
 801a9be:	f7ff bf96 	b.w	801a8ee <__retarget_lock_acquire_recursive>
 801a9c2:	bf00      	nop
 801a9c4:	20018a88 	.word	0x20018a88

0801a9c8 <__malloc_unlock>:
 801a9c8:	4801      	ldr	r0, [pc, #4]	; (801a9d0 <__malloc_unlock+0x8>)
 801a9ca:	f7ff bf91 	b.w	801a8f0 <__retarget_lock_release_recursive>
 801a9ce:	bf00      	nop
 801a9d0:	20018a88 	.word	0x20018a88

0801a9d4 <_Balloc>:
 801a9d4:	b570      	push	{r4, r5, r6, lr}
 801a9d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801a9d8:	4604      	mov	r4, r0
 801a9da:	460d      	mov	r5, r1
 801a9dc:	b976      	cbnz	r6, 801a9fc <_Balloc+0x28>
 801a9de:	2010      	movs	r0, #16
 801a9e0:	f7fe f89a 	bl	8018b18 <malloc>
 801a9e4:	4602      	mov	r2, r0
 801a9e6:	6260      	str	r0, [r4, #36]	; 0x24
 801a9e8:	b920      	cbnz	r0, 801a9f4 <_Balloc+0x20>
 801a9ea:	4b18      	ldr	r3, [pc, #96]	; (801aa4c <_Balloc+0x78>)
 801a9ec:	4818      	ldr	r0, [pc, #96]	; (801aa50 <_Balloc+0x7c>)
 801a9ee:	2166      	movs	r1, #102	; 0x66
 801a9f0:	f7fe ff18 	bl	8019824 <__assert_func>
 801a9f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a9f8:	6006      	str	r6, [r0, #0]
 801a9fa:	60c6      	str	r6, [r0, #12]
 801a9fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801a9fe:	68f3      	ldr	r3, [r6, #12]
 801aa00:	b183      	cbz	r3, 801aa24 <_Balloc+0x50>
 801aa02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aa04:	68db      	ldr	r3, [r3, #12]
 801aa06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801aa0a:	b9b8      	cbnz	r0, 801aa3c <_Balloc+0x68>
 801aa0c:	2101      	movs	r1, #1
 801aa0e:	fa01 f605 	lsl.w	r6, r1, r5
 801aa12:	1d72      	adds	r2, r6, #5
 801aa14:	0092      	lsls	r2, r2, #2
 801aa16:	4620      	mov	r0, r4
 801aa18:	f000 fb5a 	bl	801b0d0 <_calloc_r>
 801aa1c:	b160      	cbz	r0, 801aa38 <_Balloc+0x64>
 801aa1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801aa22:	e00e      	b.n	801aa42 <_Balloc+0x6e>
 801aa24:	2221      	movs	r2, #33	; 0x21
 801aa26:	2104      	movs	r1, #4
 801aa28:	4620      	mov	r0, r4
 801aa2a:	f000 fb51 	bl	801b0d0 <_calloc_r>
 801aa2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aa30:	60f0      	str	r0, [r6, #12]
 801aa32:	68db      	ldr	r3, [r3, #12]
 801aa34:	2b00      	cmp	r3, #0
 801aa36:	d1e4      	bne.n	801aa02 <_Balloc+0x2e>
 801aa38:	2000      	movs	r0, #0
 801aa3a:	bd70      	pop	{r4, r5, r6, pc}
 801aa3c:	6802      	ldr	r2, [r0, #0]
 801aa3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801aa42:	2300      	movs	r3, #0
 801aa44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801aa48:	e7f7      	b.n	801aa3a <_Balloc+0x66>
 801aa4a:	bf00      	nop
 801aa4c:	0801eb10 	.word	0x0801eb10
 801aa50:	0801eca0 	.word	0x0801eca0

0801aa54 <_Bfree>:
 801aa54:	b570      	push	{r4, r5, r6, lr}
 801aa56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801aa58:	4605      	mov	r5, r0
 801aa5a:	460c      	mov	r4, r1
 801aa5c:	b976      	cbnz	r6, 801aa7c <_Bfree+0x28>
 801aa5e:	2010      	movs	r0, #16
 801aa60:	f7fe f85a 	bl	8018b18 <malloc>
 801aa64:	4602      	mov	r2, r0
 801aa66:	6268      	str	r0, [r5, #36]	; 0x24
 801aa68:	b920      	cbnz	r0, 801aa74 <_Bfree+0x20>
 801aa6a:	4b09      	ldr	r3, [pc, #36]	; (801aa90 <_Bfree+0x3c>)
 801aa6c:	4809      	ldr	r0, [pc, #36]	; (801aa94 <_Bfree+0x40>)
 801aa6e:	218a      	movs	r1, #138	; 0x8a
 801aa70:	f7fe fed8 	bl	8019824 <__assert_func>
 801aa74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801aa78:	6006      	str	r6, [r0, #0]
 801aa7a:	60c6      	str	r6, [r0, #12]
 801aa7c:	b13c      	cbz	r4, 801aa8e <_Bfree+0x3a>
 801aa7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801aa80:	6862      	ldr	r2, [r4, #4]
 801aa82:	68db      	ldr	r3, [r3, #12]
 801aa84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801aa88:	6021      	str	r1, [r4, #0]
 801aa8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801aa8e:	bd70      	pop	{r4, r5, r6, pc}
 801aa90:	0801eb10 	.word	0x0801eb10
 801aa94:	0801eca0 	.word	0x0801eca0

0801aa98 <__multadd>:
 801aa98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aa9c:	690e      	ldr	r6, [r1, #16]
 801aa9e:	4607      	mov	r7, r0
 801aaa0:	4698      	mov	r8, r3
 801aaa2:	460c      	mov	r4, r1
 801aaa4:	f101 0014 	add.w	r0, r1, #20
 801aaa8:	2300      	movs	r3, #0
 801aaaa:	6805      	ldr	r5, [r0, #0]
 801aaac:	b2a9      	uxth	r1, r5
 801aaae:	fb02 8101 	mla	r1, r2, r1, r8
 801aab2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801aab6:	0c2d      	lsrs	r5, r5, #16
 801aab8:	fb02 c505 	mla	r5, r2, r5, ip
 801aabc:	b289      	uxth	r1, r1
 801aabe:	3301      	adds	r3, #1
 801aac0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801aac4:	429e      	cmp	r6, r3
 801aac6:	f840 1b04 	str.w	r1, [r0], #4
 801aaca:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801aace:	dcec      	bgt.n	801aaaa <__multadd+0x12>
 801aad0:	f1b8 0f00 	cmp.w	r8, #0
 801aad4:	d022      	beq.n	801ab1c <__multadd+0x84>
 801aad6:	68a3      	ldr	r3, [r4, #8]
 801aad8:	42b3      	cmp	r3, r6
 801aada:	dc19      	bgt.n	801ab10 <__multadd+0x78>
 801aadc:	6861      	ldr	r1, [r4, #4]
 801aade:	4638      	mov	r0, r7
 801aae0:	3101      	adds	r1, #1
 801aae2:	f7ff ff77 	bl	801a9d4 <_Balloc>
 801aae6:	4605      	mov	r5, r0
 801aae8:	b928      	cbnz	r0, 801aaf6 <__multadd+0x5e>
 801aaea:	4602      	mov	r2, r0
 801aaec:	4b0d      	ldr	r3, [pc, #52]	; (801ab24 <__multadd+0x8c>)
 801aaee:	480e      	ldr	r0, [pc, #56]	; (801ab28 <__multadd+0x90>)
 801aaf0:	21b5      	movs	r1, #181	; 0xb5
 801aaf2:	f7fe fe97 	bl	8019824 <__assert_func>
 801aaf6:	6922      	ldr	r2, [r4, #16]
 801aaf8:	3202      	adds	r2, #2
 801aafa:	f104 010c 	add.w	r1, r4, #12
 801aafe:	0092      	lsls	r2, r2, #2
 801ab00:	300c      	adds	r0, #12
 801ab02:	f7fe f827 	bl	8018b54 <memcpy>
 801ab06:	4621      	mov	r1, r4
 801ab08:	4638      	mov	r0, r7
 801ab0a:	f7ff ffa3 	bl	801aa54 <_Bfree>
 801ab0e:	462c      	mov	r4, r5
 801ab10:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801ab14:	3601      	adds	r6, #1
 801ab16:	f8c3 8014 	str.w	r8, [r3, #20]
 801ab1a:	6126      	str	r6, [r4, #16]
 801ab1c:	4620      	mov	r0, r4
 801ab1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ab22:	bf00      	nop
 801ab24:	0801ec2e 	.word	0x0801ec2e
 801ab28:	0801eca0 	.word	0x0801eca0

0801ab2c <__hi0bits>:
 801ab2c:	0c03      	lsrs	r3, r0, #16
 801ab2e:	041b      	lsls	r3, r3, #16
 801ab30:	b9d3      	cbnz	r3, 801ab68 <__hi0bits+0x3c>
 801ab32:	0400      	lsls	r0, r0, #16
 801ab34:	2310      	movs	r3, #16
 801ab36:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801ab3a:	bf04      	itt	eq
 801ab3c:	0200      	lsleq	r0, r0, #8
 801ab3e:	3308      	addeq	r3, #8
 801ab40:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801ab44:	bf04      	itt	eq
 801ab46:	0100      	lsleq	r0, r0, #4
 801ab48:	3304      	addeq	r3, #4
 801ab4a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801ab4e:	bf04      	itt	eq
 801ab50:	0080      	lsleq	r0, r0, #2
 801ab52:	3302      	addeq	r3, #2
 801ab54:	2800      	cmp	r0, #0
 801ab56:	db05      	blt.n	801ab64 <__hi0bits+0x38>
 801ab58:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801ab5c:	f103 0301 	add.w	r3, r3, #1
 801ab60:	bf08      	it	eq
 801ab62:	2320      	moveq	r3, #32
 801ab64:	4618      	mov	r0, r3
 801ab66:	4770      	bx	lr
 801ab68:	2300      	movs	r3, #0
 801ab6a:	e7e4      	b.n	801ab36 <__hi0bits+0xa>

0801ab6c <__lo0bits>:
 801ab6c:	6803      	ldr	r3, [r0, #0]
 801ab6e:	f013 0207 	ands.w	r2, r3, #7
 801ab72:	4601      	mov	r1, r0
 801ab74:	d00b      	beq.n	801ab8e <__lo0bits+0x22>
 801ab76:	07da      	lsls	r2, r3, #31
 801ab78:	d424      	bmi.n	801abc4 <__lo0bits+0x58>
 801ab7a:	0798      	lsls	r0, r3, #30
 801ab7c:	bf49      	itett	mi
 801ab7e:	085b      	lsrmi	r3, r3, #1
 801ab80:	089b      	lsrpl	r3, r3, #2
 801ab82:	2001      	movmi	r0, #1
 801ab84:	600b      	strmi	r3, [r1, #0]
 801ab86:	bf5c      	itt	pl
 801ab88:	600b      	strpl	r3, [r1, #0]
 801ab8a:	2002      	movpl	r0, #2
 801ab8c:	4770      	bx	lr
 801ab8e:	b298      	uxth	r0, r3
 801ab90:	b9b0      	cbnz	r0, 801abc0 <__lo0bits+0x54>
 801ab92:	0c1b      	lsrs	r3, r3, #16
 801ab94:	2010      	movs	r0, #16
 801ab96:	f013 0fff 	tst.w	r3, #255	; 0xff
 801ab9a:	bf04      	itt	eq
 801ab9c:	0a1b      	lsreq	r3, r3, #8
 801ab9e:	3008      	addeq	r0, #8
 801aba0:	071a      	lsls	r2, r3, #28
 801aba2:	bf04      	itt	eq
 801aba4:	091b      	lsreq	r3, r3, #4
 801aba6:	3004      	addeq	r0, #4
 801aba8:	079a      	lsls	r2, r3, #30
 801abaa:	bf04      	itt	eq
 801abac:	089b      	lsreq	r3, r3, #2
 801abae:	3002      	addeq	r0, #2
 801abb0:	07da      	lsls	r2, r3, #31
 801abb2:	d403      	bmi.n	801abbc <__lo0bits+0x50>
 801abb4:	085b      	lsrs	r3, r3, #1
 801abb6:	f100 0001 	add.w	r0, r0, #1
 801abba:	d005      	beq.n	801abc8 <__lo0bits+0x5c>
 801abbc:	600b      	str	r3, [r1, #0]
 801abbe:	4770      	bx	lr
 801abc0:	4610      	mov	r0, r2
 801abc2:	e7e8      	b.n	801ab96 <__lo0bits+0x2a>
 801abc4:	2000      	movs	r0, #0
 801abc6:	4770      	bx	lr
 801abc8:	2020      	movs	r0, #32
 801abca:	4770      	bx	lr

0801abcc <__i2b>:
 801abcc:	b510      	push	{r4, lr}
 801abce:	460c      	mov	r4, r1
 801abd0:	2101      	movs	r1, #1
 801abd2:	f7ff feff 	bl	801a9d4 <_Balloc>
 801abd6:	4602      	mov	r2, r0
 801abd8:	b928      	cbnz	r0, 801abe6 <__i2b+0x1a>
 801abda:	4b05      	ldr	r3, [pc, #20]	; (801abf0 <__i2b+0x24>)
 801abdc:	4805      	ldr	r0, [pc, #20]	; (801abf4 <__i2b+0x28>)
 801abde:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801abe2:	f7fe fe1f 	bl	8019824 <__assert_func>
 801abe6:	2301      	movs	r3, #1
 801abe8:	6144      	str	r4, [r0, #20]
 801abea:	6103      	str	r3, [r0, #16]
 801abec:	bd10      	pop	{r4, pc}
 801abee:	bf00      	nop
 801abf0:	0801ec2e 	.word	0x0801ec2e
 801abf4:	0801eca0 	.word	0x0801eca0

0801abf8 <__multiply>:
 801abf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801abfc:	4614      	mov	r4, r2
 801abfe:	690a      	ldr	r2, [r1, #16]
 801ac00:	6923      	ldr	r3, [r4, #16]
 801ac02:	429a      	cmp	r2, r3
 801ac04:	bfb8      	it	lt
 801ac06:	460b      	movlt	r3, r1
 801ac08:	460d      	mov	r5, r1
 801ac0a:	bfbc      	itt	lt
 801ac0c:	4625      	movlt	r5, r4
 801ac0e:	461c      	movlt	r4, r3
 801ac10:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801ac14:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801ac18:	68ab      	ldr	r3, [r5, #8]
 801ac1a:	6869      	ldr	r1, [r5, #4]
 801ac1c:	eb0a 0709 	add.w	r7, sl, r9
 801ac20:	42bb      	cmp	r3, r7
 801ac22:	b085      	sub	sp, #20
 801ac24:	bfb8      	it	lt
 801ac26:	3101      	addlt	r1, #1
 801ac28:	f7ff fed4 	bl	801a9d4 <_Balloc>
 801ac2c:	b930      	cbnz	r0, 801ac3c <__multiply+0x44>
 801ac2e:	4602      	mov	r2, r0
 801ac30:	4b42      	ldr	r3, [pc, #264]	; (801ad3c <__multiply+0x144>)
 801ac32:	4843      	ldr	r0, [pc, #268]	; (801ad40 <__multiply+0x148>)
 801ac34:	f240 115d 	movw	r1, #349	; 0x15d
 801ac38:	f7fe fdf4 	bl	8019824 <__assert_func>
 801ac3c:	f100 0614 	add.w	r6, r0, #20
 801ac40:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801ac44:	4633      	mov	r3, r6
 801ac46:	2200      	movs	r2, #0
 801ac48:	4543      	cmp	r3, r8
 801ac4a:	d31e      	bcc.n	801ac8a <__multiply+0x92>
 801ac4c:	f105 0c14 	add.w	ip, r5, #20
 801ac50:	f104 0314 	add.w	r3, r4, #20
 801ac54:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801ac58:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801ac5c:	9202      	str	r2, [sp, #8]
 801ac5e:	ebac 0205 	sub.w	r2, ip, r5
 801ac62:	3a15      	subs	r2, #21
 801ac64:	f022 0203 	bic.w	r2, r2, #3
 801ac68:	3204      	adds	r2, #4
 801ac6a:	f105 0115 	add.w	r1, r5, #21
 801ac6e:	458c      	cmp	ip, r1
 801ac70:	bf38      	it	cc
 801ac72:	2204      	movcc	r2, #4
 801ac74:	9201      	str	r2, [sp, #4]
 801ac76:	9a02      	ldr	r2, [sp, #8]
 801ac78:	9303      	str	r3, [sp, #12]
 801ac7a:	429a      	cmp	r2, r3
 801ac7c:	d808      	bhi.n	801ac90 <__multiply+0x98>
 801ac7e:	2f00      	cmp	r7, #0
 801ac80:	dc55      	bgt.n	801ad2e <__multiply+0x136>
 801ac82:	6107      	str	r7, [r0, #16]
 801ac84:	b005      	add	sp, #20
 801ac86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac8a:	f843 2b04 	str.w	r2, [r3], #4
 801ac8e:	e7db      	b.n	801ac48 <__multiply+0x50>
 801ac90:	f8b3 a000 	ldrh.w	sl, [r3]
 801ac94:	f1ba 0f00 	cmp.w	sl, #0
 801ac98:	d020      	beq.n	801acdc <__multiply+0xe4>
 801ac9a:	f105 0e14 	add.w	lr, r5, #20
 801ac9e:	46b1      	mov	r9, r6
 801aca0:	2200      	movs	r2, #0
 801aca2:	f85e 4b04 	ldr.w	r4, [lr], #4
 801aca6:	f8d9 b000 	ldr.w	fp, [r9]
 801acaa:	b2a1      	uxth	r1, r4
 801acac:	fa1f fb8b 	uxth.w	fp, fp
 801acb0:	fb0a b101 	mla	r1, sl, r1, fp
 801acb4:	4411      	add	r1, r2
 801acb6:	f8d9 2000 	ldr.w	r2, [r9]
 801acba:	0c24      	lsrs	r4, r4, #16
 801acbc:	0c12      	lsrs	r2, r2, #16
 801acbe:	fb0a 2404 	mla	r4, sl, r4, r2
 801acc2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801acc6:	b289      	uxth	r1, r1
 801acc8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801accc:	45f4      	cmp	ip, lr
 801acce:	f849 1b04 	str.w	r1, [r9], #4
 801acd2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801acd6:	d8e4      	bhi.n	801aca2 <__multiply+0xaa>
 801acd8:	9901      	ldr	r1, [sp, #4]
 801acda:	5072      	str	r2, [r6, r1]
 801acdc:	9a03      	ldr	r2, [sp, #12]
 801acde:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801ace2:	3304      	adds	r3, #4
 801ace4:	f1b9 0f00 	cmp.w	r9, #0
 801ace8:	d01f      	beq.n	801ad2a <__multiply+0x132>
 801acea:	6834      	ldr	r4, [r6, #0]
 801acec:	f105 0114 	add.w	r1, r5, #20
 801acf0:	46b6      	mov	lr, r6
 801acf2:	f04f 0a00 	mov.w	sl, #0
 801acf6:	880a      	ldrh	r2, [r1, #0]
 801acf8:	f8be b002 	ldrh.w	fp, [lr, #2]
 801acfc:	fb09 b202 	mla	r2, r9, r2, fp
 801ad00:	4492      	add	sl, r2
 801ad02:	b2a4      	uxth	r4, r4
 801ad04:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801ad08:	f84e 4b04 	str.w	r4, [lr], #4
 801ad0c:	f851 4b04 	ldr.w	r4, [r1], #4
 801ad10:	f8be 2000 	ldrh.w	r2, [lr]
 801ad14:	0c24      	lsrs	r4, r4, #16
 801ad16:	fb09 2404 	mla	r4, r9, r4, r2
 801ad1a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801ad1e:	458c      	cmp	ip, r1
 801ad20:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801ad24:	d8e7      	bhi.n	801acf6 <__multiply+0xfe>
 801ad26:	9a01      	ldr	r2, [sp, #4]
 801ad28:	50b4      	str	r4, [r6, r2]
 801ad2a:	3604      	adds	r6, #4
 801ad2c:	e7a3      	b.n	801ac76 <__multiply+0x7e>
 801ad2e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ad32:	2b00      	cmp	r3, #0
 801ad34:	d1a5      	bne.n	801ac82 <__multiply+0x8a>
 801ad36:	3f01      	subs	r7, #1
 801ad38:	e7a1      	b.n	801ac7e <__multiply+0x86>
 801ad3a:	bf00      	nop
 801ad3c:	0801ec2e 	.word	0x0801ec2e
 801ad40:	0801eca0 	.word	0x0801eca0

0801ad44 <__pow5mult>:
 801ad44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ad48:	4615      	mov	r5, r2
 801ad4a:	f012 0203 	ands.w	r2, r2, #3
 801ad4e:	4606      	mov	r6, r0
 801ad50:	460f      	mov	r7, r1
 801ad52:	d007      	beq.n	801ad64 <__pow5mult+0x20>
 801ad54:	4c25      	ldr	r4, [pc, #148]	; (801adec <__pow5mult+0xa8>)
 801ad56:	3a01      	subs	r2, #1
 801ad58:	2300      	movs	r3, #0
 801ad5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ad5e:	f7ff fe9b 	bl	801aa98 <__multadd>
 801ad62:	4607      	mov	r7, r0
 801ad64:	10ad      	asrs	r5, r5, #2
 801ad66:	d03d      	beq.n	801ade4 <__pow5mult+0xa0>
 801ad68:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801ad6a:	b97c      	cbnz	r4, 801ad8c <__pow5mult+0x48>
 801ad6c:	2010      	movs	r0, #16
 801ad6e:	f7fd fed3 	bl	8018b18 <malloc>
 801ad72:	4602      	mov	r2, r0
 801ad74:	6270      	str	r0, [r6, #36]	; 0x24
 801ad76:	b928      	cbnz	r0, 801ad84 <__pow5mult+0x40>
 801ad78:	4b1d      	ldr	r3, [pc, #116]	; (801adf0 <__pow5mult+0xac>)
 801ad7a:	481e      	ldr	r0, [pc, #120]	; (801adf4 <__pow5mult+0xb0>)
 801ad7c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801ad80:	f7fe fd50 	bl	8019824 <__assert_func>
 801ad84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ad88:	6004      	str	r4, [r0, #0]
 801ad8a:	60c4      	str	r4, [r0, #12]
 801ad8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801ad90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ad94:	b94c      	cbnz	r4, 801adaa <__pow5mult+0x66>
 801ad96:	f240 2171 	movw	r1, #625	; 0x271
 801ad9a:	4630      	mov	r0, r6
 801ad9c:	f7ff ff16 	bl	801abcc <__i2b>
 801ada0:	2300      	movs	r3, #0
 801ada2:	f8c8 0008 	str.w	r0, [r8, #8]
 801ada6:	4604      	mov	r4, r0
 801ada8:	6003      	str	r3, [r0, #0]
 801adaa:	f04f 0900 	mov.w	r9, #0
 801adae:	07eb      	lsls	r3, r5, #31
 801adb0:	d50a      	bpl.n	801adc8 <__pow5mult+0x84>
 801adb2:	4639      	mov	r1, r7
 801adb4:	4622      	mov	r2, r4
 801adb6:	4630      	mov	r0, r6
 801adb8:	f7ff ff1e 	bl	801abf8 <__multiply>
 801adbc:	4639      	mov	r1, r7
 801adbe:	4680      	mov	r8, r0
 801adc0:	4630      	mov	r0, r6
 801adc2:	f7ff fe47 	bl	801aa54 <_Bfree>
 801adc6:	4647      	mov	r7, r8
 801adc8:	106d      	asrs	r5, r5, #1
 801adca:	d00b      	beq.n	801ade4 <__pow5mult+0xa0>
 801adcc:	6820      	ldr	r0, [r4, #0]
 801adce:	b938      	cbnz	r0, 801ade0 <__pow5mult+0x9c>
 801add0:	4622      	mov	r2, r4
 801add2:	4621      	mov	r1, r4
 801add4:	4630      	mov	r0, r6
 801add6:	f7ff ff0f 	bl	801abf8 <__multiply>
 801adda:	6020      	str	r0, [r4, #0]
 801addc:	f8c0 9000 	str.w	r9, [r0]
 801ade0:	4604      	mov	r4, r0
 801ade2:	e7e4      	b.n	801adae <__pow5mult+0x6a>
 801ade4:	4638      	mov	r0, r7
 801ade6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801adea:	bf00      	nop
 801adec:	0801edf0 	.word	0x0801edf0
 801adf0:	0801eb10 	.word	0x0801eb10
 801adf4:	0801eca0 	.word	0x0801eca0

0801adf8 <__lshift>:
 801adf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801adfc:	460c      	mov	r4, r1
 801adfe:	6849      	ldr	r1, [r1, #4]
 801ae00:	6923      	ldr	r3, [r4, #16]
 801ae02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ae06:	68a3      	ldr	r3, [r4, #8]
 801ae08:	4607      	mov	r7, r0
 801ae0a:	4691      	mov	r9, r2
 801ae0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ae10:	f108 0601 	add.w	r6, r8, #1
 801ae14:	42b3      	cmp	r3, r6
 801ae16:	db0b      	blt.n	801ae30 <__lshift+0x38>
 801ae18:	4638      	mov	r0, r7
 801ae1a:	f7ff fddb 	bl	801a9d4 <_Balloc>
 801ae1e:	4605      	mov	r5, r0
 801ae20:	b948      	cbnz	r0, 801ae36 <__lshift+0x3e>
 801ae22:	4602      	mov	r2, r0
 801ae24:	4b28      	ldr	r3, [pc, #160]	; (801aec8 <__lshift+0xd0>)
 801ae26:	4829      	ldr	r0, [pc, #164]	; (801aecc <__lshift+0xd4>)
 801ae28:	f240 11d9 	movw	r1, #473	; 0x1d9
 801ae2c:	f7fe fcfa 	bl	8019824 <__assert_func>
 801ae30:	3101      	adds	r1, #1
 801ae32:	005b      	lsls	r3, r3, #1
 801ae34:	e7ee      	b.n	801ae14 <__lshift+0x1c>
 801ae36:	2300      	movs	r3, #0
 801ae38:	f100 0114 	add.w	r1, r0, #20
 801ae3c:	f100 0210 	add.w	r2, r0, #16
 801ae40:	4618      	mov	r0, r3
 801ae42:	4553      	cmp	r3, sl
 801ae44:	db33      	blt.n	801aeae <__lshift+0xb6>
 801ae46:	6920      	ldr	r0, [r4, #16]
 801ae48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801ae4c:	f104 0314 	add.w	r3, r4, #20
 801ae50:	f019 091f 	ands.w	r9, r9, #31
 801ae54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801ae58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801ae5c:	d02b      	beq.n	801aeb6 <__lshift+0xbe>
 801ae5e:	f1c9 0e20 	rsb	lr, r9, #32
 801ae62:	468a      	mov	sl, r1
 801ae64:	2200      	movs	r2, #0
 801ae66:	6818      	ldr	r0, [r3, #0]
 801ae68:	fa00 f009 	lsl.w	r0, r0, r9
 801ae6c:	4302      	orrs	r2, r0
 801ae6e:	f84a 2b04 	str.w	r2, [sl], #4
 801ae72:	f853 2b04 	ldr.w	r2, [r3], #4
 801ae76:	459c      	cmp	ip, r3
 801ae78:	fa22 f20e 	lsr.w	r2, r2, lr
 801ae7c:	d8f3      	bhi.n	801ae66 <__lshift+0x6e>
 801ae7e:	ebac 0304 	sub.w	r3, ip, r4
 801ae82:	3b15      	subs	r3, #21
 801ae84:	f023 0303 	bic.w	r3, r3, #3
 801ae88:	3304      	adds	r3, #4
 801ae8a:	f104 0015 	add.w	r0, r4, #21
 801ae8e:	4584      	cmp	ip, r0
 801ae90:	bf38      	it	cc
 801ae92:	2304      	movcc	r3, #4
 801ae94:	50ca      	str	r2, [r1, r3]
 801ae96:	b10a      	cbz	r2, 801ae9c <__lshift+0xa4>
 801ae98:	f108 0602 	add.w	r6, r8, #2
 801ae9c:	3e01      	subs	r6, #1
 801ae9e:	4638      	mov	r0, r7
 801aea0:	612e      	str	r6, [r5, #16]
 801aea2:	4621      	mov	r1, r4
 801aea4:	f7ff fdd6 	bl	801aa54 <_Bfree>
 801aea8:	4628      	mov	r0, r5
 801aeaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aeae:	f842 0f04 	str.w	r0, [r2, #4]!
 801aeb2:	3301      	adds	r3, #1
 801aeb4:	e7c5      	b.n	801ae42 <__lshift+0x4a>
 801aeb6:	3904      	subs	r1, #4
 801aeb8:	f853 2b04 	ldr.w	r2, [r3], #4
 801aebc:	f841 2f04 	str.w	r2, [r1, #4]!
 801aec0:	459c      	cmp	ip, r3
 801aec2:	d8f9      	bhi.n	801aeb8 <__lshift+0xc0>
 801aec4:	e7ea      	b.n	801ae9c <__lshift+0xa4>
 801aec6:	bf00      	nop
 801aec8:	0801ec2e 	.word	0x0801ec2e
 801aecc:	0801eca0 	.word	0x0801eca0

0801aed0 <__mcmp>:
 801aed0:	b530      	push	{r4, r5, lr}
 801aed2:	6902      	ldr	r2, [r0, #16]
 801aed4:	690c      	ldr	r4, [r1, #16]
 801aed6:	1b12      	subs	r2, r2, r4
 801aed8:	d10e      	bne.n	801aef8 <__mcmp+0x28>
 801aeda:	f100 0314 	add.w	r3, r0, #20
 801aede:	3114      	adds	r1, #20
 801aee0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801aee4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801aee8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801aeec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801aef0:	42a5      	cmp	r5, r4
 801aef2:	d003      	beq.n	801aefc <__mcmp+0x2c>
 801aef4:	d305      	bcc.n	801af02 <__mcmp+0x32>
 801aef6:	2201      	movs	r2, #1
 801aef8:	4610      	mov	r0, r2
 801aefa:	bd30      	pop	{r4, r5, pc}
 801aefc:	4283      	cmp	r3, r0
 801aefe:	d3f3      	bcc.n	801aee8 <__mcmp+0x18>
 801af00:	e7fa      	b.n	801aef8 <__mcmp+0x28>
 801af02:	f04f 32ff 	mov.w	r2, #4294967295
 801af06:	e7f7      	b.n	801aef8 <__mcmp+0x28>

0801af08 <__mdiff>:
 801af08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af0c:	460c      	mov	r4, r1
 801af0e:	4606      	mov	r6, r0
 801af10:	4611      	mov	r1, r2
 801af12:	4620      	mov	r0, r4
 801af14:	4617      	mov	r7, r2
 801af16:	f7ff ffdb 	bl	801aed0 <__mcmp>
 801af1a:	1e05      	subs	r5, r0, #0
 801af1c:	d110      	bne.n	801af40 <__mdiff+0x38>
 801af1e:	4629      	mov	r1, r5
 801af20:	4630      	mov	r0, r6
 801af22:	f7ff fd57 	bl	801a9d4 <_Balloc>
 801af26:	b930      	cbnz	r0, 801af36 <__mdiff+0x2e>
 801af28:	4b39      	ldr	r3, [pc, #228]	; (801b010 <__mdiff+0x108>)
 801af2a:	4602      	mov	r2, r0
 801af2c:	f240 2132 	movw	r1, #562	; 0x232
 801af30:	4838      	ldr	r0, [pc, #224]	; (801b014 <__mdiff+0x10c>)
 801af32:	f7fe fc77 	bl	8019824 <__assert_func>
 801af36:	2301      	movs	r3, #1
 801af38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801af3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af40:	bfa4      	itt	ge
 801af42:	463b      	movge	r3, r7
 801af44:	4627      	movge	r7, r4
 801af46:	4630      	mov	r0, r6
 801af48:	6879      	ldr	r1, [r7, #4]
 801af4a:	bfa6      	itte	ge
 801af4c:	461c      	movge	r4, r3
 801af4e:	2500      	movge	r5, #0
 801af50:	2501      	movlt	r5, #1
 801af52:	f7ff fd3f 	bl	801a9d4 <_Balloc>
 801af56:	b920      	cbnz	r0, 801af62 <__mdiff+0x5a>
 801af58:	4b2d      	ldr	r3, [pc, #180]	; (801b010 <__mdiff+0x108>)
 801af5a:	4602      	mov	r2, r0
 801af5c:	f44f 7110 	mov.w	r1, #576	; 0x240
 801af60:	e7e6      	b.n	801af30 <__mdiff+0x28>
 801af62:	693e      	ldr	r6, [r7, #16]
 801af64:	60c5      	str	r5, [r0, #12]
 801af66:	6925      	ldr	r5, [r4, #16]
 801af68:	f107 0114 	add.w	r1, r7, #20
 801af6c:	f104 0914 	add.w	r9, r4, #20
 801af70:	f100 0e14 	add.w	lr, r0, #20
 801af74:	f107 0210 	add.w	r2, r7, #16
 801af78:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801af7c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801af80:	46f2      	mov	sl, lr
 801af82:	2700      	movs	r7, #0
 801af84:	f859 3b04 	ldr.w	r3, [r9], #4
 801af88:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801af8c:	fa1f f883 	uxth.w	r8, r3
 801af90:	fa17 f78b 	uxtah	r7, r7, fp
 801af94:	0c1b      	lsrs	r3, r3, #16
 801af96:	eba7 0808 	sub.w	r8, r7, r8
 801af9a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801af9e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801afa2:	fa1f f888 	uxth.w	r8, r8
 801afa6:	141f      	asrs	r7, r3, #16
 801afa8:	454d      	cmp	r5, r9
 801afaa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801afae:	f84a 3b04 	str.w	r3, [sl], #4
 801afb2:	d8e7      	bhi.n	801af84 <__mdiff+0x7c>
 801afb4:	1b2b      	subs	r3, r5, r4
 801afb6:	3b15      	subs	r3, #21
 801afb8:	f023 0303 	bic.w	r3, r3, #3
 801afbc:	3304      	adds	r3, #4
 801afbe:	3415      	adds	r4, #21
 801afc0:	42a5      	cmp	r5, r4
 801afc2:	bf38      	it	cc
 801afc4:	2304      	movcc	r3, #4
 801afc6:	4419      	add	r1, r3
 801afc8:	4473      	add	r3, lr
 801afca:	469e      	mov	lr, r3
 801afcc:	460d      	mov	r5, r1
 801afce:	4565      	cmp	r5, ip
 801afd0:	d30e      	bcc.n	801aff0 <__mdiff+0xe8>
 801afd2:	f10c 0203 	add.w	r2, ip, #3
 801afd6:	1a52      	subs	r2, r2, r1
 801afd8:	f022 0203 	bic.w	r2, r2, #3
 801afdc:	3903      	subs	r1, #3
 801afde:	458c      	cmp	ip, r1
 801afe0:	bf38      	it	cc
 801afe2:	2200      	movcc	r2, #0
 801afe4:	441a      	add	r2, r3
 801afe6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801afea:	b17b      	cbz	r3, 801b00c <__mdiff+0x104>
 801afec:	6106      	str	r6, [r0, #16]
 801afee:	e7a5      	b.n	801af3c <__mdiff+0x34>
 801aff0:	f855 8b04 	ldr.w	r8, [r5], #4
 801aff4:	fa17 f488 	uxtah	r4, r7, r8
 801aff8:	1422      	asrs	r2, r4, #16
 801affa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801affe:	b2a4      	uxth	r4, r4
 801b000:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801b004:	f84e 4b04 	str.w	r4, [lr], #4
 801b008:	1417      	asrs	r7, r2, #16
 801b00a:	e7e0      	b.n	801afce <__mdiff+0xc6>
 801b00c:	3e01      	subs	r6, #1
 801b00e:	e7ea      	b.n	801afe6 <__mdiff+0xde>
 801b010:	0801ec2e 	.word	0x0801ec2e
 801b014:	0801eca0 	.word	0x0801eca0

0801b018 <__d2b>:
 801b018:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b01c:	4689      	mov	r9, r1
 801b01e:	2101      	movs	r1, #1
 801b020:	ec57 6b10 	vmov	r6, r7, d0
 801b024:	4690      	mov	r8, r2
 801b026:	f7ff fcd5 	bl	801a9d4 <_Balloc>
 801b02a:	4604      	mov	r4, r0
 801b02c:	b930      	cbnz	r0, 801b03c <__d2b+0x24>
 801b02e:	4602      	mov	r2, r0
 801b030:	4b25      	ldr	r3, [pc, #148]	; (801b0c8 <__d2b+0xb0>)
 801b032:	4826      	ldr	r0, [pc, #152]	; (801b0cc <__d2b+0xb4>)
 801b034:	f240 310a 	movw	r1, #778	; 0x30a
 801b038:	f7fe fbf4 	bl	8019824 <__assert_func>
 801b03c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801b040:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801b044:	bb35      	cbnz	r5, 801b094 <__d2b+0x7c>
 801b046:	2e00      	cmp	r6, #0
 801b048:	9301      	str	r3, [sp, #4]
 801b04a:	d028      	beq.n	801b09e <__d2b+0x86>
 801b04c:	4668      	mov	r0, sp
 801b04e:	9600      	str	r6, [sp, #0]
 801b050:	f7ff fd8c 	bl	801ab6c <__lo0bits>
 801b054:	9900      	ldr	r1, [sp, #0]
 801b056:	b300      	cbz	r0, 801b09a <__d2b+0x82>
 801b058:	9a01      	ldr	r2, [sp, #4]
 801b05a:	f1c0 0320 	rsb	r3, r0, #32
 801b05e:	fa02 f303 	lsl.w	r3, r2, r3
 801b062:	430b      	orrs	r3, r1
 801b064:	40c2      	lsrs	r2, r0
 801b066:	6163      	str	r3, [r4, #20]
 801b068:	9201      	str	r2, [sp, #4]
 801b06a:	9b01      	ldr	r3, [sp, #4]
 801b06c:	61a3      	str	r3, [r4, #24]
 801b06e:	2b00      	cmp	r3, #0
 801b070:	bf14      	ite	ne
 801b072:	2202      	movne	r2, #2
 801b074:	2201      	moveq	r2, #1
 801b076:	6122      	str	r2, [r4, #16]
 801b078:	b1d5      	cbz	r5, 801b0b0 <__d2b+0x98>
 801b07a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b07e:	4405      	add	r5, r0
 801b080:	f8c9 5000 	str.w	r5, [r9]
 801b084:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b088:	f8c8 0000 	str.w	r0, [r8]
 801b08c:	4620      	mov	r0, r4
 801b08e:	b003      	add	sp, #12
 801b090:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b094:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b098:	e7d5      	b.n	801b046 <__d2b+0x2e>
 801b09a:	6161      	str	r1, [r4, #20]
 801b09c:	e7e5      	b.n	801b06a <__d2b+0x52>
 801b09e:	a801      	add	r0, sp, #4
 801b0a0:	f7ff fd64 	bl	801ab6c <__lo0bits>
 801b0a4:	9b01      	ldr	r3, [sp, #4]
 801b0a6:	6163      	str	r3, [r4, #20]
 801b0a8:	2201      	movs	r2, #1
 801b0aa:	6122      	str	r2, [r4, #16]
 801b0ac:	3020      	adds	r0, #32
 801b0ae:	e7e3      	b.n	801b078 <__d2b+0x60>
 801b0b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b0b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b0b8:	f8c9 0000 	str.w	r0, [r9]
 801b0bc:	6918      	ldr	r0, [r3, #16]
 801b0be:	f7ff fd35 	bl	801ab2c <__hi0bits>
 801b0c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b0c6:	e7df      	b.n	801b088 <__d2b+0x70>
 801b0c8:	0801ec2e 	.word	0x0801ec2e
 801b0cc:	0801eca0 	.word	0x0801eca0

0801b0d0 <_calloc_r>:
 801b0d0:	b513      	push	{r0, r1, r4, lr}
 801b0d2:	434a      	muls	r2, r1
 801b0d4:	4611      	mov	r1, r2
 801b0d6:	9201      	str	r2, [sp, #4]
 801b0d8:	f7fd fda2 	bl	8018c20 <_malloc_r>
 801b0dc:	4604      	mov	r4, r0
 801b0de:	b118      	cbz	r0, 801b0e8 <_calloc_r+0x18>
 801b0e0:	9a01      	ldr	r2, [sp, #4]
 801b0e2:	2100      	movs	r1, #0
 801b0e4:	f7fd fd44 	bl	8018b70 <memset>
 801b0e8:	4620      	mov	r0, r4
 801b0ea:	b002      	add	sp, #8
 801b0ec:	bd10      	pop	{r4, pc}

0801b0ee <__sfputc_r>:
 801b0ee:	6893      	ldr	r3, [r2, #8]
 801b0f0:	3b01      	subs	r3, #1
 801b0f2:	2b00      	cmp	r3, #0
 801b0f4:	b410      	push	{r4}
 801b0f6:	6093      	str	r3, [r2, #8]
 801b0f8:	da08      	bge.n	801b10c <__sfputc_r+0x1e>
 801b0fa:	6994      	ldr	r4, [r2, #24]
 801b0fc:	42a3      	cmp	r3, r4
 801b0fe:	db01      	blt.n	801b104 <__sfputc_r+0x16>
 801b100:	290a      	cmp	r1, #10
 801b102:	d103      	bne.n	801b10c <__sfputc_r+0x1e>
 801b104:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b108:	f7fe bacc 	b.w	80196a4 <__swbuf_r>
 801b10c:	6813      	ldr	r3, [r2, #0]
 801b10e:	1c58      	adds	r0, r3, #1
 801b110:	6010      	str	r0, [r2, #0]
 801b112:	7019      	strb	r1, [r3, #0]
 801b114:	4608      	mov	r0, r1
 801b116:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b11a:	4770      	bx	lr

0801b11c <__sfputs_r>:
 801b11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b11e:	4606      	mov	r6, r0
 801b120:	460f      	mov	r7, r1
 801b122:	4614      	mov	r4, r2
 801b124:	18d5      	adds	r5, r2, r3
 801b126:	42ac      	cmp	r4, r5
 801b128:	d101      	bne.n	801b12e <__sfputs_r+0x12>
 801b12a:	2000      	movs	r0, #0
 801b12c:	e007      	b.n	801b13e <__sfputs_r+0x22>
 801b12e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b132:	463a      	mov	r2, r7
 801b134:	4630      	mov	r0, r6
 801b136:	f7ff ffda 	bl	801b0ee <__sfputc_r>
 801b13a:	1c43      	adds	r3, r0, #1
 801b13c:	d1f3      	bne.n	801b126 <__sfputs_r+0xa>
 801b13e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801b140 <_vfiprintf_r>:
 801b140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b144:	460d      	mov	r5, r1
 801b146:	b09d      	sub	sp, #116	; 0x74
 801b148:	4614      	mov	r4, r2
 801b14a:	4698      	mov	r8, r3
 801b14c:	4606      	mov	r6, r0
 801b14e:	b118      	cbz	r0, 801b158 <_vfiprintf_r+0x18>
 801b150:	6983      	ldr	r3, [r0, #24]
 801b152:	b90b      	cbnz	r3, 801b158 <_vfiprintf_r+0x18>
 801b154:	f7ff fb16 	bl	801a784 <__sinit>
 801b158:	4b89      	ldr	r3, [pc, #548]	; (801b380 <_vfiprintf_r+0x240>)
 801b15a:	429d      	cmp	r5, r3
 801b15c:	d11b      	bne.n	801b196 <_vfiprintf_r+0x56>
 801b15e:	6875      	ldr	r5, [r6, #4]
 801b160:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b162:	07d9      	lsls	r1, r3, #31
 801b164:	d405      	bmi.n	801b172 <_vfiprintf_r+0x32>
 801b166:	89ab      	ldrh	r3, [r5, #12]
 801b168:	059a      	lsls	r2, r3, #22
 801b16a:	d402      	bmi.n	801b172 <_vfiprintf_r+0x32>
 801b16c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b16e:	f7ff fbbe 	bl	801a8ee <__retarget_lock_acquire_recursive>
 801b172:	89ab      	ldrh	r3, [r5, #12]
 801b174:	071b      	lsls	r3, r3, #28
 801b176:	d501      	bpl.n	801b17c <_vfiprintf_r+0x3c>
 801b178:	692b      	ldr	r3, [r5, #16]
 801b17a:	b9eb      	cbnz	r3, 801b1b8 <_vfiprintf_r+0x78>
 801b17c:	4629      	mov	r1, r5
 801b17e:	4630      	mov	r0, r6
 801b180:	f7fe fae2 	bl	8019748 <__swsetup_r>
 801b184:	b1c0      	cbz	r0, 801b1b8 <_vfiprintf_r+0x78>
 801b186:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b188:	07dc      	lsls	r4, r3, #31
 801b18a:	d50e      	bpl.n	801b1aa <_vfiprintf_r+0x6a>
 801b18c:	f04f 30ff 	mov.w	r0, #4294967295
 801b190:	b01d      	add	sp, #116	; 0x74
 801b192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b196:	4b7b      	ldr	r3, [pc, #492]	; (801b384 <_vfiprintf_r+0x244>)
 801b198:	429d      	cmp	r5, r3
 801b19a:	d101      	bne.n	801b1a0 <_vfiprintf_r+0x60>
 801b19c:	68b5      	ldr	r5, [r6, #8]
 801b19e:	e7df      	b.n	801b160 <_vfiprintf_r+0x20>
 801b1a0:	4b79      	ldr	r3, [pc, #484]	; (801b388 <_vfiprintf_r+0x248>)
 801b1a2:	429d      	cmp	r5, r3
 801b1a4:	bf08      	it	eq
 801b1a6:	68f5      	ldreq	r5, [r6, #12]
 801b1a8:	e7da      	b.n	801b160 <_vfiprintf_r+0x20>
 801b1aa:	89ab      	ldrh	r3, [r5, #12]
 801b1ac:	0598      	lsls	r0, r3, #22
 801b1ae:	d4ed      	bmi.n	801b18c <_vfiprintf_r+0x4c>
 801b1b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b1b2:	f7ff fb9d 	bl	801a8f0 <__retarget_lock_release_recursive>
 801b1b6:	e7e9      	b.n	801b18c <_vfiprintf_r+0x4c>
 801b1b8:	2300      	movs	r3, #0
 801b1ba:	9309      	str	r3, [sp, #36]	; 0x24
 801b1bc:	2320      	movs	r3, #32
 801b1be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b1c2:	f8cd 800c 	str.w	r8, [sp, #12]
 801b1c6:	2330      	movs	r3, #48	; 0x30
 801b1c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801b38c <_vfiprintf_r+0x24c>
 801b1cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b1d0:	f04f 0901 	mov.w	r9, #1
 801b1d4:	4623      	mov	r3, r4
 801b1d6:	469a      	mov	sl, r3
 801b1d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b1dc:	b10a      	cbz	r2, 801b1e2 <_vfiprintf_r+0xa2>
 801b1de:	2a25      	cmp	r2, #37	; 0x25
 801b1e0:	d1f9      	bne.n	801b1d6 <_vfiprintf_r+0x96>
 801b1e2:	ebba 0b04 	subs.w	fp, sl, r4
 801b1e6:	d00b      	beq.n	801b200 <_vfiprintf_r+0xc0>
 801b1e8:	465b      	mov	r3, fp
 801b1ea:	4622      	mov	r2, r4
 801b1ec:	4629      	mov	r1, r5
 801b1ee:	4630      	mov	r0, r6
 801b1f0:	f7ff ff94 	bl	801b11c <__sfputs_r>
 801b1f4:	3001      	adds	r0, #1
 801b1f6:	f000 80aa 	beq.w	801b34e <_vfiprintf_r+0x20e>
 801b1fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b1fc:	445a      	add	r2, fp
 801b1fe:	9209      	str	r2, [sp, #36]	; 0x24
 801b200:	f89a 3000 	ldrb.w	r3, [sl]
 801b204:	2b00      	cmp	r3, #0
 801b206:	f000 80a2 	beq.w	801b34e <_vfiprintf_r+0x20e>
 801b20a:	2300      	movs	r3, #0
 801b20c:	f04f 32ff 	mov.w	r2, #4294967295
 801b210:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b214:	f10a 0a01 	add.w	sl, sl, #1
 801b218:	9304      	str	r3, [sp, #16]
 801b21a:	9307      	str	r3, [sp, #28]
 801b21c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b220:	931a      	str	r3, [sp, #104]	; 0x68
 801b222:	4654      	mov	r4, sl
 801b224:	2205      	movs	r2, #5
 801b226:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b22a:	4858      	ldr	r0, [pc, #352]	; (801b38c <_vfiprintf_r+0x24c>)
 801b22c:	f7e4 ffd8 	bl	80001e0 <memchr>
 801b230:	9a04      	ldr	r2, [sp, #16]
 801b232:	b9d8      	cbnz	r0, 801b26c <_vfiprintf_r+0x12c>
 801b234:	06d1      	lsls	r1, r2, #27
 801b236:	bf44      	itt	mi
 801b238:	2320      	movmi	r3, #32
 801b23a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b23e:	0713      	lsls	r3, r2, #28
 801b240:	bf44      	itt	mi
 801b242:	232b      	movmi	r3, #43	; 0x2b
 801b244:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b248:	f89a 3000 	ldrb.w	r3, [sl]
 801b24c:	2b2a      	cmp	r3, #42	; 0x2a
 801b24e:	d015      	beq.n	801b27c <_vfiprintf_r+0x13c>
 801b250:	9a07      	ldr	r2, [sp, #28]
 801b252:	4654      	mov	r4, sl
 801b254:	2000      	movs	r0, #0
 801b256:	f04f 0c0a 	mov.w	ip, #10
 801b25a:	4621      	mov	r1, r4
 801b25c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b260:	3b30      	subs	r3, #48	; 0x30
 801b262:	2b09      	cmp	r3, #9
 801b264:	d94e      	bls.n	801b304 <_vfiprintf_r+0x1c4>
 801b266:	b1b0      	cbz	r0, 801b296 <_vfiprintf_r+0x156>
 801b268:	9207      	str	r2, [sp, #28]
 801b26a:	e014      	b.n	801b296 <_vfiprintf_r+0x156>
 801b26c:	eba0 0308 	sub.w	r3, r0, r8
 801b270:	fa09 f303 	lsl.w	r3, r9, r3
 801b274:	4313      	orrs	r3, r2
 801b276:	9304      	str	r3, [sp, #16]
 801b278:	46a2      	mov	sl, r4
 801b27a:	e7d2      	b.n	801b222 <_vfiprintf_r+0xe2>
 801b27c:	9b03      	ldr	r3, [sp, #12]
 801b27e:	1d19      	adds	r1, r3, #4
 801b280:	681b      	ldr	r3, [r3, #0]
 801b282:	9103      	str	r1, [sp, #12]
 801b284:	2b00      	cmp	r3, #0
 801b286:	bfbb      	ittet	lt
 801b288:	425b      	neglt	r3, r3
 801b28a:	f042 0202 	orrlt.w	r2, r2, #2
 801b28e:	9307      	strge	r3, [sp, #28]
 801b290:	9307      	strlt	r3, [sp, #28]
 801b292:	bfb8      	it	lt
 801b294:	9204      	strlt	r2, [sp, #16]
 801b296:	7823      	ldrb	r3, [r4, #0]
 801b298:	2b2e      	cmp	r3, #46	; 0x2e
 801b29a:	d10c      	bne.n	801b2b6 <_vfiprintf_r+0x176>
 801b29c:	7863      	ldrb	r3, [r4, #1]
 801b29e:	2b2a      	cmp	r3, #42	; 0x2a
 801b2a0:	d135      	bne.n	801b30e <_vfiprintf_r+0x1ce>
 801b2a2:	9b03      	ldr	r3, [sp, #12]
 801b2a4:	1d1a      	adds	r2, r3, #4
 801b2a6:	681b      	ldr	r3, [r3, #0]
 801b2a8:	9203      	str	r2, [sp, #12]
 801b2aa:	2b00      	cmp	r3, #0
 801b2ac:	bfb8      	it	lt
 801b2ae:	f04f 33ff 	movlt.w	r3, #4294967295
 801b2b2:	3402      	adds	r4, #2
 801b2b4:	9305      	str	r3, [sp, #20]
 801b2b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801b39c <_vfiprintf_r+0x25c>
 801b2ba:	7821      	ldrb	r1, [r4, #0]
 801b2bc:	2203      	movs	r2, #3
 801b2be:	4650      	mov	r0, sl
 801b2c0:	f7e4 ff8e 	bl	80001e0 <memchr>
 801b2c4:	b140      	cbz	r0, 801b2d8 <_vfiprintf_r+0x198>
 801b2c6:	2340      	movs	r3, #64	; 0x40
 801b2c8:	eba0 000a 	sub.w	r0, r0, sl
 801b2cc:	fa03 f000 	lsl.w	r0, r3, r0
 801b2d0:	9b04      	ldr	r3, [sp, #16]
 801b2d2:	4303      	orrs	r3, r0
 801b2d4:	3401      	adds	r4, #1
 801b2d6:	9304      	str	r3, [sp, #16]
 801b2d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b2dc:	482c      	ldr	r0, [pc, #176]	; (801b390 <_vfiprintf_r+0x250>)
 801b2de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b2e2:	2206      	movs	r2, #6
 801b2e4:	f7e4 ff7c 	bl	80001e0 <memchr>
 801b2e8:	2800      	cmp	r0, #0
 801b2ea:	d03f      	beq.n	801b36c <_vfiprintf_r+0x22c>
 801b2ec:	4b29      	ldr	r3, [pc, #164]	; (801b394 <_vfiprintf_r+0x254>)
 801b2ee:	bb1b      	cbnz	r3, 801b338 <_vfiprintf_r+0x1f8>
 801b2f0:	9b03      	ldr	r3, [sp, #12]
 801b2f2:	3307      	adds	r3, #7
 801b2f4:	f023 0307 	bic.w	r3, r3, #7
 801b2f8:	3308      	adds	r3, #8
 801b2fa:	9303      	str	r3, [sp, #12]
 801b2fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b2fe:	443b      	add	r3, r7
 801b300:	9309      	str	r3, [sp, #36]	; 0x24
 801b302:	e767      	b.n	801b1d4 <_vfiprintf_r+0x94>
 801b304:	fb0c 3202 	mla	r2, ip, r2, r3
 801b308:	460c      	mov	r4, r1
 801b30a:	2001      	movs	r0, #1
 801b30c:	e7a5      	b.n	801b25a <_vfiprintf_r+0x11a>
 801b30e:	2300      	movs	r3, #0
 801b310:	3401      	adds	r4, #1
 801b312:	9305      	str	r3, [sp, #20]
 801b314:	4619      	mov	r1, r3
 801b316:	f04f 0c0a 	mov.w	ip, #10
 801b31a:	4620      	mov	r0, r4
 801b31c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b320:	3a30      	subs	r2, #48	; 0x30
 801b322:	2a09      	cmp	r2, #9
 801b324:	d903      	bls.n	801b32e <_vfiprintf_r+0x1ee>
 801b326:	2b00      	cmp	r3, #0
 801b328:	d0c5      	beq.n	801b2b6 <_vfiprintf_r+0x176>
 801b32a:	9105      	str	r1, [sp, #20]
 801b32c:	e7c3      	b.n	801b2b6 <_vfiprintf_r+0x176>
 801b32e:	fb0c 2101 	mla	r1, ip, r1, r2
 801b332:	4604      	mov	r4, r0
 801b334:	2301      	movs	r3, #1
 801b336:	e7f0      	b.n	801b31a <_vfiprintf_r+0x1da>
 801b338:	ab03      	add	r3, sp, #12
 801b33a:	9300      	str	r3, [sp, #0]
 801b33c:	462a      	mov	r2, r5
 801b33e:	4b16      	ldr	r3, [pc, #88]	; (801b398 <_vfiprintf_r+0x258>)
 801b340:	a904      	add	r1, sp, #16
 801b342:	4630      	mov	r0, r6
 801b344:	f7fd fd66 	bl	8018e14 <_printf_float>
 801b348:	4607      	mov	r7, r0
 801b34a:	1c78      	adds	r0, r7, #1
 801b34c:	d1d6      	bne.n	801b2fc <_vfiprintf_r+0x1bc>
 801b34e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b350:	07d9      	lsls	r1, r3, #31
 801b352:	d405      	bmi.n	801b360 <_vfiprintf_r+0x220>
 801b354:	89ab      	ldrh	r3, [r5, #12]
 801b356:	059a      	lsls	r2, r3, #22
 801b358:	d402      	bmi.n	801b360 <_vfiprintf_r+0x220>
 801b35a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b35c:	f7ff fac8 	bl	801a8f0 <__retarget_lock_release_recursive>
 801b360:	89ab      	ldrh	r3, [r5, #12]
 801b362:	065b      	lsls	r3, r3, #25
 801b364:	f53f af12 	bmi.w	801b18c <_vfiprintf_r+0x4c>
 801b368:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b36a:	e711      	b.n	801b190 <_vfiprintf_r+0x50>
 801b36c:	ab03      	add	r3, sp, #12
 801b36e:	9300      	str	r3, [sp, #0]
 801b370:	462a      	mov	r2, r5
 801b372:	4b09      	ldr	r3, [pc, #36]	; (801b398 <_vfiprintf_r+0x258>)
 801b374:	a904      	add	r1, sp, #16
 801b376:	4630      	mov	r0, r6
 801b378:	f7fd fff0 	bl	801935c <_printf_i>
 801b37c:	e7e4      	b.n	801b348 <_vfiprintf_r+0x208>
 801b37e:	bf00      	nop
 801b380:	0801ec60 	.word	0x0801ec60
 801b384:	0801ec80 	.word	0x0801ec80
 801b388:	0801ec40 	.word	0x0801ec40
 801b38c:	0801edfc 	.word	0x0801edfc
 801b390:	0801ee06 	.word	0x0801ee06
 801b394:	08018e15 	.word	0x08018e15
 801b398:	0801b11d 	.word	0x0801b11d
 801b39c:	0801ee02 	.word	0x0801ee02

0801b3a0 <_putc_r>:
 801b3a0:	b570      	push	{r4, r5, r6, lr}
 801b3a2:	460d      	mov	r5, r1
 801b3a4:	4614      	mov	r4, r2
 801b3a6:	4606      	mov	r6, r0
 801b3a8:	b118      	cbz	r0, 801b3b2 <_putc_r+0x12>
 801b3aa:	6983      	ldr	r3, [r0, #24]
 801b3ac:	b90b      	cbnz	r3, 801b3b2 <_putc_r+0x12>
 801b3ae:	f7ff f9e9 	bl	801a784 <__sinit>
 801b3b2:	4b1c      	ldr	r3, [pc, #112]	; (801b424 <_putc_r+0x84>)
 801b3b4:	429c      	cmp	r4, r3
 801b3b6:	d124      	bne.n	801b402 <_putc_r+0x62>
 801b3b8:	6874      	ldr	r4, [r6, #4]
 801b3ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b3bc:	07d8      	lsls	r0, r3, #31
 801b3be:	d405      	bmi.n	801b3cc <_putc_r+0x2c>
 801b3c0:	89a3      	ldrh	r3, [r4, #12]
 801b3c2:	0599      	lsls	r1, r3, #22
 801b3c4:	d402      	bmi.n	801b3cc <_putc_r+0x2c>
 801b3c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b3c8:	f7ff fa91 	bl	801a8ee <__retarget_lock_acquire_recursive>
 801b3cc:	68a3      	ldr	r3, [r4, #8]
 801b3ce:	3b01      	subs	r3, #1
 801b3d0:	2b00      	cmp	r3, #0
 801b3d2:	60a3      	str	r3, [r4, #8]
 801b3d4:	da05      	bge.n	801b3e2 <_putc_r+0x42>
 801b3d6:	69a2      	ldr	r2, [r4, #24]
 801b3d8:	4293      	cmp	r3, r2
 801b3da:	db1c      	blt.n	801b416 <_putc_r+0x76>
 801b3dc:	b2eb      	uxtb	r3, r5
 801b3de:	2b0a      	cmp	r3, #10
 801b3e0:	d019      	beq.n	801b416 <_putc_r+0x76>
 801b3e2:	6823      	ldr	r3, [r4, #0]
 801b3e4:	1c5a      	adds	r2, r3, #1
 801b3e6:	6022      	str	r2, [r4, #0]
 801b3e8:	701d      	strb	r5, [r3, #0]
 801b3ea:	b2ed      	uxtb	r5, r5
 801b3ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b3ee:	07da      	lsls	r2, r3, #31
 801b3f0:	d405      	bmi.n	801b3fe <_putc_r+0x5e>
 801b3f2:	89a3      	ldrh	r3, [r4, #12]
 801b3f4:	059b      	lsls	r3, r3, #22
 801b3f6:	d402      	bmi.n	801b3fe <_putc_r+0x5e>
 801b3f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b3fa:	f7ff fa79 	bl	801a8f0 <__retarget_lock_release_recursive>
 801b3fe:	4628      	mov	r0, r5
 801b400:	bd70      	pop	{r4, r5, r6, pc}
 801b402:	4b09      	ldr	r3, [pc, #36]	; (801b428 <_putc_r+0x88>)
 801b404:	429c      	cmp	r4, r3
 801b406:	d101      	bne.n	801b40c <_putc_r+0x6c>
 801b408:	68b4      	ldr	r4, [r6, #8]
 801b40a:	e7d6      	b.n	801b3ba <_putc_r+0x1a>
 801b40c:	4b07      	ldr	r3, [pc, #28]	; (801b42c <_putc_r+0x8c>)
 801b40e:	429c      	cmp	r4, r3
 801b410:	bf08      	it	eq
 801b412:	68f4      	ldreq	r4, [r6, #12]
 801b414:	e7d1      	b.n	801b3ba <_putc_r+0x1a>
 801b416:	4629      	mov	r1, r5
 801b418:	4622      	mov	r2, r4
 801b41a:	4630      	mov	r0, r6
 801b41c:	f7fe f942 	bl	80196a4 <__swbuf_r>
 801b420:	4605      	mov	r5, r0
 801b422:	e7e3      	b.n	801b3ec <_putc_r+0x4c>
 801b424:	0801ec60 	.word	0x0801ec60
 801b428:	0801ec80 	.word	0x0801ec80
 801b42c:	0801ec40 	.word	0x0801ec40

0801b430 <__sread>:
 801b430:	b510      	push	{r4, lr}
 801b432:	460c      	mov	r4, r1
 801b434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b438:	f000 f8ae 	bl	801b598 <_read_r>
 801b43c:	2800      	cmp	r0, #0
 801b43e:	bfab      	itete	ge
 801b440:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b442:	89a3      	ldrhlt	r3, [r4, #12]
 801b444:	181b      	addge	r3, r3, r0
 801b446:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b44a:	bfac      	ite	ge
 801b44c:	6563      	strge	r3, [r4, #84]	; 0x54
 801b44e:	81a3      	strhlt	r3, [r4, #12]
 801b450:	bd10      	pop	{r4, pc}

0801b452 <__swrite>:
 801b452:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b456:	461f      	mov	r7, r3
 801b458:	898b      	ldrh	r3, [r1, #12]
 801b45a:	05db      	lsls	r3, r3, #23
 801b45c:	4605      	mov	r5, r0
 801b45e:	460c      	mov	r4, r1
 801b460:	4616      	mov	r6, r2
 801b462:	d505      	bpl.n	801b470 <__swrite+0x1e>
 801b464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b468:	2302      	movs	r3, #2
 801b46a:	2200      	movs	r2, #0
 801b46c:	f000 f870 	bl	801b550 <_lseek_r>
 801b470:	89a3      	ldrh	r3, [r4, #12]
 801b472:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b476:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b47a:	81a3      	strh	r3, [r4, #12]
 801b47c:	4632      	mov	r2, r6
 801b47e:	463b      	mov	r3, r7
 801b480:	4628      	mov	r0, r5
 801b482:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b486:	f000 b817 	b.w	801b4b8 <_write_r>

0801b48a <__sseek>:
 801b48a:	b510      	push	{r4, lr}
 801b48c:	460c      	mov	r4, r1
 801b48e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b492:	f000 f85d 	bl	801b550 <_lseek_r>
 801b496:	1c43      	adds	r3, r0, #1
 801b498:	89a3      	ldrh	r3, [r4, #12]
 801b49a:	bf15      	itete	ne
 801b49c:	6560      	strne	r0, [r4, #84]	; 0x54
 801b49e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b4a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b4a6:	81a3      	strheq	r3, [r4, #12]
 801b4a8:	bf18      	it	ne
 801b4aa:	81a3      	strhne	r3, [r4, #12]
 801b4ac:	bd10      	pop	{r4, pc}

0801b4ae <__sclose>:
 801b4ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b4b2:	f000 b81b 	b.w	801b4ec <_close_r>
	...

0801b4b8 <_write_r>:
 801b4b8:	b538      	push	{r3, r4, r5, lr}
 801b4ba:	4d07      	ldr	r5, [pc, #28]	; (801b4d8 <_write_r+0x20>)
 801b4bc:	4604      	mov	r4, r0
 801b4be:	4608      	mov	r0, r1
 801b4c0:	4611      	mov	r1, r2
 801b4c2:	2200      	movs	r2, #0
 801b4c4:	602a      	str	r2, [r5, #0]
 801b4c6:	461a      	mov	r2, r3
 801b4c8:	f7e6 fd91 	bl	8001fee <_write>
 801b4cc:	1c43      	adds	r3, r0, #1
 801b4ce:	d102      	bne.n	801b4d6 <_write_r+0x1e>
 801b4d0:	682b      	ldr	r3, [r5, #0]
 801b4d2:	b103      	cbz	r3, 801b4d6 <_write_r+0x1e>
 801b4d4:	6023      	str	r3, [r4, #0]
 801b4d6:	bd38      	pop	{r3, r4, r5, pc}
 801b4d8:	20018a80 	.word	0x20018a80

0801b4dc <abort>:
 801b4dc:	b508      	push	{r3, lr}
 801b4de:	2006      	movs	r0, #6
 801b4e0:	f000 f894 	bl	801b60c <raise>
 801b4e4:	2001      	movs	r0, #1
 801b4e6:	f7e6 fd5b 	bl	8001fa0 <_exit>
	...

0801b4ec <_close_r>:
 801b4ec:	b538      	push	{r3, r4, r5, lr}
 801b4ee:	4d06      	ldr	r5, [pc, #24]	; (801b508 <_close_r+0x1c>)
 801b4f0:	2300      	movs	r3, #0
 801b4f2:	4604      	mov	r4, r0
 801b4f4:	4608      	mov	r0, r1
 801b4f6:	602b      	str	r3, [r5, #0]
 801b4f8:	f7e6 fd95 	bl	8002026 <_close>
 801b4fc:	1c43      	adds	r3, r0, #1
 801b4fe:	d102      	bne.n	801b506 <_close_r+0x1a>
 801b500:	682b      	ldr	r3, [r5, #0]
 801b502:	b103      	cbz	r3, 801b506 <_close_r+0x1a>
 801b504:	6023      	str	r3, [r4, #0]
 801b506:	bd38      	pop	{r3, r4, r5, pc}
 801b508:	20018a80 	.word	0x20018a80

0801b50c <_fstat_r>:
 801b50c:	b538      	push	{r3, r4, r5, lr}
 801b50e:	4d07      	ldr	r5, [pc, #28]	; (801b52c <_fstat_r+0x20>)
 801b510:	2300      	movs	r3, #0
 801b512:	4604      	mov	r4, r0
 801b514:	4608      	mov	r0, r1
 801b516:	4611      	mov	r1, r2
 801b518:	602b      	str	r3, [r5, #0]
 801b51a:	f7e6 fd90 	bl	800203e <_fstat>
 801b51e:	1c43      	adds	r3, r0, #1
 801b520:	d102      	bne.n	801b528 <_fstat_r+0x1c>
 801b522:	682b      	ldr	r3, [r5, #0]
 801b524:	b103      	cbz	r3, 801b528 <_fstat_r+0x1c>
 801b526:	6023      	str	r3, [r4, #0]
 801b528:	bd38      	pop	{r3, r4, r5, pc}
 801b52a:	bf00      	nop
 801b52c:	20018a80 	.word	0x20018a80

0801b530 <_isatty_r>:
 801b530:	b538      	push	{r3, r4, r5, lr}
 801b532:	4d06      	ldr	r5, [pc, #24]	; (801b54c <_isatty_r+0x1c>)
 801b534:	2300      	movs	r3, #0
 801b536:	4604      	mov	r4, r0
 801b538:	4608      	mov	r0, r1
 801b53a:	602b      	str	r3, [r5, #0]
 801b53c:	f7e6 fd8f 	bl	800205e <_isatty>
 801b540:	1c43      	adds	r3, r0, #1
 801b542:	d102      	bne.n	801b54a <_isatty_r+0x1a>
 801b544:	682b      	ldr	r3, [r5, #0]
 801b546:	b103      	cbz	r3, 801b54a <_isatty_r+0x1a>
 801b548:	6023      	str	r3, [r4, #0]
 801b54a:	bd38      	pop	{r3, r4, r5, pc}
 801b54c:	20018a80 	.word	0x20018a80

0801b550 <_lseek_r>:
 801b550:	b538      	push	{r3, r4, r5, lr}
 801b552:	4d07      	ldr	r5, [pc, #28]	; (801b570 <_lseek_r+0x20>)
 801b554:	4604      	mov	r4, r0
 801b556:	4608      	mov	r0, r1
 801b558:	4611      	mov	r1, r2
 801b55a:	2200      	movs	r2, #0
 801b55c:	602a      	str	r2, [r5, #0]
 801b55e:	461a      	mov	r2, r3
 801b560:	f7e6 fd88 	bl	8002074 <_lseek>
 801b564:	1c43      	adds	r3, r0, #1
 801b566:	d102      	bne.n	801b56e <_lseek_r+0x1e>
 801b568:	682b      	ldr	r3, [r5, #0]
 801b56a:	b103      	cbz	r3, 801b56e <_lseek_r+0x1e>
 801b56c:	6023      	str	r3, [r4, #0]
 801b56e:	bd38      	pop	{r3, r4, r5, pc}
 801b570:	20018a80 	.word	0x20018a80

0801b574 <__ascii_mbtowc>:
 801b574:	b082      	sub	sp, #8
 801b576:	b901      	cbnz	r1, 801b57a <__ascii_mbtowc+0x6>
 801b578:	a901      	add	r1, sp, #4
 801b57a:	b142      	cbz	r2, 801b58e <__ascii_mbtowc+0x1a>
 801b57c:	b14b      	cbz	r3, 801b592 <__ascii_mbtowc+0x1e>
 801b57e:	7813      	ldrb	r3, [r2, #0]
 801b580:	600b      	str	r3, [r1, #0]
 801b582:	7812      	ldrb	r2, [r2, #0]
 801b584:	1e10      	subs	r0, r2, #0
 801b586:	bf18      	it	ne
 801b588:	2001      	movne	r0, #1
 801b58a:	b002      	add	sp, #8
 801b58c:	4770      	bx	lr
 801b58e:	4610      	mov	r0, r2
 801b590:	e7fb      	b.n	801b58a <__ascii_mbtowc+0x16>
 801b592:	f06f 0001 	mvn.w	r0, #1
 801b596:	e7f8      	b.n	801b58a <__ascii_mbtowc+0x16>

0801b598 <_read_r>:
 801b598:	b538      	push	{r3, r4, r5, lr}
 801b59a:	4d07      	ldr	r5, [pc, #28]	; (801b5b8 <_read_r+0x20>)
 801b59c:	4604      	mov	r4, r0
 801b59e:	4608      	mov	r0, r1
 801b5a0:	4611      	mov	r1, r2
 801b5a2:	2200      	movs	r2, #0
 801b5a4:	602a      	str	r2, [r5, #0]
 801b5a6:	461a      	mov	r2, r3
 801b5a8:	f7e6 fd04 	bl	8001fb4 <_read>
 801b5ac:	1c43      	adds	r3, r0, #1
 801b5ae:	d102      	bne.n	801b5b6 <_read_r+0x1e>
 801b5b0:	682b      	ldr	r3, [r5, #0]
 801b5b2:	b103      	cbz	r3, 801b5b6 <_read_r+0x1e>
 801b5b4:	6023      	str	r3, [r4, #0]
 801b5b6:	bd38      	pop	{r3, r4, r5, pc}
 801b5b8:	20018a80 	.word	0x20018a80

0801b5bc <_raise_r>:
 801b5bc:	291f      	cmp	r1, #31
 801b5be:	b538      	push	{r3, r4, r5, lr}
 801b5c0:	4604      	mov	r4, r0
 801b5c2:	460d      	mov	r5, r1
 801b5c4:	d904      	bls.n	801b5d0 <_raise_r+0x14>
 801b5c6:	2316      	movs	r3, #22
 801b5c8:	6003      	str	r3, [r0, #0]
 801b5ca:	f04f 30ff 	mov.w	r0, #4294967295
 801b5ce:	bd38      	pop	{r3, r4, r5, pc}
 801b5d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801b5d2:	b112      	cbz	r2, 801b5da <_raise_r+0x1e>
 801b5d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b5d8:	b94b      	cbnz	r3, 801b5ee <_raise_r+0x32>
 801b5da:	4620      	mov	r0, r4
 801b5dc:	f000 f830 	bl	801b640 <_getpid_r>
 801b5e0:	462a      	mov	r2, r5
 801b5e2:	4601      	mov	r1, r0
 801b5e4:	4620      	mov	r0, r4
 801b5e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b5ea:	f000 b817 	b.w	801b61c <_kill_r>
 801b5ee:	2b01      	cmp	r3, #1
 801b5f0:	d00a      	beq.n	801b608 <_raise_r+0x4c>
 801b5f2:	1c59      	adds	r1, r3, #1
 801b5f4:	d103      	bne.n	801b5fe <_raise_r+0x42>
 801b5f6:	2316      	movs	r3, #22
 801b5f8:	6003      	str	r3, [r0, #0]
 801b5fa:	2001      	movs	r0, #1
 801b5fc:	e7e7      	b.n	801b5ce <_raise_r+0x12>
 801b5fe:	2400      	movs	r4, #0
 801b600:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b604:	4628      	mov	r0, r5
 801b606:	4798      	blx	r3
 801b608:	2000      	movs	r0, #0
 801b60a:	e7e0      	b.n	801b5ce <_raise_r+0x12>

0801b60c <raise>:
 801b60c:	4b02      	ldr	r3, [pc, #8]	; (801b618 <raise+0xc>)
 801b60e:	4601      	mov	r1, r0
 801b610:	6818      	ldr	r0, [r3, #0]
 801b612:	f7ff bfd3 	b.w	801b5bc <_raise_r>
 801b616:	bf00      	nop
 801b618:	2000003c 	.word	0x2000003c

0801b61c <_kill_r>:
 801b61c:	b538      	push	{r3, r4, r5, lr}
 801b61e:	4d07      	ldr	r5, [pc, #28]	; (801b63c <_kill_r+0x20>)
 801b620:	2300      	movs	r3, #0
 801b622:	4604      	mov	r4, r0
 801b624:	4608      	mov	r0, r1
 801b626:	4611      	mov	r1, r2
 801b628:	602b      	str	r3, [r5, #0]
 801b62a:	f7e6 fca7 	bl	8001f7c <_kill>
 801b62e:	1c43      	adds	r3, r0, #1
 801b630:	d102      	bne.n	801b638 <_kill_r+0x1c>
 801b632:	682b      	ldr	r3, [r5, #0]
 801b634:	b103      	cbz	r3, 801b638 <_kill_r+0x1c>
 801b636:	6023      	str	r3, [r4, #0]
 801b638:	bd38      	pop	{r3, r4, r5, pc}
 801b63a:	bf00      	nop
 801b63c:	20018a80 	.word	0x20018a80

0801b640 <_getpid_r>:
 801b640:	f7e6 bc94 	b.w	8001f6c <_getpid>

0801b644 <__ascii_wctomb>:
 801b644:	b149      	cbz	r1, 801b65a <__ascii_wctomb+0x16>
 801b646:	2aff      	cmp	r2, #255	; 0xff
 801b648:	bf85      	ittet	hi
 801b64a:	238a      	movhi	r3, #138	; 0x8a
 801b64c:	6003      	strhi	r3, [r0, #0]
 801b64e:	700a      	strbls	r2, [r1, #0]
 801b650:	f04f 30ff 	movhi.w	r0, #4294967295
 801b654:	bf98      	it	ls
 801b656:	2001      	movls	r0, #1
 801b658:	4770      	bx	lr
 801b65a:	4608      	mov	r0, r1
 801b65c:	4770      	bx	lr
	...

0801b660 <_init>:
 801b660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b662:	bf00      	nop
 801b664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b666:	bc08      	pop	{r3}
 801b668:	469e      	mov	lr, r3
 801b66a:	4770      	bx	lr

0801b66c <_fini>:
 801b66c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b66e:	bf00      	nop
 801b670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b672:	bc08      	pop	{r3}
 801b674:	469e      	mov	lr, r3
 801b676:	4770      	bx	lr
