/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [27:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = !(celloutsig_1_7z ? celloutsig_1_9z : celloutsig_1_5z);
  assign celloutsig_1_18z = celloutsig_1_14z | in_data[111];
  assign celloutsig_1_7z = celloutsig_1_4z | celloutsig_1_2z[0];
  assign celloutsig_1_9z = celloutsig_1_6z[0] | celloutsig_1_0z[3];
  assign celloutsig_1_14z = ~(celloutsig_1_0z[10] ^ celloutsig_1_7z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z ^ celloutsig_1_4z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 11'h000;
    else _00_ <= in_data[52:42];
  assign celloutsig_0_1z = celloutsig_0_0z[5:2] && celloutsig_0_0z[5:2];
  assign celloutsig_1_4z = celloutsig_1_0z[6:2] && { celloutsig_1_2z[4:1], celloutsig_1_1z };
  assign celloutsig_0_5z = ! { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_7z = ! { in_data[13:7], celloutsig_0_6z };
  assign celloutsig_1_1z = ! celloutsig_1_0z[7:1];
  assign celloutsig_0_9z = { celloutsig_0_0z[5:1], celloutsig_0_5z, celloutsig_0_3z } != { _00_[10:6], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_12z[2:1], celloutsig_0_7z } != { in_data[70:69], celloutsig_0_6z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z } != { in_data[111:107], celloutsig_1_1z };
  assign celloutsig_0_0z = - in_data[37:32];
  assign celloutsig_1_2z = - in_data[146:142];
  assign celloutsig_1_8z = - { celloutsig_1_0z[7:1], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z[13], celloutsig_1_8z } >> in_data[145:126];
  assign celloutsig_0_13z = { in_data[52:51], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z } >> { in_data[92:88], celloutsig_0_1z };
  assign celloutsig_0_19z = _00_[5:0] >> celloutsig_0_13z;
  assign celloutsig_0_2z = celloutsig_0_0z[3:0] >> { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_0z[6:3] >> { in_data[108:107], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_10z } >> { celloutsig_1_2z[2:1], celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_0z[2:0] >> { celloutsig_1_0z[7], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z } ^ { celloutsig_1_11z[1:0], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_12z = { in_data[49:45], celloutsig_0_1z } ^ celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[178:167] ^ in_data[137:126];
  assign celloutsig_0_3z = ~((celloutsig_0_0z[0] & celloutsig_0_0z[2]) | in_data[30]);
  assign celloutsig_0_6z = ~((celloutsig_0_2z[1] & celloutsig_0_0z[2]) | (celloutsig_0_3z & celloutsig_0_3z));
  assign { out_data[128], out_data[115:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
