Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 13 14:40:22 2025
| Host         : TOR00094 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.042       -0.109                      4               137488        0.034        0.000                      0               136998        0.264        0.000                       0                 69505  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
axi_c2c_selio_rx_clk_in                                                                     {0.000 5.000}        10.000          100.000         
  clk_out                                                                                   {2.500 7.500}        10.000          100.000         
  clkfbout                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
prm_clk_40                                                                                  {0.000 12.500}       25.000          40.000          
  axi_periph_clk_design_1_CLK_COMMON_0                                                      {0.000 5.000}        10.000          100.000         
    clk_div_sel_0_s                                                                         {0.000 20.000}       40.000          25.000          
    clk_div_sel_1_s                                                                         {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_CLK_COMMON_0                                                            {0.000 12.500}       25.000          40.000          
  clkfbout_design_1_clk_DSP_0                                                               {0.000 12.500}       25.000          40.000          
  delay_clk_design_1_CLK_COMMON_0                                                           {0.000 2.500}        5.000           200.000         
  sample_rate_30_72_design_1_clk_DSP_0                                                      {0.000 16.276}       32.552          30.720          
    clk_out1_design_1_clk_wiz_0_0                                                           {0.000 2.713}        5.425           184.320         
    clk_out2_design_1_clk_wiz_0_0                                                           {0.000 1.808}        3.617           276.480         
    clkfbout_design_1_clk_wiz_0_0                                                           {0.000 16.276}       32.552          30.720          
prm_clk_ad1                                                                                 {0.000 2.000}        4.000           250.000         
prm_clk_ad2                                                                                 {0.000 2.000}        4.000           250.000         
prm_clk_ad3                                                                                 {0.000 2.000}        4.000           250.000         
prm_clk_ad4                                                                                 {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_c2c_selio_rx_clk_in                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out                                                                                         5.238        0.000                      0                 1702        0.075        0.000                      0                 1402        4.232        0.000                       0                   856  
  clkfbout                                                                                                                                                                                                                                    8.592        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.031        0.000                      0                  928        0.046        0.000                      0                  928       15.732        0.000                       0                   483  
prm_clk_40                                                                                                                                                                                                                                    7.500        0.000                       0                     2  
  axi_periph_clk_design_1_CLK_COMMON_0                                                            2.545        0.000                      0                29818        0.079        0.000                      0                29729        4.232        0.000                       0                 13162  
    clk_div_sel_0_s                                                                              34.040        0.000                      0                 3563        0.059        0.000                      0                 3563       19.232        0.000                       0                  1081  
    clk_div_sel_1_s                                                                                                                                                                                                                          18.591        0.000                       0                     1  
  clkfbout_design_1_CLK_COMMON_0                                                                                                                                                                                                             23.592        0.000                       0                     3  
  clkfbout_design_1_clk_DSP_0                                                                                                                                                                                                                23.592        0.000                       0                     3  
  delay_clk_design_1_CLK_COMMON_0                                                                 4.261        0.000                      0                   17        0.113        0.000                      0                   17        0.264        0.000                       0                    29  
  sample_rate_30_72_design_1_clk_DSP_0                                                           23.535        0.000                      0                51132        0.034        0.000                      0                51132       11.276        0.000                       0                 29915  
    clk_out1_design_1_clk_wiz_0_0                                                                 0.297        0.000                      0                 7420        0.087        0.000                      0                 7420        1.945        0.000                       0                  1680  
    clk_out2_design_1_clk_wiz_0_0                                                                -0.042       -0.071                      2                28348        0.049        0.000                      0                28348        1.040        0.000                       0                 16416  
    clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                            20.081        0.000                       0                     3  
prm_clk_ad1                                                                                       1.330        0.000                      0                 2787        0.085        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad2                                                                                       0.451        0.000                      0                 3142        0.094        0.000                      0                 3142        1.600        0.000                       0                  1784  
prm_clk_ad3                                                                                       0.877        0.000                      0                 2787        0.085        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad4                                                                                       1.019        0.000                      0                 1595        0.085        0.000                      0                 1595        1.600        0.000                       0                   923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_periph_clk_design_1_CLK_COMMON_0                                                        clk_out                                                                                           9.218        0.000                      0                   21                                                                        
sample_rate_30_72_design_1_clk_DSP_0                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.934        0.000                      0                    8                                                                        
clk_out                                                                                     axi_periph_clk_design_1_CLK_COMMON_0                                                              7.099        0.000                      0                   43                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sample_rate_30_72_design_1_clk_DSP_0                                                             32.210        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               sample_rate_30_72_design_1_clk_DSP_0                                                              1.428        0.000                      0                  266        0.101        0.000                      0                  266  
clk_out2_design_1_clk_wiz_0_0                                                               sample_rate_30_72_design_1_clk_DSP_0                                                              1.178        0.000                      0                   24        0.154        0.000                      0                   13  
sample_rate_30_72_design_1_clk_DSP_0                                                        clk_out1_design_1_clk_wiz_0_0                                                                    -0.032       -0.038                      2                  144        0.095        0.000                      0                  144  
clk_out2_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0                                                                     2.977        0.000                      0                    4                                                                        
sample_rate_30_72_design_1_clk_DSP_0                                                        clk_out2_design_1_clk_wiz_0_0                                                                     0.685        0.000                      0                  481        0.085        0.000                      0                  470  
clk_out1_design_1_clk_wiz_0_0                                                               clk_out2_design_1_clk_wiz_0_0                                                                     4.774        0.000                      0                    4                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           axi_periph_clk_design_1_CLK_COMMON_0                                                        axi_periph_clk_design_1_CLK_COMMON_0                                                              3.866        0.000                      0                 2275        0.323        0.000                      0                 2275  
**async_default**                                                                           clk_out                                                                                     clk_out                                                                                          12.195        0.000                      0                   17        0.614        0.000                      0                   17  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.253        0.000                      0                  100        0.242        0.000                      0                  100  
**async_default**                                                                           axi_periph_clk_design_1_CLK_COMMON_0                                                        delay_clk_design_1_CLK_COMMON_0                                                                   3.096        0.000                      0                   12        0.152        0.000                      0                   12  
**async_default**                                                                           prm_clk_ad1                                                                                 prm_clk_ad1                                                                                       1.323        0.000                      0                  282        0.312        0.000                      0                  282  
**async_default**                                                                           prm_clk_ad2                                                                                 prm_clk_ad2                                                                                       1.231        0.000                      0                  310        0.299        0.000                      0                  310  
**async_default**                                                                           prm_clk_ad3                                                                                 prm_clk_ad3                                                                                       1.286        0.000                      0                  282        0.262        0.000                      0                  282  
**async_default**                                                                           prm_clk_ad4                                                                                 prm_clk_ad4                                                                                       1.722        0.000                      0                  174        0.304        0.000                      0                  174  
**async_default**                                                                           sample_rate_30_72_design_1_clk_DSP_0                                                        sample_rate_30_72_design_1_clk_DSP_0                                                             26.878        0.000                      0                  157        0.269        0.000                      0                  157  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_c2c_selio_rx_clk_in
  To Clock:  axi_c2c_selio_rx_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_c2c_selio_rx_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AXI_TX_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.517ns  (logic 0.487ns (10.781%)  route 4.030ns (89.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.254ns = ( 12.754 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.041     4.873    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X7Y112         LUT5 (Prop_lut5_I3_O)        0.049     4.922 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[10]_i_3/O
                         net (fo=30, routed)          1.299     6.221    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]_1
    SLICE_X7Y103         LUT4 (Prop_lut4_I0_O)        0.136     6.357 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3/O
                         net (fo=1, routed)           0.360     6.718    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3_n_2049
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.043     6.761 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1/O
                         net (fo=5, routed)           0.329     7.090    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_2049
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.338    12.754    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
                         clock pessimism             -0.181    12.573    
                         clock uncertainty           -0.067    12.506    
    SLICE_X8Y102         FDRE (Setup_fdre_C_CE)      -0.178    12.328    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.517ns  (logic 0.487ns (10.781%)  route 4.030ns (89.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.254ns = ( 12.754 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.041     4.873    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X7Y112         LUT5 (Prop_lut5_I3_O)        0.049     4.922 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[10]_i_3/O
                         net (fo=30, routed)          1.299     6.221    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]_1
    SLICE_X7Y103         LUT4 (Prop_lut4_I0_O)        0.136     6.357 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3/O
                         net (fo=1, routed)           0.360     6.718    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3_n_2049
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.043     6.761 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1/O
                         net (fo=5, routed)           0.329     7.090    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_2049
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.338    12.754    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                         clock pessimism             -0.181    12.573    
                         clock uncertainty           -0.067    12.506    
    SLICE_X8Y102         FDRE (Setup_fdre_C_CE)      -0.178    12.328    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.517ns  (logic 0.487ns (10.781%)  route 4.030ns (89.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.254ns = ( 12.754 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.041     4.873    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X7Y112         LUT5 (Prop_lut5_I3_O)        0.049     4.922 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[10]_i_3/O
                         net (fo=30, routed)          1.299     6.221    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]_1
    SLICE_X7Y103         LUT4 (Prop_lut4_I0_O)        0.136     6.357 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3/O
                         net (fo=1, routed)           0.360     6.718    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3_n_2049
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.043     6.761 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1/O
                         net (fo=5, routed)           0.329     7.090    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_2049
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.338    12.754    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]/C
                         clock pessimism             -0.181    12.573    
                         clock uncertainty           -0.067    12.506    
    SLICE_X8Y102         FDRE (Setup_fdre_C_CE)      -0.178    12.328    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.517ns  (logic 0.487ns (10.781%)  route 4.030ns (89.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.254ns = ( 12.754 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.041     4.873    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X7Y112         LUT5 (Prop_lut5_I3_O)        0.049     4.922 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[10]_i_3/O
                         net (fo=30, routed)          1.299     6.221    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]_1
    SLICE_X7Y103         LUT4 (Prop_lut4_I0_O)        0.136     6.357 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3/O
                         net (fo=1, routed)           0.360     6.718    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3_n_2049
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.043     6.761 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1/O
                         net (fo=5, routed)           0.329     7.090    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_2049
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.338    12.754    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]/C
                         clock pessimism             -0.181    12.573    
                         clock uncertainty           -0.067    12.506    
    SLICE_X8Y102         FDRE (Setup_fdre_C_CE)      -0.178    12.328    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.517ns  (logic 0.487ns (10.781%)  route 4.030ns (89.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.254ns = ( 12.754 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.041     4.873    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X7Y112         LUT5 (Prop_lut5_I3_O)        0.049     4.922 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[10]_i_3/O
                         net (fo=30, routed)          1.299     6.221    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]_1
    SLICE_X7Y103         LUT4 (Prop_lut4_I0_O)        0.136     6.357 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3/O
                         net (fo=1, routed)           0.360     6.718    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_3_n_2049
    SLICE_X7Y103         LUT6 (Prop_lut6_I1_O)        0.043     6.761 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1/O
                         net (fo=5, routed)           0.329     7.090    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_2049
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.338    12.754    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
                         clock pessimism             -0.181    12.573    
                         clock uncertainty           -0.067    12.506    
    SLICE_X8Y102         FDRE (Setup_fdre_C_CE)      -0.178    12.328    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.257ns  (logic 0.646ns (15.175%)  route 3.611ns (84.825%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.307ns = ( 12.807 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.399     5.230    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X1Y114         LUT5 (Prop_lut5_I1_O)        0.043     5.273 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[11]_i_2/O
                         net (fo=27, routed)          1.212     6.486    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]_0
    SLICE_X7Y107         LUT4 (Prop_lut4_I1_O)        0.043     6.529 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.529    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry_i_2_n_2049
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.724 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.724    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry_n_2049
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.777 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.777    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0_n_2049
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.830 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.830    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0
    SLICE_X7Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.391    12.807    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/C
                         clock pessimism             -0.229    12.578    
                         clock uncertainty           -0.067    12.511    
    SLICE_X7Y109         FDRE (Setup_fdre_C_D)       -0.066    12.445    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.247ns  (logic 0.646ns (15.212%)  route 3.601ns (84.788%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.307ns = ( 12.807 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.399     5.230    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X1Y114         LUT5 (Prop_lut5_I1_O)        0.043     5.273 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[11]_i_2/O
                         net (fo=27, routed)          1.202     6.476    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.043     6.519 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.519    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry_i_2_n_2049
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.714 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.714    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry_n_2049
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.767 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.767    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_n_2049
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.820 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.820    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0
    SLICE_X4Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.391    12.807    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X4Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/C
                         clock pessimism             -0.229    12.578    
                         clock uncertainty           -0.067    12.511    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.066    12.445    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.259ns  (logic 0.633ns (14.863%)  route 3.626ns (85.137%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.307ns = ( 12.807 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.399     5.230    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X1Y114         LUT5 (Prop_lut5_I1_O)        0.043     5.273 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[11]_i_2/O
                         net (fo=27, routed)          1.227     6.501    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]_0
    SLICE_X6Y107         LUT3 (Prop_lut3_I2_O)        0.043     6.544 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.544    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_1_n_2049
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     6.724 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.724    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_n_2049
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.778 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.778    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_n_2049
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.832 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.832    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0
    SLICE_X6Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.391    12.807    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X6Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/C
                         clock pessimism             -0.229    12.578    
                         clock uncertainty           -0.067    12.511    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)       -0.038    12.473    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.246ns  (logic 0.633ns (14.909%)  route 3.613ns (85.091%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.306ns = ( 12.806 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.399     5.230    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X1Y114         LUT5 (Prop_lut5_I1_O)        0.043     5.273 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[11]_i_2/O
                         net (fo=27, routed)          1.214     6.487    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p0_val0_carry_0
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.043     6.530 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/deskew_enable_gen.p3_val_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.530    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0_0[3]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     6.710 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.710    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry_n_2049
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.764 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.764    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0_n_2049
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.818 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0
    SLICE_X2Y113         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.390    12.806    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X2Y113         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/C
                         clock pessimism             -0.229    12.577    
                         clock uncertainty           -0.067    12.510    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)       -0.038    12.472    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        4.215ns  (logic 0.646ns (15.327%)  route 3.569ns (84.673%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.306ns = ( 12.806 - 12.500 ) 
    Source Clock Delay      (SCD):    0.073ns = ( 2.573 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.474     2.573    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.259     2.832 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.399     5.230    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X1Y114         LUT5 (Prop_lut5_I1_O)        0.043     5.273 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[11]_i_2/O
                         net (fo=27, routed)          1.170     6.443    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.043     6.486 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.486    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry_i_2_n_2049
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.681 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry_n_2049
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.734 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.734    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry__0_n_2049
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.787 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.787    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0
    SLICE_X5Y110         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.390    12.806    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X5Y110         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/C
                         clock pessimism             -0.229    12.577    
                         clock uncertainty           -0.067    12.510    
    SLICE_X5Y110         FDRE (Setup_fdre_C_D)       -0.066    12.444    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  5.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 3.203 - 2.500 ) 
    Source Clock Delay      (SCD):    0.367ns = ( 2.867 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.645     2.867    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X13Y103        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.100     2.967 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[11]/Q
                         net (fo=1, routed)           0.095     3.062    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/DIC1
    SLICE_X14Y103        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.865     3.203    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X14Y103        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.322     2.881    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.987    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 3.203 - 2.500 ) 
    Source Clock Delay      (SCD):    0.367ns = ( 2.867 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.645     2.867    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X14Y105        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.118     2.985 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[15]/Q
                         net (fo=1, routed)           0.096     3.081    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIB1
    SLICE_X14Y106        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.865     3.203    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X14Y106        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.322     2.881    
    SLICE_X14Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.996    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.996    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.940%)  route 0.199ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 3.202 - 2.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 2.866 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.644     2.866    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y108        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.107     2.973 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=36, routed)          0.199     3.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/ADDRD2
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.202    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/WCLK
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK
                         clock pessimism             -0.322     2.880    
    SLICE_X14Y108        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.085    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.940%)  route 0.199ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 3.202 - 2.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 2.866 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.644     2.866    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y108        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.107     2.973 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=36, routed)          0.199     3.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/ADDRD2
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.202    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/WCLK
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1/CLK
                         clock pessimism             -0.322     2.880    
    SLICE_X14Y108        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.085    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.940%)  route 0.199ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 3.202 - 2.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 2.866 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.644     2.866    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y108        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.107     2.973 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=36, routed)          0.199     3.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/ADDRD2
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.202    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/WCLK
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB/CLK
                         clock pessimism             -0.322     2.880    
    SLICE_X14Y108        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.085    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.940%)  route 0.199ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 3.202 - 2.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 2.866 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.644     2.866    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y108        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.107     2.973 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=36, routed)          0.199     3.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/ADDRD2
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.202    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/WCLK
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB_D1/CLK
                         clock pessimism             -0.322     2.880    
    SLICE_X14Y108        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.085    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.940%)  route 0.199ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 3.202 - 2.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 2.866 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.644     2.866    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y108        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.107     2.973 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=36, routed)          0.199     3.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/ADDRD2
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.202    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/WCLK
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC/CLK
                         clock pessimism             -0.322     2.880    
    SLICE_X14Y108        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.085    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.940%)  route 0.199ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 3.202 - 2.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 2.866 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.644     2.866    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y108        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.107     2.973 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=36, routed)          0.199     3.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/ADDRD2
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.202    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/WCLK
    SLICE_X14Y108        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC_D1/CLK
                         clock pessimism             -0.322     2.880    
    SLICE_X14Y108        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.085    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.940%)  route 0.199ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 3.202 - 2.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 2.866 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.644     2.866    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y108        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.107     2.973 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=36, routed)          0.199     3.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/ADDRD2
    SLICE_X14Y108        RAMS32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.202    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/WCLK
    SLICE_X14Y108        RAMS32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD/CLK
                         clock pessimism             -0.322     2.880    
    SLICE_X14Y108        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     3.085    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.940%)  route 0.199ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns = ( 3.202 - 2.500 ) 
    Source Clock Delay      (SCD):    0.366ns = ( 2.866 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.644     2.866    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y108        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.107     2.973 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=36, routed)          0.199     3.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/ADDRD2
    SLICE_X14Y108        RAMS32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.202    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/WCLK
    SLICE_X14Y108        RAMS32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD_D1/CLK
                         clock pessimism             -0.322     2.880    
    SLICE_X14Y108        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     3.085    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y110    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y120    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y146    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y104    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y143    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y144    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y142    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y107    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y107    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y107    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y107    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y107    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y107    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y107    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y107    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y106    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y103    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y103    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y21   design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.654ns (16.658%)  route 3.272ns (83.342%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.259     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.126     6.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.440     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.931     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.043     7.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.642     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.043     8.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669    37.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X31Y42         FDRE (Setup_fdre_C_D)        0.034    37.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.699    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 29.031    

Slack (MET) :             29.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.654ns (17.165%)  route 3.156ns (82.835%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.259     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.126     6.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.440     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.931     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.043     7.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.526     8.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.043     8.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669    37.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X31Y42         FDRE (Setup_fdre_C_D)        0.033    37.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.698    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                 29.146    

Slack (MET) :             29.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.654ns (17.617%)  route 3.058ns (82.383%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 37.160 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.259     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.126     6.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.440     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.931     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.043     7.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.428     8.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.043     8.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.668    37.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.539    37.699    
                         clock uncertainty           -0.035    37.664    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.034    37.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.698    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                 29.243    

Slack (MET) :             29.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.654ns (17.791%)  route 3.022ns (82.209%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.259     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.126     6.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.440     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.931     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.043     7.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.392     8.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.043     8.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.669    37.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X31Y42         FDRE (Setup_fdre_C_D)        0.034    37.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.699    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                 29.281    

Slack (MET) :             29.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.654ns (17.700%)  route 3.041ns (82.300%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 37.157 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.259     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.126     6.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.440     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.931     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.043     7.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.411     8.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.043     8.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.437    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665    37.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.585    37.742    
                         clock uncertainty           -0.035    37.707    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.033    37.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.740    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                 29.303    

Slack (MET) :             29.375ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.654ns (18.267%)  route 2.926ns (81.733%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 37.160 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.259     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.126     6.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.440     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.931     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.043     7.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.296     8.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.043     8.322 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.668    37.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.539    37.699    
                         clock uncertainty           -0.035    37.664    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.034    37.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.698    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 29.375    

Slack (MET) :             29.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.654ns (18.277%)  route 2.924ns (81.723%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 37.160 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.259     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.126     6.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.440     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.931     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.043     7.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.294     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.043     8.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.668    37.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.539    37.699    
                         clock uncertainty           -0.035    37.664    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.033    37.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.697    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                 29.376    

Slack (MET) :             29.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.654ns (18.900%)  route 2.806ns (81.100%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 37.160 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.259     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.126     6.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.440     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     7.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.043     7.927 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.232     8.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.043     8.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.668    37.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.539    37.699    
                         clock uncertainty           -0.035    37.664    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.034    37.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.698    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 29.495    

Slack (MET) :             29.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.654ns (19.764%)  route 2.655ns (80.236%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 37.157 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.259     6.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.126     6.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5/O
                         net (fo=2, routed)           0.440     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[27]
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.709     7.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.043     7.761 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.247     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.043     8.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665    37.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.585    37.742    
                         clock uncertainty           -0.035    37.707    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.034    37.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.741    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 29.690    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.450ns (16.578%)  route 2.264ns (83.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.169ns = ( 37.169 - 33.000 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.816     4.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X13Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDPE (Prop_fdpe_C_Q)         0.223     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.548     5.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.043     5.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.675     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.052     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.444     6.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.132     6.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.597     7.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X14Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.677    37.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.561    37.730    
                         clock uncertainty           -0.035    37.695    
    SLICE_X14Y48         FDCE (Setup_fdce_C_CE)      -0.178    37.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                 30.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.098%)  route 0.108ns (51.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.100     2.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.108     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X38Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.995     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.495     2.305    
    SLICE_X38Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.332%)  route 0.105ns (53.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.091     2.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.105     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X38Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.995     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.495     2.305    
    SLICE_X38Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (48.010%)  route 0.099ns (51.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.091     2.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.099     2.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X38Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.995     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.512     2.288    
    SLICE_X38Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.546%)  route 0.109ns (54.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.091     2.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.109     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X38Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.995     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.495     2.305    
    SLICE_X38Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.321%)  route 0.142ns (58.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.100     2.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.142     2.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X38Y44         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.995     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y44         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.512     2.288    
    SLICE_X38Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.946%)  route 0.144ns (59.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.100     2.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.144     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X38Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.995     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.512     2.288    
    SLICE_X38Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.300%)  route 0.101ns (52.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.091     2.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.101     2.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.995     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.512     2.288    
    SLICE_X38Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.746     2.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X21Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.100     2.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X21Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.006     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X21Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.527     2.284    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.047     2.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.100     2.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X35Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.999     2.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X35Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.527     2.277    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.047     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.100     2.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X33Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.999     2.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.527     2.277    
    SLICE_X33Y44         FDCE (Hold_fdce_C_D)         0.047     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X13Y42   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X18Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X19Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X20Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X17Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X18Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X14Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X14Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X16Y43   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_40
  To Clock:  prm_clk_40

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { FPGA_REF_40MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        2.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.266ns (3.867%)  route 6.613ns (96.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 9.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.105     5.569    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.259     9.075    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[4]/C
                         clock pessimism             -0.565     8.509    
                         clock uncertainty           -0.092     8.417    
    SLICE_X59Y109        FDRE (Setup_fdre_C_R)       -0.304     8.113    design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[4]
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.266ns (3.867%)  route 6.613ns (96.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 9.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.105     5.569    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.259     9.075    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[7]/C
                         clock pessimism             -0.565     8.509    
                         clock uncertainty           -0.092     8.417    
    SLICE_X59Y109        FDRE (Setup_fdre_C_R)       -0.304     8.113    design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[7]
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.266ns (3.867%)  route 6.613ns (96.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 9.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.105     5.569    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.259     9.075    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[8]/C
                         clock pessimism             -0.565     8.509    
                         clock uncertainty           -0.092     8.417    
    SLICE_X59Y109        FDRE (Setup_fdre_C_R)       -0.304     8.113    design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_5_reg[8]
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_6_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.266ns (3.867%)  route 6.613ns (96.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 9.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.105     5.569    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_6_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.259     9.075    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_6_reg[10]/C
                         clock pessimism             -0.565     8.509    
                         clock uncertainty           -0.092     8.417    
    SLICE_X59Y109        FDRE (Setup_fdre_C_R)       -0.304     8.113    design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_6_reg[10]
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_6_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.266ns (3.867%)  route 6.613ns (96.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 9.075 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.105     5.569    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_6_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.259     9.075    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X59Y109        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_6_reg[11]/C
                         clock pessimism             -0.565     8.509    
                         clock uncertainty           -0.092     8.417    
    SLICE_X59Y109        FDRE (Setup_fdre_C_R)       -0.304     8.113    design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_6_reg[11]
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/sum_reg_0_1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.266ns (3.876%)  route 6.596ns (96.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.924ns = ( 9.076 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.089     5.552    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X55Y107        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/sum_reg_0_1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.260     9.076    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X55Y107        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/sum_reg_0_1_reg[12]/C
                         clock pessimism             -0.565     8.510    
                         clock uncertainty           -0.092     8.418    
    SLICE_X55Y107        FDRE (Setup_fdre_C_R)       -0.304     8.114    design_1_i/Current_turning_off_0/inst/averaging_inst_2/sum_reg_0_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.266ns (3.876%)  route 6.597ns (96.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 9.078 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.090     5.553    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X53Y105        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.262     9.078    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X53Y105        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[10]/C
                         clock pessimism             -0.565     8.512    
                         clock uncertainty           -0.092     8.420    
    SLICE_X53Y105        FDRE (Setup_fdre_C_R)       -0.304     8.116    design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.266ns (3.876%)  route 6.597ns (96.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 9.078 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.090     5.553    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X53Y105        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.262     9.078    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X53Y105        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[8]/C
                         clock pessimism             -0.565     8.512    
                         clock uncertainty           -0.092     8.420    
    SLICE_X53Y105        FDRE (Setup_fdre_C_R)       -0.304     8.116    design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.266ns (3.876%)  route 6.597ns (96.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 9.078 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.090     5.553    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X53Y105        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.262     9.078    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X53Y105        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[9]/C
                         clock pessimism             -0.565     8.512    
                         clock uncertainty           -0.092     8.420    
    SLICE_X53Y105        FDRE (Setup_fdre_C_R)       -0.304     8.116    design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.266ns (3.876%)  route 6.597ns (96.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 9.078 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         5.508     4.420    design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/s00_axi_aresetn
    SLICE_X70Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.463 r  design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/value_reg_0[11]_i_1__1/O
                         net (fo=394, routed)         1.090     5.553    design_1_i/Current_turning_off_0/inst/averaging_inst_2/SR[0]
    SLICE_X53Y105        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.262     9.078    design_1_i/Current_turning_off_0/inst/averaging_inst_2/s00_axi_aclk
    SLICE_X53Y105        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_1_reg[4]/C
                         clock pessimism             -0.565     8.512    
                         clock uncertainty           -0.092     8.420    
    SLICE_X53Y105        FDRE (Setup_fdre_C_R)       -0.304     8.116    design_1_i/Current_turning_off_0/inst/averaging_inst_2/value_reg_1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  2.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.451%)  route 0.251ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.637    -0.381    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X9Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=18, routed)          0.251    -0.030    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD2
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.856    -0.288    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.063    -0.350    
    SLICE_X12Y133        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.109    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.451%)  route 0.251ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.637    -0.381    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X9Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=18, routed)          0.251    -0.030    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD2
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.856    -0.288    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.063    -0.350    
    SLICE_X12Y133        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.109    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.451%)  route 0.251ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.637    -0.381    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X9Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=18, routed)          0.251    -0.030    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD2
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.856    -0.288    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.063    -0.350    
    SLICE_X12Y133        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.109    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.451%)  route 0.251ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.637    -0.381    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X9Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=18, routed)          0.251    -0.030    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD2
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.856    -0.288    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.063    -0.350    
    SLICE_X12Y133        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.109    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.451%)  route 0.251ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.637    -0.381    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X9Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=18, routed)          0.251    -0.030    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD2
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.856    -0.288    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.063    -0.350    
    SLICE_X12Y133        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.109    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.451%)  route 0.251ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.637    -0.381    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X9Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=18, routed)          0.251    -0.030    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD2
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.856    -0.288    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X12Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.063    -0.350    
    SLICE_X12Y133        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241    -0.109    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.451%)  route 0.251ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.637    -0.381    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X9Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=18, routed)          0.251    -0.030    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD2
    SLICE_X12Y133        RAMS32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.856    -0.288    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X12Y133        RAMS32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.063    -0.350    
    SLICE_X12Y133        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241    -0.109    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.451%)  route 0.251ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.637    -0.381    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/m_dest_axi_aclk
    SLICE_X9Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.100    -0.281 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=18, routed)          0.251    -0.030    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/ADDRD2
    SLICE_X12Y133        RAMS32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.856    -0.288    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/WCLK
    SLICE_X12Y133        RAMS32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.063    -0.350    
    SLICE_X12Y133        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241    -0.109    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/up_wack_int_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_wack_int_reg/D
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.623    -0.395    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/s_axi_aclk
    SLICE_X7Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/up_wack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.100    -0.295 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/up_wack_int_reg/Q
                         net (fo=1, routed)           0.055    -0.241    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_wack_s[2]
    SLICE_X6Y152         LUT6 (Prop_lut6_I4_O)        0.028    -0.213 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_wack_int0/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/p_0_in_1
    SLICE_X6Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_wack_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.824    -0.320    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/s_axi_aclk
    SLICE_X6Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_wack_int_reg/C
                         clock pessimism             -0.065    -0.384    
    SLICE_X6Y152         FDCE (Hold_fdce_C_D)         0.087    -0.297    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_wack_int_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/up_rdata_int_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.578    -0.440    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X11Y174        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDCE (Prop_fdce_C_Q)         0.100    -0.340 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[29]/Q
                         net (fo=1, routed)           0.055    -0.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/up_rdata_s[3]_4[29]
    SLICE_X10Y174        LUT5 (Prop_lut5_I4_O)        0.028    -0.258 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/up_rdata_int[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/up_rdata_int[29]_i_1_n_2049
    SLICE_X10Y174        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/up_rdata_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.776    -0.368    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/s_axi_aclk
    SLICE_X10Y174        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/up_rdata_int_reg[29]/C
                         clock pessimism             -0.062    -0.429    
    SLICE_X10Y174        FDCE (Hold_fdce_C_D)         0.087    -0.342    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/up_rdata_int_reg[29]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_periph_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X0Y36     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X0Y36     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X0Y38     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X0Y38     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X0Y35     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X0Y35     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X0Y37     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X0Y37     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y156    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y154    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y127    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y127    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y127    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y127    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y127    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y127    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y127    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y127    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y128    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y128    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y86     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y86     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y86     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y86     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y86     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y86     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y86     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y86     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y117    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y117    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       34.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.040ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 0.803ns (15.426%)  route 4.402ns (84.574%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 42.655 - 40.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.810     2.742    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    SLICE_X12Y15         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.259     3.001 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.541     3.542    design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_gray_reg[0]
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.043     3.585 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry_i_4/O
                         net (fo=1, routed)           0.000     3.585    design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry_i_4_n_2049
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.844 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry_n_2049
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.921 f  design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry__0/CO[1]
                         net (fo=25, routed)          0.578     4.500    design_1_i/eth_pump_0/inst/axis_async_fifo_0/full
    SLICE_X12Y19         LUT3 (Prop_lut3_I0_O)        0.122     4.622 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_0_i_1/O
                         net (fo=20, routed)          2.458     7.080    design_1_i/eth_pump_0/inst/axis_async_fifo_0/p_1_in
    SLICE_X24Y55         LUT4 (Prop_lut4_I3_O)        0.043     7.123 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1_ENARDEN_cooolgate_en_gate_316/O
                         net (fo=1, routed)           0.825     7.947    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1_ENARDEN_cooolgate_en_sig_167
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.459    42.655    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1/CLKARDCLK
                         clock pessimism             -0.247    42.408    
                         clock uncertainty           -0.092    42.316    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.988    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         41.988    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                 34.040    

Slack (MET) :             34.187ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.745ns (14.532%)  route 4.382ns (85.468%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 42.562 - 40.000 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.647     2.579    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X11Y52         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.204     2.783 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/Q
                         net (fo=1, routed)           0.702     3.485    design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg[16]
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.126     3.611 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.611    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0_i_1__0_n_2049
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250     3.861 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0/CO[1]
                         net (fo=26, routed)          0.981     4.842    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full
    SLICE_X11Y55         LUT3 (Prop_lut3_I0_O)        0.122     4.964 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_1__0/O
                         net (fo=18, routed)          2.090     7.054    design_1_i/eth_pump_0/inst/axis_async_fifo_1/p_1_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.043     7.097 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_4_ENARDEN_cooolgate_en_gate_142/O
                         net (fo=1, routed)           0.609     7.706    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_4_ENARDEN_cooolgate_en_sig_87
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.366    42.562    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_4/CLKARDCLK
                         clock pessimism             -0.249    42.313    
                         clock uncertainty           -0.092    42.221    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.893    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         41.893    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                 34.187    

Slack (MET) :             34.197ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.729ns (14.413%)  route 4.329ns (85.587%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 42.655 - 40.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.800     2.732    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/iclk_eth
    SLICE_X26Y20         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.223     2.955 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=7, routed)           0.640     3.595    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]
    SLICE_X24Y20         LUT6 (Prop_lut6_I2_O)        0.043     3.638 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.638    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2_n_2049
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     3.929 f  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry/CO[2]
                         net (fo=16, routed)          0.632     4.560    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_1_9[0]
    SLICE_X16Y20         LUT5 (Prop_lut5_I3_O)        0.129     4.689 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_0_0_i_2/O
                         net (fo=22, routed)          2.188     6.878    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_9_0
    SLICE_X22Y55         LUT3 (Prop_lut3_I2_O)        0.043     6.921 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1_ENBWREN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.870     7.790    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1_ENBWREN_cooolgate_en_sig_32
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.458    42.655    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.247    42.407    
                         clock uncertainty           -0.092    42.316    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    41.988    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         41.988    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 34.197    

Slack (MET) :             34.240ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.745ns (14.677%)  route 4.331ns (85.323%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.564 - 40.000 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.647     2.579    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X11Y52         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.204     2.783 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/Q
                         net (fo=1, routed)           0.702     3.485    design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg[16]
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.126     3.611 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.611    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0_i_1__0_n_2049
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250     3.861 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0/CO[1]
                         net (fo=26, routed)          0.981     4.842    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full
    SLICE_X11Y55         LUT3 (Prop_lut3_I0_O)        0.122     4.964 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_1__0/O
                         net (fo=18, routed)          2.212     7.176    design_1_i/eth_pump_0/inst/axis_async_fifo_1/p_1_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.043     7.219 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_4_ENARDEN_cooolgate_en_gate_158/O
                         net (fo=1, routed)           0.436     7.655    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_4_ENARDEN_cooolgate_en_sig_95
    RAMB36_X0Y20         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.368    42.564    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X0Y20         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_4/CLKARDCLK
                         clock pessimism             -0.249    42.315    
                         clock uncertainty           -0.092    42.223    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.895    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         41.895    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                 34.240    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 0.803ns (16.502%)  route 4.063ns (83.498%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 42.657 - 40.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.810     2.742    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    SLICE_X12Y15         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.259     3.001 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.541     3.542    design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_gray_reg[0]
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.043     3.585 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry_i_4/O
                         net (fo=1, routed)           0.000     3.585    design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry_i_4_n_2049
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.844 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry/CO[3]
                         net (fo=1, routed)           0.000     3.844    design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry_n_2049
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     3.921 f  design_1_i/eth_pump_0/inst/axis_async_fifo_0/full_carry__0/CO[1]
                         net (fo=25, routed)          0.578     4.500    design_1_i/eth_pump_0/inst/axis_async_fifo_0/full
    SLICE_X12Y19         LUT3 (Prop_lut3_I0_O)        0.122     4.622 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_0_i_1/O
                         net (fo=20, routed)          2.140     6.761    design_1_i/eth_pump_0/inst/axis_async_fifo_0/p_1_in
    SLICE_X22Y52         LUT4 (Prop_lut4_I3_O)        0.043     6.804 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1_ENARDEN_cooolgate_en_gate_260/O
                         net (fo=1, routed)           0.804     7.608    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1_ENARDEN_cooolgate_en_sig_146
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.461    42.657    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1/CLKARDCLK
                         clock pessimism             -0.247    42.410    
                         clock uncertainty           -0.092    42.318    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.990    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         41.990    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.427ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.686ns (14.215%)  route 4.140ns (85.785%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 42.652 - 40.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.800     2.732    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/iclk_eth
    SLICE_X26Y20         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.223     2.955 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=7, routed)           0.640     3.595    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]
    SLICE_X24Y20         LUT6 (Prop_lut6_I2_O)        0.043     3.638 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.638    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2_n_2049
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     3.929 f  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry/CO[2]
                         net (fo=16, routed)          0.632     4.560    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_1_9[0]
    SLICE_X16Y20         LUT5 (Prop_lut5_I3_O)        0.129     4.689 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_0_0_i_2/O
                         net (fo=22, routed)          2.869     7.558    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_9_0
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.455    42.652    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.247    42.404    
                         clock uncertainty           -0.092    42.313    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    41.985    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         41.985    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 34.427    

Slack (MET) :             34.431ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.745ns (15.263%)  route 4.136ns (84.737%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 42.560 - 40.000 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.647     2.579    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X11Y52         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.204     2.783 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/Q
                         net (fo=1, routed)           0.702     3.485    design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg[16]
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.126     3.611 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.611    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0_i_1__0_n_2049
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250     3.861 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0/CO[1]
                         net (fo=26, routed)          0.981     4.842    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full
    SLICE_X11Y55         LUT3 (Prop_lut3_I0_O)        0.122     4.964 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_1__0/O
                         net (fo=18, routed)          1.818     6.782    design_1_i/eth_pump_0/inst/axis_async_fifo_1/p_1_in
    SLICE_X24Y94         LUT4 (Prop_lut4_I3_O)        0.043     6.825 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_7_ENARDEN_cooolgate_en_gate_164/O
                         net (fo=1, routed)           0.635     7.460    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_7_ENARDEN_cooolgate_en_sig_98
    RAMB36_X1Y21         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.364    42.560    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X1Y21         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_7/CLKARDCLK
                         clock pessimism             -0.249    42.311    
                         clock uncertainty           -0.092    42.219    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.891    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         41.891    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 34.431    

Slack (MET) :             34.574ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.745ns (15.730%)  route 3.991ns (84.270%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.647     2.579    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X11Y52         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.204     2.783 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[16]/Q
                         net (fo=1, routed)           0.702     3.485    design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg[16]
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.126     3.611 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     3.611    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0_i_1__0_n_2049
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.250     3.861 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0/CO[1]
                         net (fo=26, routed)          0.981     4.842    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full
    SLICE_X11Y55         LUT3 (Prop_lut3_I0_O)        0.122     4.964 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_1__0/O
                         net (fo=18, routed)          1.542     6.506    design_1_i/eth_pump_0/inst/axis_async_fifo_1/p_1_in
    SLICE_X24Y94         LUT4 (Prop_lut4_I3_O)        0.043     6.549 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7_ENARDEN_cooolgate_en_gate_148/O
                         net (fo=1, routed)           0.766     7.315    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7_ENARDEN_cooolgate_en_sig_90
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.362    42.558    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7/CLKARDCLK
                         clock pessimism             -0.249    42.309    
                         clock uncertainty           -0.092    42.217    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.889    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         41.889    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                 34.574    

Slack (MET) :             34.579ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.686ns (14.415%)  route 4.073ns (85.585%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 42.652 - 40.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.800     2.732    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/iclk_eth
    SLICE_X26Y20         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.223     2.955 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=7, routed)           0.640     3.595    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]
    SLICE_X24Y20         LUT6 (Prop_lut6_I2_O)        0.043     3.638 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.638    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2_n_2049
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     3.929 f  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry/CO[2]
                         net (fo=16, routed)          0.935     4.864    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/rd_ptr_reg_reg[6]_0[0]
    SLICE_X18Y21         LUT4 (Prop_lut4_I0_O)        0.129     4.993 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/mem_reg_0_0_i_3/O
                         net (fo=21, routed)          2.498     7.491    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_0_0
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.455    42.652    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.247    42.404    
                         clock uncertainty           -0.092    42.313    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    42.070    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         42.070    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 34.579    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/s_rst_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.266ns (5.943%)  route 4.210ns (94.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 42.558 - 40.000 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.080    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.430 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.839    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.932 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.817     2.749    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X11Y41         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/s_rst_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.223     2.972 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/s_rst_sync3_reg_reg/Q
                         net (fo=39, routed)          1.405     4.377    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/s_rst_sync3_reg
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.043     4.420 r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/mem_reg_0_0_i_4/O
                         net (fo=32, routed)          2.805     7.225    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7_0[0]
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    42.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771    35.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017    37.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.358    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    39.972 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.113    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.196 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.362    42.558    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7/CLKARDCLK
                         clock pessimism             -0.249    42.309    
                         clock uncertainty           -0.092    42.217    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    41.813    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         41.813    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 34.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.479%)  route 0.105ns (53.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.782     1.554    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y49          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.091     1.645 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.750    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg_n_2049_[4]
    SLICE_X7Y50          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.970     1.957    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y50          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism             -0.263     1.694    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)        -0.003     1.691    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_decode_0/temp_m_axis_tuser_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.693     1.465    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/iclk_eth
    SLICE_X15Y65         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/temp_m_axis_tuser_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.100     1.565 r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/temp_m_axis_tuser_reg_reg/Q
                         net (fo=1, routed)           0.054     1.619    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/temp_m_axis_tuser_reg
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.028     1.647 r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tuser_reg_i_2__0/O
                         net (fo=1, routed)           0.000     1.647    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tuser_reg_i_2__0_n_2049
    SLICE_X14Y65         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.932     1.919    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/iclk_eth
    SLICE_X14Y65         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tuser_reg_reg/C
                         clock pessimism             -0.443     1.476    
    SLICE_X14Y65         FDRE (Hold_fdre_C_D)         0.087     1.563    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_decode_0/temp_m_axis_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.693     1.465    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/iclk_eth
    SLICE_X13Y65         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/temp_m_axis_tdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.100     1.565 r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/temp_m_axis_tdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     1.620    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/temp_m_axis_tdata_reg[6]
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.028     1.648 r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tdata_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.648    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tdata_reg[6]_i_1__1_n_2049
    SLICE_X12Y65         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.932     1.919    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/iclk_eth
    SLICE_X12Y65         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tdata_reg_reg[6]/C
                         clock pessimism             -0.443     1.476    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.087     1.563    design_1_i/eth_pump_0/inst/axis_cobs_decode_0/m_axis_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.350%)  route 0.140ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.782     1.554    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y49          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.091     1.645 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.140     1.786    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg_n_2049_[2]
    SLICE_X7Y50          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.970     1.957    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y50          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism             -0.263     1.694    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)        -0.006     1.688    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.089%)  route 0.177ns (63.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.782     1.554    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y49          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.100     1.654 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.177     1.832    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_reg_reg_n_2049_[1]
    SLICE_X7Y50          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.970     1.957    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y50          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism             -0.263     1.694    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.032     1.726    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.684     1.456    design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/phy_tx_clk
    SLICE_X15Y74         FDRE                                         r  design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.100     1.556 r  design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.611    design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/s_level_out_d1_cdc_to
    SLICE_X15Y74         FDRE                                         r  design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.922     1.909    design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/phy_tx_clk
    SLICE_X15Y74         FDRE                                         r  design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.453     1.456    
    SLICE_X15Y74         FDRE (Hold_fdre_C_D)         0.049     1.505    design_1_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.730     1.502    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y50          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.100     1.602 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     1.657    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg[4]
    SLICE_X7Y50          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.970     1.957    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y50          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[4]/C
                         clock pessimism             -0.455     1.502    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.049     1.551    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.730     1.502    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X5Y51          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.100     1.602 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     1.657    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg[9]
    SLICE_X5Y51          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.970     1.957    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X5Y51          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[9]/C
                         clock pessimism             -0.455     1.502    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.049     1.551    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.729     1.501    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y53          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.100     1.601 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg_reg[16]/Q
                         net (fo=1, routed)           0.055     1.656    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync1_reg[16]
    SLICE_X7Y53          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.969     1.956    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X7Y53          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[16]/C
                         clock pessimism             -0.455     1.501    
    SLICE_X7Y53          FDRE (Hold_fdre_C_D)         0.047     1.548    design_1_i/eth_pump_0/inst/axis_async_fifo_1/rd_ptr_gray_sync2_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.208    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.015 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.746    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.772 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.731     1.503    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y27         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.100     1.603 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.658    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X31Y27         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.081    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.170 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     0.957    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.987 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.990     1.977    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y27         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.474     1.503    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.047     1.550    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_0_s
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X1Y6   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X2Y11  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y7   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y11  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y0   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y9   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X1Y10  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y2   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y5   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X1Y8   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_9/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X14Y76  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_1_s
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/util_clkdiv_0/inst/clk_divide_sel_1/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I1  n/a            1.409         20.000      18.591     BUFGCTRL_X0Y20  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/I1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_CLK_COMMON_0
  To Clock:  clkfbout_design_1_CLK_COMMON_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y8    design_1_i/CLK_AXI/CLK_COMMON/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_DSP_0
  To Clock:  clkfbout_design_1_clk_DSP_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_DSP_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y7    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  delay_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        4.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.881%)  route 0.302ns (56.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 4.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.309ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y104       FDPE (Prop_fdpe_C_Q)         0.236    -1.073 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.302    -0.771    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X152Y105       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.209    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y105       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.542     3.666    
                         clock uncertainty           -0.083     3.583    
    SLICE_X152Y105       FDRE (Setup_fdre_C_D)       -0.093     3.490    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.490    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.533%)  route 0.276ns (57.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 4.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.482    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDPE (Prop_fdpe_C_Q)         0.204    -1.278 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.276    -1.002    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X0Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.038    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.544     3.493    
                         clock uncertainty           -0.083     3.410    
    SLICE_X0Y198         FDRE (Setup_fdre_C_D)       -0.111     3.299    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.299    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.259ns (43.854%)  route 0.332ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 4.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.309ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y105       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y105       FDRE (Prop_fdre_C_Q)         0.259    -1.050 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.718    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X152Y105       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.209    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y105       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.517     3.691    
                         clock uncertainty           -0.083     3.608    
    SLICE_X152Y105       FDRE (Setup_fdre_C_D)       -0.002     3.606    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.606    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 4.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.137ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.137    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y55        FDPE (Prop_fdpe_C_Q)         0.236    -0.901 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.221    -0.680    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X153Y55        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.379    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y55        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.536     3.842    
                         clock uncertainty           -0.083     3.759    
    SLICE_X153Y55        FDRE (Setup_fdre_C_D)       -0.114     3.645    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.645    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 4.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.348    -1.490    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y246         FDPE (Prop_fdpe_C_Q)         0.236    -1.254 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.221    -1.033    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X3Y246         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.022    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X3Y246         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.532     3.489    
                         clock uncertainty           -0.083     3.406    
    SLICE_X3Y246         FDRE (Setup_fdre_C_D)       -0.114     3.292    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.292    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.223ns (39.900%)  route 0.336ns (60.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 4.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.482    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.223    -1.259 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.336    -0.923    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X0Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.038    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.519     3.518    
                         clock uncertainty           -0.083     3.435    
    SLICE_X0Y198         FDRE (Setup_fdre_C_D)       -0.022     3.413    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.413    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 4.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.137ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.137    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y55        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y55        FDRE (Prop_fdre_C_Q)         0.223    -0.914 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.582    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X153Y55        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.379    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y55        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.515     3.863    
                         clock uncertainty           -0.083     3.780    
    SLICE_X153Y55        FDRE (Setup_fdre_C_D)       -0.022     3.758    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 4.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.348    -1.490    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X3Y246         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y246         FDRE (Prop_fdre_C_Q)         0.223    -1.267 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.935    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X3Y246         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.022    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X3Y246         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.511     3.510    
                         clock uncertainty           -0.083     3.427    
    SLICE_X3Y246         FDRE (Setup_fdre_C_D)       -0.022     3.405    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.405    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 4.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.137ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.137    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y55        FDPE (Prop_fdpe_C_Q)         0.236    -0.901 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.219    -0.681    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.379    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.515     3.863    
                         clock uncertainty           -0.083     3.780    
    SLICE_X152Y55        FDPE (Setup_fdpe_C_D)       -0.076     3.704    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.704    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 4.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.309ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y104       FDPE (Prop_fdpe_C_Q)         0.236    -1.073 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.219    -0.853    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.209    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.517     3.691    
                         clock uncertainty           -0.083     3.608    
    SLICE_X152Y104       FDPE (Setup_fdpe_C_D)       -0.076     3.532    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.532    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  4.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.393    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDPE (Prop_fdpe_C_Q)         0.100    -0.293 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.060    -0.233    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.319    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.075    -0.393    
    SLICE_X0Y199         FDPE (Hold_fdpe_C_D)         0.047    -0.346    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.676    -0.342    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y104       FDPE (Prop_fdpe_C_Q)         0.118    -0.224 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.170    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.095    -0.342    
    SLICE_X152Y104       FDPE (Hold_fdpe_C_D)         0.042    -0.300    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.408    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y246         FDPE (Prop_fdpe_C_Q)         0.118    -0.290 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.236    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.329    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.080    -0.408    
    SLICE_X2Y246         FDPE (Hold_fdpe_C_D)         0.042    -0.366    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.728    -0.290    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y55        FDPE (Prop_fdpe_C_Q)         0.118    -0.172 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.118    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.968    -0.176    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.115    -0.290    
    SLICE_X152Y55        FDPE (Hold_fdpe_C_D)         0.042    -0.248    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.677    -0.341    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y101         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.091    -0.250 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/Q
                         net (fo=1, routed)           0.056    -0.195    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_idelay_Ctrl_cdc_to
    SLICE_X0Y101         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.247    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y101         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/C
                         clock pessimism             -0.095    -0.341    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)        -0.006    -0.347    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.393    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDPE (Prop_fdpe_C_Q)         0.091    -0.302 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.196    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.319    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.075    -0.393    
    SLICE_X0Y199         FDPE (Hold_fdpe_C_D)         0.006    -0.387    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.107ns (50.071%)  route 0.107ns (49.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.728    -0.290    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y55        FDPE (Prop_fdpe_C_Q)         0.107    -0.183 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.107    -0.077    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X153Y55        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.968    -0.176    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y55        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.104    -0.279    
    SLICE_X153Y55        FDRE (Hold_fdre_C_D)         0.000    -0.279    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.107ns (50.071%)  route 0.107ns (49.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.408    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y246         FDPE (Prop_fdpe_C_Q)         0.107    -0.301 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.107    -0.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X3Y246         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.329    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X3Y246         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.069    -0.397    
    SLICE_X3Y246         FDRE (Hold_fdre_C_D)         0.000    -0.397    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.676    -0.342    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y104       FDPE (Prop_fdpe_C_Q)         0.107    -0.235 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.105    -0.130    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.095    -0.342    
    SLICE_X152Y104       FDPE (Hold_fdpe_C_D)         0.002    -0.340    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.408    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y246         FDPE (Prop_fdpe_C_Q)         0.107    -0.301 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.105    -0.196    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.329    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.080    -0.408    
    SLICE_X2Y246         FDPE (Hold_fdpe_C_D)         0.002    -0.406    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         delay_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X152Y55    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y55    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y55    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y101     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y55    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y55    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y104   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y104   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y101     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       23.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.535ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 2.056ns (23.685%)  route 6.625ns (76.315%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 31.945 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          1.003     7.541    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X62Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.600    31.945    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X62Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[13]/C
                         clock pessimism             -0.578    31.366    
                         clock uncertainty           -0.113    31.254    
    SLICE_X62Y47         FDRE (Setup_fdre_C_CE)      -0.178    31.076    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[13]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 23.535    

Slack (MET) :             23.535ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 2.056ns (23.685%)  route 6.625ns (76.315%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 31.945 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          1.003     7.541    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X62Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.600    31.945    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X62Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[14]/C
                         clock pessimism             -0.578    31.366    
                         clock uncertainty           -0.113    31.254    
    SLICE_X62Y47         FDRE (Setup_fdre_C_CE)      -0.178    31.076    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[14]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 23.535    

Slack (MET) :             23.535ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 2.056ns (23.685%)  route 6.625ns (76.315%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 31.945 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          1.003     7.541    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X62Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.600    31.945    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X62Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[15]/C
                         clock pessimism             -0.578    31.366    
                         clock uncertainty           -0.113    31.254    
    SLICE_X62Y47         FDRE (Setup_fdre_C_CE)      -0.178    31.076    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[15]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 23.535    

Slack (MET) :             23.535ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 2.056ns (23.685%)  route 6.625ns (76.315%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 31.945 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          1.003     7.541    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X62Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.600    31.945    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X62Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[16]/C
                         clock pessimism             -0.578    31.366    
                         clock uncertainty           -0.113    31.254    
    SLICE_X62Y47         FDRE (Setup_fdre_C_CE)      -0.178    31.076    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[16]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 23.535    

Slack (MET) :             23.540ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 2.056ns (23.759%)  route 6.598ns (76.241%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 31.946 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          0.976     7.514    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X61Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.601    31.946    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X61Y47         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[18]/C
                         clock pessimism             -0.578    31.367    
                         clock uncertainty           -0.113    31.255    
    SLICE_X61Y47         FDRE (Setup_fdre_C_CE)      -0.201    31.054    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[18]
  -------------------------------------------------------------------
                         required time                         31.054    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                 23.540    

Slack (MET) :             23.544ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 2.056ns (23.709%)  route 6.616ns (76.291%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 31.945 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          0.994     7.532    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X62Y46         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.600    31.945    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X62Y46         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[12]/C
                         clock pessimism             -0.578    31.366    
                         clock uncertainty           -0.113    31.254    
    SLICE_X62Y46         FDRE (Setup_fdre_C_CE)      -0.178    31.076    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[12]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                 23.544    

Slack (MET) :             23.544ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 2.056ns (23.709%)  route 6.616ns (76.291%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 31.945 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          0.994     7.532    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X62Y46         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.600    31.945    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X62Y46         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[9]/C
                         clock pessimism             -0.578    31.366    
                         clock uncertainty           -0.113    31.254    
    SLICE_X62Y46         FDRE (Setup_fdre_C_CE)      -0.178    31.076    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[9]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                 23.544    

Slack (MET) :             23.630ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.056ns (23.948%)  route 6.529ns (76.052%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 31.945 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          0.908     7.446    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X62Y45         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.600    31.945    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X62Y45         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[10]/C
                         clock pessimism             -0.578    31.366    
                         clock uncertainty           -0.113    31.254    
    SLICE_X62Y45         FDRE (Setup_fdre_C_CE)      -0.178    31.076    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[10]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                 23.630    

Slack (MET) :             23.630ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.056ns (23.948%)  route 6.529ns (76.052%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 31.945 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          0.908     7.446    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X62Y45         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.600    31.945    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X62Y45         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[11]/C
                         clock pessimism             -0.578    31.366    
                         clock uncertainty           -0.113    31.254    
    SLICE_X62Y45         FDRE (Setup_fdre_C_CE)      -0.178    31.076    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[11]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                 23.630    

Slack (MET) :             23.630ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.056ns (23.948%)  route 6.529ns (76.052%))
  Logic Levels:           18  (CARRY4=12 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 31.945 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.738    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/last_sop_time_reg[4]/Q
                         net (fo=6, routed)           0.690    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/a[4]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[7]_i_11_n_2049
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     0.063 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[7]_i_3_n_2049
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.117 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.117    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[11]_i_3_n_2049
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.171 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.171    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[15]_i_3_n_2049
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.225 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.225    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[19]_i_3_n_2049
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     0.279 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[23]_i_3_n_2049
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     0.430 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3/O[3]
                         net (fo=8, routed)           0.922     1.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[27]_i_3_n_2053
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.120     1.473 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_17_n_2049
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.740 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4/CO[3]
                         net (fo=111, routed)         0.987     2.726    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_4_n_2049
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.043     2.769 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77/O
                         net (fo=2, routed)           0.296     3.066    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT[31]_i_77_n_2049
    SLICE_X47Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.335 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000     3.335    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_57_n_2049
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.388 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     3.388    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_39_n_2049
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.441 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_22_n_2049
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.494 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6/CO[3]
                         net (fo=4, routed)           0.779     4.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/dT_reg[31]_i_6_n_2049
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.043     4.316 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11/O
                         net (fo=1, routed)           0.305     4.621    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until[30]_i_11_n_2049
    SLICE_X48Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.811 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/guard_until_reg[30]_i_4/CO[3]
                         net (fo=5, routed)           1.202     6.013    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time15_in
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.043     6.056 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5/O
                         net (fo=2, routed)           0.439     6.495    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/FSM_sequential_state_n[1]_i_5_n_2049
    SLICE_X64Y49         LUT5 (Prop_lut5_I0_O)        0.043     6.538 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1/O
                         net (fo=32, routed)          0.908     7.446    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time[30]_i_1_n_2049
    SLICE_X62Y45         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.600    31.945    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/clk
    SLICE_X62Y45         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[7]/C
                         clock pessimism             -0.578    31.366    
                         clock uncertainty           -0.113    31.254    
    SLICE_X62Y45         FDRE (Setup_fdre_C_CE)      -0.178    31.076    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/filter_sop_new_sub/next_valid_time_reg[7]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                 23.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[6].ff/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.740    -0.310    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/aclk
    SLICE_X123Y10        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[6].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y10        FDRE (Prop_fdre_C_Q)         0.100    -0.210 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[6].ff/Q
                         net (fo=2, routed)           0.103    -0.107    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/D[6]
    SLICE_X122Y9         SRL16E                                       r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.001    -0.171    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X122Y9         SRL16E                                       r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.125    -0.295    
    SLICE_X122Y9         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.141    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.170%)  route 0.112ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.301ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.749    -0.301    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/clk_low_data
    SLICE_X139Y44        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y44        FDRE (Prop_fdre_C_Q)         0.100    -0.201 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/Q
                         net (fo=643, routed)         0.112    -0.089    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/ADDRD5
    SLICE_X138Y46        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.009    -0.163    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/WCLK
    SLICE_X138Y46        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMA/CLK
                         clock pessimism             -0.125    -0.287    
    SLICE_X138Y46        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.131    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.170%)  route 0.112ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.301ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.749    -0.301    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/clk_low_data
    SLICE_X139Y44        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y44        FDRE (Prop_fdre_C_Q)         0.100    -0.201 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/Q
                         net (fo=643, routed)         0.112    -0.089    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/ADDRD5
    SLICE_X138Y46        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.009    -0.163    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/WCLK
    SLICE_X138Y46        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMB/CLK
                         clock pessimism             -0.125    -0.287    
    SLICE_X138Y46        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.131    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.170%)  route 0.112ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.301ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.749    -0.301    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/clk_low_data
    SLICE_X139Y44        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y44        FDRE (Prop_fdre_C_Q)         0.100    -0.201 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/Q
                         net (fo=643, routed)         0.112    -0.089    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/ADDRD5
    SLICE_X138Y46        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.009    -0.163    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/WCLK
    SLICE_X138Y46        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMC/CLK
                         clock pessimism             -0.125    -0.287    
    SLICE_X138Y46        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.131    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.170%)  route 0.112ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.301ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.749    -0.301    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/clk_low_data
    SLICE_X139Y44        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y44        FDRE (Prop_fdre_C_Q)         0.100    -0.201 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/Q
                         net (fo=643, routed)         0.112    -0.089    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/ADDRD5
    SLICE_X138Y46        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.009    -0.163    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/WCLK
    SLICE_X138Y46        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMD/CLK
                         clock pessimism             -0.125    -0.287    
    SLICE_X138Y46        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.131    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_768_831_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.859%)  route 0.151ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.661    -0.389    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/clk
    SLICE_X109Y54        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/Q
                         net (fo=44, routed)          0.151    -0.139    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/ADDRD4
    SLICE_X108Y53        RAMD64E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.901    -0.271    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/WCLK
    SLICE_X108Y53        RAMD64E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.105    -0.375    
    SLICE_X108Y53        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185    -0.190    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.859%)  route 0.151ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.661    -0.389    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/clk
    SLICE_X109Y54        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/Q
                         net (fo=44, routed)          0.151    -0.139    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/ADDRD4
    SLICE_X108Y53        RAMD64E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.901    -0.271    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/WCLK
    SLICE_X108Y53        RAMD64E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.105    -0.375    
    SLICE_X108Y53        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185    -0.190    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.859%)  route 0.151ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.661    -0.389    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/clk
    SLICE_X109Y54        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/Q
                         net (fo=44, routed)          0.151    -0.139    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/ADDRD4
    SLICE_X108Y53        RAMD64E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.901    -0.271    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/WCLK
    SLICE_X108Y53        RAMD64E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.105    -0.375    
    SLICE_X108Y53        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185    -0.190    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.859%)  route 0.151ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.661    -0.389    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/clk
    SLICE_X109Y54        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/count_fifo_in_reg[4]/Q
                         net (fo=44, routed)          0.151    -0.139    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/ADDRD4
    SLICE_X108Y53        RAMD64E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.901    -0.271    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/WCLK
    SLICE_X108Y53        RAMD64E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.105    -0.375    
    SLICE_X108Y53        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185    -0.190    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/sync_fifo_q/ram_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.179ns (57.404%)  route 0.133ns (42.596%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.636    -0.414    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y72         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.100    -0.314 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.182    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X79Y72         LUT3 (Prop_lut3_I2_O)        0.028    -0.154 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.154    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_2049
    SLICE_X79Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.103 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X79Y72         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.869    -0.303    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X79Y72         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.073    -0.229    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.071    -0.158    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fr_sync_sub/cordic_atan_1/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sample_rate_30_72_design_1_clk_DSP_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y12     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y12     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y10     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/ram_sub/buff_i_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y9      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/ram_sub/buff_i_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y11     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/ram_sub/buff_i_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y11     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/ram_sub/buff_i_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y13     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/ram_sub/buff_i_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y14     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/ram_sub/buff_i_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y10     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/ram_sub/buff_q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y9      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/ram_sub/buff_q_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        32.552      20.081     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       32.552      180.808    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y45    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y45    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y45    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y45    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y43    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y43    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y43    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y43    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y43    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y43    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y43    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X136Y43    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y44    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y44    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y44    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y44    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_3_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.388ns (51.986%)  route 2.206ns (48.014%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 4.819 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[2]
                         net (fo=1, routed)           0.820     1.579    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[10]
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.889 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.889    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_2049
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.000 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=92, routed)          0.433     2.433    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.557 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.618     3.176    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_2049
    SLICE_X49Y13         LUT6 (Prop_lut6_I5_O)        0.043     3.219 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_2688_2815_0_0_i_1/O
                         net (fo=4, routed)           0.334     3.552    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/WE
    SLICE_X50Y12         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.599     4.819    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/WCLK
    SLICE_X50Y12         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/DP.HIGH/CLK
                         clock pessimism             -0.578     4.241    
                         clock uncertainty           -0.088     4.153    
    SLICE_X50Y12         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.850    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.850    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.388ns (51.986%)  route 2.206ns (48.014%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 4.819 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[2]
                         net (fo=1, routed)           0.820     1.579    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[10]
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.889 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.889    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_2049
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.000 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=92, routed)          0.433     2.433    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.557 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.618     3.176    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_2049
    SLICE_X49Y13         LUT6 (Prop_lut6_I5_O)        0.043     3.219 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_2688_2815_0_0_i_1/O
                         net (fo=4, routed)           0.334     3.552    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/WE
    SLICE_X50Y12         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.599     4.819    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/WCLK
    SLICE_X50Y12         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/DP.LOW/CLK
                         clock pessimism             -0.578     4.241    
                         clock uncertainty           -0.088     4.153    
    SLICE_X50Y12         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.850    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.850    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.388ns (51.986%)  route 2.206ns (48.014%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 4.819 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[2]
                         net (fo=1, routed)           0.820     1.579    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[10]
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.889 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.889    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_2049
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.000 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=92, routed)          0.433     2.433    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.557 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.618     3.176    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_2049
    SLICE_X49Y13         LUT6 (Prop_lut6_I5_O)        0.043     3.219 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_2688_2815_0_0_i_1/O
                         net (fo=4, routed)           0.334     3.552    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/WE
    SLICE_X50Y12         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.599     4.819    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/WCLK
    SLICE_X50Y12         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/SP.HIGH/CLK
                         clock pessimism             -0.578     4.241    
                         clock uncertainty           -0.088     4.153    
    SLICE_X50Y12         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.850    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          3.850    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.388ns (51.986%)  route 2.206ns (48.014%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 4.819 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[2]
                         net (fo=1, routed)           0.820     1.579    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[10]
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.889 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.889    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_2049
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.000 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=92, routed)          0.433     2.433    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.557 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.618     3.176    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_2049
    SLICE_X49Y13         LUT6 (Prop_lut6_I5_O)        0.043     3.219 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_2688_2815_0_0_i_1/O
                         net (fo=4, routed)           0.334     3.552    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/WE
    SLICE_X50Y12         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.599     4.819    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/WCLK
    SLICE_X50Y12         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/SP.LOW/CLK
                         clock pessimism             -0.578     4.241    
                         clock uncertainty           -0.088     4.153    
    SLICE_X50Y12         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.850    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2688_2815_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          3.850    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 2.314ns (50.532%)  route 2.265ns (49.468%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 4.813 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=1, routed)           0.774     1.533    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[8]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     1.769 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.769    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_2049
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.880 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=108, routed)         0.629     2.509    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X51Y19         LUT2 (Prop_lut2_I0_O)        0.124     2.633 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3712_3839_0_0_i_2/O
                         net (fo=6, routed)           0.480     3.113    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3712_3839_0_0_i_2_n_2049
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.043     3.156 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_7808_7935_0_0_i_1/O
                         net (fo=4, routed)           0.382     3.538    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/WE
    SLICE_X58Y20         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.593     4.813    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/WCLK
    SLICE_X58Y20         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/DP.HIGH/CLK
                         clock pessimism             -0.578     4.235    
                         clock uncertainty           -0.088     4.147    
    SLICE_X58Y20         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 2.314ns (50.532%)  route 2.265ns (49.468%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 4.813 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=1, routed)           0.774     1.533    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[8]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     1.769 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.769    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_2049
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.880 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=108, routed)         0.629     2.509    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X51Y19         LUT2 (Prop_lut2_I0_O)        0.124     2.633 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3712_3839_0_0_i_2/O
                         net (fo=6, routed)           0.480     3.113    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3712_3839_0_0_i_2_n_2049
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.043     3.156 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_7808_7935_0_0_i_1/O
                         net (fo=4, routed)           0.382     3.538    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/WE
    SLICE_X58Y20         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.593     4.813    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/WCLK
    SLICE_X58Y20         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/DP.LOW/CLK
                         clock pessimism             -0.578     4.235    
                         clock uncertainty           -0.088     4.147    
    SLICE_X58Y20         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 2.314ns (50.532%)  route 2.265ns (49.468%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 4.813 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=1, routed)           0.774     1.533    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[8]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     1.769 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.769    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_2049
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.880 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=108, routed)         0.629     2.509    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X51Y19         LUT2 (Prop_lut2_I0_O)        0.124     2.633 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3712_3839_0_0_i_2/O
                         net (fo=6, routed)           0.480     3.113    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3712_3839_0_0_i_2_n_2049
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.043     3.156 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_7808_7935_0_0_i_1/O
                         net (fo=4, routed)           0.382     3.538    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/WE
    SLICE_X58Y20         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.593     4.813    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/WCLK
    SLICE_X58Y20         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/SP.HIGH/CLK
                         clock pessimism             -0.578     4.235    
                         clock uncertainty           -0.088     4.147    
    SLICE_X58Y20         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 2.314ns (50.532%)  route 2.265ns (49.468%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 4.813 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=1, routed)           0.774     1.533    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[8]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236     1.769 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.769    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_2049
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.880 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=108, routed)         0.629     2.509    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X51Y19         LUT2 (Prop_lut2_I0_O)        0.124     2.633 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3712_3839_0_0_i_2/O
                         net (fo=6, routed)           0.480     3.113    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3712_3839_0_0_i_2_n_2049
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.043     3.156 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_7808_7935_0_0_i_1/O
                         net (fo=4, routed)           0.382     3.538    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/WE
    SLICE_X58Y20         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.593     4.813    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/WCLK
    SLICE_X58Y20         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/SP.LOW/CLK
                         clock pessimism             -0.578     4.235    
                         clock uncertainty           -0.088     4.147    
    SLICE_X58Y20         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7808_7935_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.388ns (52.108%)  route 2.195ns (47.892%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.605ns = ( 4.820 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[2]
                         net (fo=1, routed)           0.820     1.579    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[10]
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.889 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.889    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_2049
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.000 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=92, routed)          0.433     2.433    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.557 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.526     3.083    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_2049
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.043     3.126 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_1792_1919_0_0_i_1/O
                         net (fo=4, routed)           0.415     3.542    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/WE
    SLICE_X52Y13         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.600     4.820    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/WCLK
    SLICE_X52Y13         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/DP.HIGH/CLK
                         clock pessimism             -0.578     4.242    
                         clock uncertainty           -0.088     4.154    
    SLICE_X52Y13         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.851    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.851    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.388ns (52.108%)  route 2.195ns (47.892%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.605ns = ( 4.820 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.835    -1.041    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.759 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[2]
                         net (fo=1, routed)           0.820     1.579    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[10]
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.889 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.889    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_2049
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.000 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=92, routed)          0.433     2.433    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.557 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.526     3.083    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_2049
    SLICE_X48Y15         LUT6 (Prop_lut6_I5_O)        0.043     3.126 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_1792_1919_0_0_i_1/O
                         net (fo=4, routed)           0.415     3.542    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/WE
    SLICE_X52Y13         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.600     4.820    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/WCLK
    SLICE_X52Y13         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/DP.LOW/CLK
                         clock pessimism             -0.578     4.242    
                         clock uncertainty           -0.088     4.154    
    SLICE_X52Y13         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.851    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_1792_1919_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.851    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  0.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/delay_dat_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2944_3071_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.541%)  route 0.147ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.723    -0.325    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X43Y24         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/delay_dat_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.225 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/delay_dat_reg_rep/Q
                         net (fo=128, routed)         0.147    -0.079    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2944_3071_0_0/D
    SLICE_X38Y23         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2944_3071_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.982    -0.188    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2944_3071_0_0/WCLK
    SLICE_X38Y23         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2944_3071_0_0/SP.LOW/CLK
                         clock pessimism             -0.107    -0.294    
    SLICE_X38Y23         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.165    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_2944_3071_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14720_14847_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.926%)  route 0.144ns (59.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.724    -0.324    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X43Y23         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.100    -0.224 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/Q
                         net (fo=128, routed)         0.144    -0.080    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14720_14847_0_0/D
    SLICE_X42Y21         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14720_14847_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.983    -0.187    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14720_14847_0_0/WCLK
    SLICE_X42Y21         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14720_14847_0_0/SP.LOW/CLK
                         clock pessimism             -0.124    -0.310    
    SLICE_X42Y21         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.181    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14720_14847_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/acu_reg[2][3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.168%)  route 0.071ns (35.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.177ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.734    -0.314    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/clk
    SLICE_X43Y38         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/acu_reg[2][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.100    -0.214 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/acu_reg[2][3][2]/Q
                         net (fo=3, routed)           0.071    -0.143    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/acu_reg[2][3]_36[2]
    SLICE_X42Y38         LUT6 (Prop_lut6_I3_O)        0.028    -0.115 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1[3][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1[3][2]_i_1_n_2049
    SLICE_X42Y38         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.993    -0.177    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[3][2]/C
                         clock pessimism             -0.127    -0.303    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.087    -0.216    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_12416_12543_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.936%)  route 0.164ns (62.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.724    -0.324    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X43Y23         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.100    -0.224 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/delay_dat_reg_rep__0/Q
                         net (fo=128, routed)         0.164    -0.061    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_12416_12543_0_0/D
    SLICE_X46Y22         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_12416_12543_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.980    -0.190    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_12416_12543_0_0/WCLK
    SLICE_X46Y22         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_12416_12543_0_0/SP.LOW/CLK
                         clock pessimism             -0.107    -0.296    
    SLICE_X46Y22         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.167    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_12416_12543_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.586    -0.462    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.308    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X85Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.802    -0.368    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.095    -0.462    
    SLICE_X85Y125        FDRE (Hold_fdre_C_D)         0.047    -0.415    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.586    -0.462    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.308    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X87Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.802    -0.368    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.095    -0.462    
    SLICE_X87Y125        FDRE (Hold_fdre_C_D)         0.047    -0.415    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.731    -0.317    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y27         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.100    -0.217 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.163    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X29Y27         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.990    -0.180    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y27         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.138    -0.317    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.047    -0.270    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.730    -0.318    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.100    -0.218 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.164    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X29Y26         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.988    -0.182    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y26         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.137    -0.318    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.044    -0.274    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.730    -0.318    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.100    -0.218 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.162    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X28Y26         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.988    -0.182    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y26         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.137    -0.318    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.044    -0.274    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.731    -0.317    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X26Y24         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.217 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.060    -0.157    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X26Y24         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.988    -0.182    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X26Y24         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.136    -0.317    
    SLICE_X26Y24         FDRE (Hold_fdre_C_D)         0.047    -0.270    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.713 }
Period(ns):         5.425
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X2Y2     design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X2Y3     design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X1Y3     design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB18_X2Y8     design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.425       3.586      RAMB36_X1Y5     design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.425       4.017      BUFGCTRL_X0Y19  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         5.425       4.355      PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X78Y114   design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][4]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X78Y114   design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[3][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X79Y114   design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[3][1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.425       154.575    PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X86Y124   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X86Y124   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X86Y124   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X86Y124   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X86Y124   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X86Y124   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.713       1.945      SLICE_X86Y124   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.713       1.945      SLICE_X86Y124   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X38Y10    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X38Y10    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X38Y19    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X38Y19    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X38Y19    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X38Y19    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X52Y23    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14976_15103_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X52Y23    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14976_15103_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X52Y23    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14976_15103_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X52Y23    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_14976_15103_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X46Y20    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_15616_15743_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X46Y20    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_15616_15743_0_0/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.042ns,  Total Violation       -0.071ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 2.399ns (67.767%)  route 1.141ns (32.233%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.600ns = ( 3.016 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.736    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X55Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/Q
                         net (fo=2, routed)           0.236    -0.681    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/DUMMY_ALU_SELECTOR
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     0.969 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_02__0/P[7]
                         net (fo=2, routed)           0.905     1.874    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_010_in[1]
    SLICE_X82Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.127 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1_n_2049
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.181 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1_n_2049
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.235 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.235    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1_n_2049
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.400 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.400    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_00[13]
    SLICE_X82Y14         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.605     3.016    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X82Y14         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[13]/C
                         clock pessimism             -0.651     2.365    
                         clock uncertainty           -0.083     2.282    
    SLICE_X82Y14         FDRE (Setup_fdre_C_D)        0.076     2.358    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[13]
  -------------------------------------------------------------------
                         required time                          2.358    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 2.385ns (67.639%)  route 1.141ns (32.361%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.600ns = ( 3.016 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.736    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X55Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/Q
                         net (fo=2, routed)           0.236    -0.681    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/DUMMY_ALU_SELECTOR
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     0.969 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_02__0/P[7]
                         net (fo=2, routed)           0.905     1.874    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_010_in[1]
    SLICE_X82Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.127 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1_n_2049
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.181 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1_n_2049
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.235 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.235    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1_n_2049
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.386 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.386    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_00[15]
    SLICE_X82Y14         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.605     3.016    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X82Y14         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[15]/C
                         clock pessimism             -0.651     2.365    
                         clock uncertainty           -0.083     2.282    
    SLICE_X82Y14         FDRE (Setup_fdre_C_D)        0.076     2.358    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[15]
  -------------------------------------------------------------------
                         required time                          2.358    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 2.346ns (67.277%)  route 1.141ns (32.723%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.600ns = ( 3.016 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.736    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X55Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/Q
                         net (fo=2, routed)           0.236    -0.681    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/DUMMY_ALU_SELECTOR
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     0.969 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_02__0/P[7]
                         net (fo=2, routed)           0.905     1.874    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_010_in[1]
    SLICE_X82Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.127 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1_n_2049
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.181 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1_n_2049
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.235 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.235    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1_n_2049
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     2.347 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.347    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_00[14]
    SLICE_X82Y14         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.605     3.016    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X82Y14         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[14]/C
                         clock pessimism             -0.651     2.365    
                         clock uncertainty           -0.083     2.282    
    SLICE_X82Y14         FDRE (Setup_fdre_C_D)        0.076     2.358    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[14]
  -------------------------------------------------------------------
                         required time                          2.358    
                         arrival time                          -2.347    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 2.345ns (67.268%)  route 1.141ns (32.732%))
  Logic Levels:           4  (CARRY4=3 DSP48E1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 3.017 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.736    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X55Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/Q
                         net (fo=2, routed)           0.236    -0.681    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/DUMMY_ALU_SELECTOR
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     0.969 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_02__0/P[7]
                         net (fo=2, routed)           0.905     1.874    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_010_in[1]
    SLICE_X82Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.127 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1_n_2049
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.181 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1_n_2049
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.346 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.346    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_00[9]
    SLICE_X82Y13         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.606     3.017    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X82Y13         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[9]/C
                         clock pessimism             -0.651     2.366    
                         clock uncertainty           -0.083     2.283    
    SLICE_X82Y13         FDRE (Setup_fdre_C_D)        0.076     2.359    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[9]
  -------------------------------------------------------------------
                         required time                          2.359    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 2.342ns (67.240%)  route 1.141ns (32.760%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.600ns = ( 3.016 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.736    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X55Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/Q
                         net (fo=2, routed)           0.236    -0.681    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/DUMMY_ALU_SELECTOR
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     0.969 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_02__0/P[7]
                         net (fo=2, routed)           0.905     1.874    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_010_in[1]
    SLICE_X82Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.127 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1_n_2049
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.181 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1_n_2049
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.235 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.235    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1_n_2049
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.343 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.343    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_00[12]
    SLICE_X82Y14         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.605     3.016    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X82Y14         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[12]/C
                         clock pessimism             -0.651     2.365    
                         clock uncertainty           -0.083     2.282    
    SLICE_X82Y14         FDRE (Setup_fdre_C_D)        0.076     2.358    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[12]
  -------------------------------------------------------------------
                         required time                          2.358    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 1.800ns (58.265%)  route 1.289ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.557ns = ( 3.060 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.777    -1.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.701 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOADO[0]
                         net (fo=4, routed)           1.289     1.990    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/B[10]
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.649     3.060    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/CLK
                         clock pessimism             -0.651     2.409    
                         clock uncertainty           -0.083     2.326    
    DSP48_X2Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.317     2.009    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg
  -------------------------------------------------------------------
                         required time                          2.009    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 2.331ns (67.136%)  route 1.141ns (32.864%))
  Logic Levels:           4  (CARRY4=3 DSP48E1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 3.017 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.140ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.736    -1.140    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X55Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.223    -0.917 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/Q
                         net (fo=2, routed)           0.236    -0.681    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/DUMMY_ALU_SELECTOR
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     0.969 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_02__0/P[7]
                         net (fo=2, routed)           0.905     1.874    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_010_in[1]
    SLICE_X82Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.127 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[3]_i_1_n_2049
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.181 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[7]_i_1_n_2049
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.332 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.332    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_00[11]
    SLICE_X82Y13         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.606     3.017    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X82Y13         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]/C
                         clock pessimism             -0.651     2.366    
                         clock uncertainty           -0.083     2.283    
    SLICE_X82Y13         FDRE (Setup_fdre_C_D)        0.076     2.359    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_mx_i_0_reg[11]
  -------------------------------------------------------------------
                         required time                          2.359    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.860ns (84.214%)  route 0.536ns (15.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 3.010 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.093ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.783    -1.093    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      2.860     1.767 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/P[23]
                         net (fo=1, routed)           0.536     2.303    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp_n
    SLICE_X55Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.599     3.010    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X55Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp/C
                         clock pessimism             -0.578     2.432    
                         clock uncertainty           -0.083     2.349    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)       -0.009     2.340    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[12]_replica_2_psdsp
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -2.303    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/prb_data_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.800ns (58.877%)  route 1.257ns (41.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.557ns = ( 3.060 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.788    -1.088    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X3Y7          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/prb_data_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.712 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/prb_data_reg_9/DOADO[0]
                         net (fo=4, routed)           1.257     1.969    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/B[6]
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.649     3.060    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/CLK
                         clock pessimism             -0.651     2.409    
                         clock uncertainty           -0.083     2.326    
    DSP48_X2Y8           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.317     2.009    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg
  -------------------------------------------------------------------
                         required time                          2.009    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/prb_data_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 1.800ns (58.892%)  route 1.256ns (41.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.557ns = ( 3.060 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    -0.651ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.787    -1.089    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/prb_data_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.711 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/prb_tsync_ram_sub_0/prb_data_reg_7/DOADO[0]
                         net (fo=4, routed)           1.256     1.967    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/B[2]
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.649     3.060    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg/CLK
                         clock pessimism             -0.651     2.409    
                         clock uncertainty           -0.083     2.326    
    DSP48_X2Y8           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.317     2.009    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/data_fft_mx_ii_reg
  -------------------------------------------------------------------
                         required time                          2.009    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                  0.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn_reg[min1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn_reg[min2][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.171ns (62.061%)  route 0.105ns (37.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.634    -0.414    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/iclk
    SLICE_X38Y149        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn_reg[min1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.107    -0.307 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn_reg[min1][4]/Q
                         net (fo=6, routed)           0.105    -0.203    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn_reg[min1][4]
    SLICE_X38Y151        LUT2 (Prop_lut2_I1_O)        0.064    -0.139 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn[min2][4]_i_3__27/O
                         net (fo=1, routed)           0.000    -0.139    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/p_1_in__0[4]
    SLICE_X38Y151        FDSE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn_reg[min2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.782    -0.388    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/iclk
    SLICE_X38Y151        FDSE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn_reg[min2][4]/C
                         clock pessimism              0.113    -0.274    
    SLICE_X38Y151        FDSE (Hold_fdse_C_D)         0.087    -0.187    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[4].engine/vn_reg[min2][4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/bfp_sclr_gen.sclr_register_bfp/ORS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/bfp_sclr_gen.delay_line_bfp[22].cy_bfp_reg[23]_srl22/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.694%)  route 0.065ns (39.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.688    -0.360    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/bfp_sclr_gen.sclr_register_bfp/aclk
    SLICE_X71Y21         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/bfp_sclr_gen.sclr_register_bfp/ORS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.260 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/bfp_sclr_gen.sclr_register_bfp/ORS_reg/Q
                         net (fo=4, routed)           0.065    -0.196    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/p_0_in
    SLICE_X70Y21         SRLC32E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/bfp_sclr_gen.delay_line_bfp[22].cy_bfp_reg[23]_srl22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.946    -0.224    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/aclk
    SLICE_X70Y21         SRLC32E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/bfp_sclr_gen.delay_line_bfp[22].cy_bfp_reg[23]_srl22/CLK
                         clock pessimism             -0.126    -0.349    
    SLICE_X70Y21         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.247    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/bfp_sclr_gen.delay_line_bfp[22].cy_bfp_reg[23]_srl22
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/waddr_reg[0][2][0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.431%)  route 0.139ns (56.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.611    -0.437    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X104Y147       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/waddr_reg[0][2][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y147       FDRE (Prop_fdre_C_Q)         0.107    -0.330 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/waddr_reg[0][2][0][5]/Q
                         net (fo=1, routed)           0.139    -0.191    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/Q[5]
    RAMB18_X3Y59         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.861    -0.309    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/iclk
    RAMB18_X3Y59         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/CLKARDCLK
                         clock pessimism             -0.085    -0.394    
    RAMB18_X3Y59         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.147    -0.247    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.523%)  route 0.182ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.611    -0.437    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X105Y148       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y148       FDRE (Prop_fdre_C_Q)         0.100    -0.337 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][2][0][8]/Q
                         net (fo=1, routed)           0.182    -0.156    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/out[8]
    RAMB18_X3Y59         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.860    -0.310    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/iclk
    RAMB18_X3Y59         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.085    -0.395    
    RAMB18_X3Y59         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.212    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][2][0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.183%)  route 0.184ns (64.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.610    -0.438    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X105Y146       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][2][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y146       FDRE (Prop_fdre_C_Q)         0.100    -0.338 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][2][0][2]/Q
                         net (fo=1, routed)           0.184    -0.154    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/out[2]
    RAMB18_X3Y59         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.860    -0.310    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/iclk
    RAMB18_X3Y59         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.085    -0.395    
    RAMB18_X3Y59         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.212    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][2][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.272%)  route 0.184ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.611    -0.437    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X105Y147       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][2][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y147       FDRE (Prop_fdre_C_Q)         0.100    -0.337 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][2][0][7]/Q
                         net (fo=1, routed)           0.184    -0.154    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/out[7]
    RAMB18_X3Y59         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.860    -0.310    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/iclk
    RAMB18_X3Y59         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.085    -0.395    
    RAMB18_X3Y59         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.212    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[1][4][0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.272%)  route 0.184ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.591    -0.457    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X51Y131        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[1][4][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.100    -0.357 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[1][4][0][5]/Q
                         net (fo=1, routed)           0.184    -0.174    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[4].mem_n_inst[0].memb/out[5]
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.838    -0.332    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X2Y53         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.084    -0.416    
    RAMB18_X2Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.233    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/cn_sum_reg[2][0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/vnode_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.177ns (44.783%)  route 0.218ns (55.217%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.541    -0.507    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/iclk
    SLICE_X79Y150        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/cn_sum_reg[2][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/cn_sum_reg[2][0][3]/Q
                         net (fo=8, routed)           0.218    -0.189    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/cn_sum_reg[2][0]_494[3]
    SLICE_X75Y149        LUT2 (Prop_lut2_I0_O)        0.028    -0.161 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/vnode[3][3]_i_2__4/O
                         net (fo=1, routed)           0.000    -0.161    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/vnode[3][3]_i_2__4_n_2049
    SLICE_X75Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.112 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/vnode_reg[3][3]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.112    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/vnode_reg[3][3]_i_1__4_n_2053
    SLICE_X75Y149        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/vnode_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.814    -0.356    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/iclk
    SLICE_X75Y149        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/vnode_reg[3][3]/C
                         clock pessimism              0.113    -0.242    
    SLICE_X75Y149        FDRE (Hold_fdre_C_D)         0.071    -0.171    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[5].v_engine_n_inst[0].engine/vnode_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr3/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[3].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][7]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.749%)  route 0.100ns (52.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.708    -0.340    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr3/aclk
    SLICE_X109Y18        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr3/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.091    -0.249 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/mux_addr3/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=2, routed)           0.100    -0.150    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[3].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[7]
    SLICE_X110Y19        SRLC32E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[3].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][7]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.965    -0.205    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[3].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X110Y19        SRLC32E                                      r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[3].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][7]_srl19/CLK
                         clock pessimism             -0.125    -0.329    
    SLICE_X110Y19        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118    -0.211    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[3].delay_line_for_wr_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][7]_srl19
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].write_addr_mux/use_lut6_2.latency1.Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.555%)  route 0.207ns (67.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.702    -0.346    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].write_addr_mux/aclk
    SLICE_X57Y2          FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].write_addr_mux/use_lut6_2.latency1.Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.100    -0.246 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/memory_control[0].write_addr_mux/use_lut6_2.latency1.Q_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.039    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/addra[2]
    RAMB18_X2Y0          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.992    -0.178    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/clk
    RAMB18_X2Y0          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.107    -0.285    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.102    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.808 }
Period(ns):         3.617
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X4Y11    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         3.617       1.522      RAMB18_X4Y11    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X4Y10    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         3.617       1.522      RAMB18_X4Y10    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X4Y8     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         3.617       1.522      RAMB18_X4Y8     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X4Y9     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         3.617       1.522      RAMB18_X4Y9     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB36_X3Y1     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         3.617       1.522      RAMB36_X3Y1     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.617       156.383    PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X94Y135   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         32.552      31.144     BUFGCTRL_X0Y22  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         32.552      31.481     PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         32.552      31.481     PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        32.552      20.081     PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       32.552      127.448    PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.266ns (11.174%)  route 2.115ns (88.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.319     6.268    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[10]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y188         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[10]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.266ns (11.174%)  route 2.115ns (88.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.319     6.268    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[11]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y188         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[11]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.266ns (11.174%)  route 2.115ns (88.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.319     6.268    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[12]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y188         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[12]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.266ns (11.174%)  route 2.115ns (88.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.319     6.268    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[1]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y188         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[1]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.266ns (11.174%)  route 2.115ns (88.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.319     6.268    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[21]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y188         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[21]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.266ns (11.174%)  route 2.115ns (88.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.319     6.268    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[23]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y188         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[23]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.266ns (11.174%)  route 2.115ns (88.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.319     6.268    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y188         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[2]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y188         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[2]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.266ns (11.293%)  route 2.089ns (88.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.294     6.243    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[0]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[0]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.266ns (11.293%)  route 2.089ns (88.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.294     6.243    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[15]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[15]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.266ns (11.293%)  route 2.089ns (88.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.550ns = ( 7.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X3Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.111 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.795     5.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X4Y188         LUT2 (Prop_lut2_I0_O)        0.043     5.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.294     6.243    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X5Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.217     7.550    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/clk
    SLICE_X5Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[16]/C
                         clock pessimism              0.284     7.835    
                         clock uncertainty           -0.035     7.799    
    SLICE_X5Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.598    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[16]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  1.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X3Y190         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y190         FDSE (Prop_fdse_C_Q)         0.100     1.894 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[10]/Q
                         net (fo=1, routed)           0.055     1.949    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data[10]
    SLICE_X2Y190         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.823     2.139    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X2Y190         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[10]/C
                         clock pessimism             -0.333     1.805    
    SLICE_X2Y190         FDRE (Hold_fdre_C_D)         0.059     1.864    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_valid_in_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.678%)  route 0.061ns (32.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.589     1.760    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y189        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y189        FDCE (Prop_fdce_C_Q)         0.100     1.860 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/Q
                         net (fo=49, routed)          0.061     1.921    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/adc_pnseq_sel_s[1]
    SLICE_X10Y189        LUT6 (Prop_lut6_I2_O)        0.028     1.949 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/adc_pn_valid_in_i_1__1/O
                         net (fo=1, routed)           0.000     1.949    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_valid_in_reg_0
    SLICE_X10Y189        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_valid_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.790     2.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/clk
    SLICE_X10Y189        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_valid_in_reg/C
                         clock pessimism             -0.334     1.771    
    SLICE_X10Y189        FDRE (Hold_fdre_C_D)         0.087     1.858    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_valid_in_reg
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.587     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y185         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y185         FDCE (Prop_fdce_C_Q)         0.100     1.858 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.913    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X9Y185         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.787     2.103    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y185         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.344     1.758    
    SLICE_X9Y185         FDCE (Hold_fdce_C_D)         0.047     1.805    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.587     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X13Y184        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y184        FDCE (Prop_fdce_C_Q)         0.100     1.858 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.913    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X13Y184        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.785     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X13Y184        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.342     1.758    
    SLICE_X13Y184        FDCE (Hold_fdce_C_D)         0.047     1.805    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.580     1.751    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X13Y177        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y177        FDCE (Prop_fdce_C_Q)         0.100     1.851 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X13Y177        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.778     2.094    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X13Y177        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.342     1.751    
    SLICE_X13Y177        FDCE (Hold_fdce_C_D)         0.047     1.798    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X1Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_fdce_C_Q)         0.100     1.896 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_m1_reg/Q
                         net (fo=1, routed)           0.055     1.951    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_m1
    SLICE_X1Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X1Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg/C
                         clock pessimism             -0.344     1.796    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.047     1.843    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.615     1.786    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y181         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDCE (Prop_fdce_C_Q)         0.100     1.886 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.941    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X7Y181         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.814     2.130    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y181         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.343     1.786    
    SLICE_X7Y181         FDCE (Hold_fdce_C_D)         0.047     1.833    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.617     1.788    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X0Y181         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDPE (Prop_fdpe_C_Q)         0.100     1.888 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.060     1.948    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_2049
    SLICE_X0Y181         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.815     2.131    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X0Y181         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.342     1.788    
    SLICE_X0Y181         FDPE (Hold_fdpe_C_D)         0.047     1.835    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_status_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_status_int_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.622     1.793    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/clk
    SLICE_X0Y188         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_status_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y188         FDRE (Prop_fdre_C_Q)         0.100     1.893 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_status_p_reg/Q
                         net (fo=1, routed)           0.060     1.953    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_status_p
    SLICE_X0Y188         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_status_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.822     2.138    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X0Y188         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_status_int_reg/C
                         clock pessimism             -0.344     1.793    
    SLICE_X0Y188         FDRE (Hold_fdre_C_D)         0.047     1.840    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_status_int_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.612     1.783    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X0Y176         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDCE (Prop_fdce_C_Q)         0.100     1.883 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.060     1.943    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X0Y176         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.809     2.125    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X0Y176         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.341     1.783    
    SLICE_X0Y176         FDCE (Hold_fdce_C_D)         0.047     1.830    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_1_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y35   design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y156  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y154  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y158  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y160  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y162  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y172  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y196  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y198  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X13Y176  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X13Y176  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X13Y176  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[35]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X12Y176  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X12Y176  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X1Y178   design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X7Y179   design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X8Y188   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X8Y188   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y187   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X10Y189  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X10Y189  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X10Y189  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y187   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y187   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y187   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[43]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X8Y188   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[47]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.204ns (6.901%)  route 2.752ns (93.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.645     4.960    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X140Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y58        FDRE (Prop_fdre_C_Q)         0.204     5.164 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.752     7.916    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D2)      -0.555     8.367    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.204ns (7.161%)  route 2.645ns (92.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.645     4.960    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X140Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y58        FDRE (Prop_fdre_C_Q)         0.204     5.164 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.645     7.809    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D1)      -0.582     8.340    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.223ns (8.507%)  route 2.399ns (91.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.399     7.574    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.500     8.412    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.223ns (8.802%)  route 2.310ns (91.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.310     7.486    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.473     8.439    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.266ns (11.967%)  route 1.957ns (88.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 8.574 - 4.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.700     5.015    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X151Y92        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.662     6.900    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X138Y71        LUT2 (Prop_lut2_I0_O)        0.043     6.943 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.295     7.238    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.497     8.574    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/clk
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[0]/C
                         clock pessimism              0.328     8.902    
                         clock uncertainty           -0.035     8.867    
    SLICE_X137Y71        FDSE (Setup_fdse_C_CE)      -0.201     8.666    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[0]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.266ns (11.967%)  route 1.957ns (88.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 8.574 - 4.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.700     5.015    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X151Y92        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.662     6.900    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X138Y71        LUT2 (Prop_lut2_I0_O)        0.043     6.943 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.295     7.238    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.497     8.574    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/clk
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[12]/C
                         clock pessimism              0.328     8.902    
                         clock uncertainty           -0.035     8.867    
    SLICE_X137Y71        FDSE (Setup_fdse_C_CE)      -0.201     8.666    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[12]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.266ns (11.967%)  route 1.957ns (88.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 8.574 - 4.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.700     5.015    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X151Y92        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.662     6.900    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X138Y71        LUT2 (Prop_lut2_I0_O)        0.043     6.943 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.295     7.238    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.497     8.574    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/clk
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[15]/C
                         clock pessimism              0.328     8.902    
                         clock uncertainty           -0.035     8.867    
    SLICE_X137Y71        FDSE (Setup_fdse_C_CE)      -0.201     8.666    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[15]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.266ns (11.967%)  route 1.957ns (88.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 8.574 - 4.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.700     5.015    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X151Y92        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.662     6.900    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X138Y71        LUT2 (Prop_lut2_I0_O)        0.043     6.943 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.295     7.238    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.497     8.574    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/clk
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[21]/C
                         clock pessimism              0.328     8.902    
                         clock uncertainty           -0.035     8.867    
    SLICE_X137Y71        FDSE (Setup_fdse_C_CE)      -0.201     8.666    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[21]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.266ns (11.967%)  route 1.957ns (88.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 8.574 - 4.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.700     5.015    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X151Y92        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.662     6.900    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X138Y71        LUT2 (Prop_lut2_I0_O)        0.043     6.943 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.295     7.238    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.497     8.574    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/clk
    SLICE_X137Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[9]/C
                         clock pessimism              0.328     8.902    
                         clock uncertainty           -0.035     8.867    
    SLICE_X137Y71        FDSE (Setup_fdse_C_CE)      -0.201     8.666    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[9]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.266ns (11.961%)  route 1.958ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 8.577 - 4.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.700     5.015    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X151Y92        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     5.238 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.662     6.900    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X138Y71        LUT2 (Prop_lut2_I0_O)        0.043     6.943 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.296     7.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X137Y69        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.500     8.577    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/clk
    SLICE_X137Y69        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[10]/C
                         clock pessimism              0.328     8.905    
                         clock uncertainty           -0.035     8.870    
    SLICE_X137Y69        FDSE (Setup_fdse_C_CE)      -0.201     8.669    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[10]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  1.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.693     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X143Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y63        FDRE (Prop_fdre_C_Q)         0.100     2.308 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_reg[16]/Q
                         net (fo=2, routed)           0.064     2.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/data1[4]
    SLICE_X142Y63        LUT6 (Prop_lut6_I3_O)        0.028     2.400 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p[4]_i_1/O
                         net (fo=1, routed)           0.000     2.400    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p[4]
    SLICE_X142Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.932     2.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X142Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p_reg[4]/C
                         clock pessimism             -0.384     2.219    
    SLICE_X142Y63        FDRE (Hold_fdre_C_D)         0.087     2.306    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_data_1_p_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.693     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X139Y84        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y84        FDCE (Prop_fdce_C_Q)         0.100     2.308 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/Q
                         net (fo=1, routed)           0.083     2.391    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg_n_2049_[19]
    SLICE_X138Y84        LUT3 (Prop_lut3_I0_O)        0.029     2.420 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_pat_data[15]_i_1__1/O
                         net (fo=1, routed)           0.000     2.420    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel_n_2056
    SLICE_X138Y84        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.931     2.602    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/clk
    SLICE_X138Y84        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[15]/C
                         clock pessimism             -0.383     2.219    
    SLICE_X138Y84        FDRE (Hold_fdre_C_D)         0.096     2.315    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_valid_in_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.725     2.240    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X149Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_valid_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y58        FDRE (Prop_fdre_C_Q)         0.100     2.340 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_valid_in_reg/Q
                         net (fo=1, routed)           0.055     2.395    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_valid_in
    SLICE_X149Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.966     2.637    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/clk
    SLICE_X149Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d_reg/C
                         clock pessimism             -0.397     2.240    
    SLICE_X149Y58        FDRE (Hold_fdre_C_D)         0.049     2.289    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.693     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/clk
    SLICE_X139Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y63        FDRE (Prop_fdre_C_Q)         0.100     2.308 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[8]/Q
                         net (fo=1, routed)           0.055     2.363    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_s[8]
    SLICE_X139Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.932     2.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X139Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[8]/C
                         clock pessimism             -0.395     2.208    
    SLICE_X139Y63        FDRE (Hold_fdre_C_D)         0.049     2.257    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.693     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/clk
    SLICE_X139Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y64        FDRE (Prop_fdre_C_Q)         0.100     2.308 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[9]/Q
                         net (fo=1, routed)           0.055     2.363    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_s[9]
    SLICE_X139Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.932     2.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X139Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[9]/C
                         clock pessimism             -0.395     2.208    
    SLICE_X139Y64        FDRE (Hold_fdre_C_D)         0.049     2.257    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.696     2.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X144Y57        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y57        FDRE (Prop_fdre_C_Q)         0.100     2.311 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[20]/Q
                         net (fo=1, routed)           0.052     2.363    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn_reg[23][20]
    SLICE_X145Y57        LUT6 (Prop_lut6_I0_O)        0.028     2.391 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[20]_i_1/O
                         net (fo=1, routed)           0.000     2.391    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[20]
    SLICE_X145Y57        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.937     2.608    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X145Y57        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[20]/C
                         clock pessimism             -0.386     2.222    
    SLICE_X145Y57        FDRE (Hold_fdre_C_D)         0.061     2.283    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.690     2.205    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/clk
    SLICE_X143Y68        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y68        FDRE (Prop_fdre_C_Q)         0.100     2.305 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[11]/Q
                         net (fo=1, routed)           0.055     2.360    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_s[11]
    SLICE_X143Y68        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.928     2.599    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X143Y68        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]/C
                         clock pessimism             -0.394     2.205    
    SLICE_X143Y68        FDRE (Hold_fdre_C_D)         0.047     2.252    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.690     2.205    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_ad_datafmt/clk
    SLICE_X145Y68        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y68        FDRE (Prop_fdre_C_Q)         0.100     2.305 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[11]/Q
                         net (fo=1, routed)           0.055     2.360    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_s[11]
    SLICE_X145Y68        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.929     2.600    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X145Y68        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[11]/C
                         clock pessimism             -0.395     2.205    
    SLICE_X145Y68        FDRE (Hold_fdre_C_D)         0.047     2.252    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.693     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/clk
    SLICE_X139Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y63        FDRE (Prop_fdre_C_Q)         0.100     2.308 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[3]/Q
                         net (fo=1, routed)           0.055     2.363    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_s[3]
    SLICE_X139Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.932     2.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X139Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[3]/C
                         clock pessimism             -0.395     2.208    
    SLICE_X139Y63        FDRE (Hold_fdre_C_D)         0.047     2.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.693     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/clk
    SLICE_X139Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y64        FDRE (Prop_fdre_C_Q)         0.100     2.308 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[7]/Q
                         net (fo=1, routed)           0.055     2.363    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_s[7]
    SLICE_X139Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.932     2.603    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X139Y64        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[7]/C
                         clock pessimism             -0.395     2.208    
    SLICE_X139Y64        FDRE (Hold_fdre_C_D)         0.047     2.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_2_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y11   design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y12   design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y2  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y60   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y56   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y52   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y62   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y58   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y54   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y88   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X143Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_int_reg[32]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X153Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X153Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X151Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X153Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X153Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X153Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X142Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/dac_data_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X138Y62  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X143Y61  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X139Y60  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X139Y60  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X139Y60  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X139Y60  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y62  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y62  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X139Y60  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X138Y62  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.259ns (9.351%)  route 2.511ns (90.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.511     7.203    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.259ns (9.474%)  route 2.475ns (90.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.475     7.167    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.259ns (9.475%)  route 2.475ns (90.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.475     7.167    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.259ns (9.738%)  route 2.401ns (90.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.401     7.093    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.266ns (9.928%)  route 2.413ns (90.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 8.068 - 4.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.515     4.474    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X149Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y129       FDCE (Prop_fdce_C_Q)         0.223     4.697 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/Q
                         net (fo=49, routed)          2.413     7.110    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pnseq_sel_s[3]
    SLICE_X142Y100       LUT6 (Prop_lut6_I3_O)        0.043     7.153 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[12]_i_1/O
                         net (fo=1, routed)           0.000     7.153    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[12]
    SLICE_X142Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     8.068    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X142Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[12]/C
                         clock pessimism              0.318     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X142Y100       FDRE (Setup_fdre_C_D)        0.065     8.416    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[12]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.309ns (14.344%)  route 1.845ns (85.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 8.068 - 4.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.526     4.485    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X149Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       FDRE (Prop_fdre_C_Q)         0.223     4.708 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/Q
                         net (fo=5, routed)           0.676     5.383    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[27]
    SLICE_X149Y134       LUT6 (Prop_lut6_I0_O)        0.043     5.426 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0/O
                         net (fo=1, routed)           0.435     5.861    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0_n_2049
    SLICE_X150Y134       LUT6 (Prop_lut6_I4_O)        0.043     5.904 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.734     6.639    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X143Y146       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     8.068    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X143Y146       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]/C
                         clock pessimism              0.318     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X143Y146       FDSE (Setup_fdse_C_S)       -0.304     8.047    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.309ns (14.344%)  route 1.845ns (85.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 8.068 - 4.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.526     4.485    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X149Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       FDRE (Prop_fdre_C_Q)         0.223     4.708 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/Q
                         net (fo=5, routed)           0.676     5.383    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[27]
    SLICE_X149Y134       LUT6 (Prop_lut6_I0_O)        0.043     5.426 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0/O
                         net (fo=1, routed)           0.435     5.861    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0_n_2049
    SLICE_X150Y134       LUT6 (Prop_lut6_I4_O)        0.043     5.904 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.734     6.639    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X143Y146       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     8.068    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X143Y146       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]/C
                         clock pessimism              0.318     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X143Y146       FDSE (Setup_fdse_C_S)       -0.304     8.047    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.309ns (14.344%)  route 1.845ns (85.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 8.068 - 4.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.526     4.485    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X149Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       FDRE (Prop_fdre_C_Q)         0.223     4.708 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/Q
                         net (fo=5, routed)           0.676     5.383    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[27]
    SLICE_X149Y134       LUT6 (Prop_lut6_I0_O)        0.043     5.426 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0/O
                         net (fo=1, routed)           0.435     5.861    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0_n_2049
    SLICE_X150Y134       LUT6 (Prop_lut6_I4_O)        0.043     5.904 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.734     6.639    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X143Y146       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     8.068    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X143Y146       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[5]/C
                         clock pessimism              0.318     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X143Y146       FDSE (Setup_fdse_C_S)       -0.304     8.047    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.309ns (14.344%)  route 1.845ns (85.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 8.068 - 4.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.526     4.485    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X149Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       FDRE (Prop_fdre_C_Q)         0.223     4.708 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/Q
                         net (fo=5, routed)           0.676     5.383    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[27]
    SLICE_X149Y134       LUT6 (Prop_lut6_I0_O)        0.043     5.426 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0/O
                         net (fo=1, routed)           0.435     5.861    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0_n_2049
    SLICE_X150Y134       LUT6 (Prop_lut6_I4_O)        0.043     5.904 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.734     6.639    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X143Y146       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     8.068    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X143Y146       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]/C
                         clock pessimism              0.318     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X143Y146       FDRE (Setup_fdre_C_R)       -0.304     8.047    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.309ns (14.344%)  route 1.845ns (85.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 8.068 - 4.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.526     4.485    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X149Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y140       FDRE (Prop_fdre_C_Q)         0.223     4.708 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[27]/Q
                         net (fo=5, routed)           0.676     5.383    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[27]
    SLICE_X149Y134       LUT6 (Prop_lut6_I0_O)        0.043     5.426 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0/O
                         net (fo=1, routed)           0.435     5.861    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2__0_n_2049
    SLICE_X150Y134       LUT6 (Prop_lut6_I4_O)        0.043     5.904 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1__0/O
                         net (fo=16, routed)          0.734     6.639    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X143Y146       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     8.068    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X143Y146       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[7]/C
                         clock pessimism              0.318     8.387    
                         clock uncertainty           -0.035     8.351    
    SLICE_X143Y146       FDSE (Setup_fdse_C_S)       -0.304     8.047    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  1.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X143Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y148       FDRE (Prop_fdre_C_Q)         0.100     2.056 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_in_reg[17]/Q
                         net (fo=1, routed)           0.055     2.111    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_in_reg[23][17]
    SLICE_X142Y148       LUT6 (Prop_lut6_I0_O)        0.028     2.139 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_in[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.139    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/D[17]
    SLICE_X142Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X142Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_in_reg[17]/C
                         clock pessimism             -0.363     1.967    
    SLICE_X142Y148       FDRE (Hold_fdre_C_D)         0.087     2.054    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.675     1.985    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/clk
    SLICE_X149Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y148       FDRE (Prop_fdre_C_Q)         0.100     2.085 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_in_reg[21]/Q
                         net (fo=1, routed)           0.055     2.140    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/Q[21]
    SLICE_X148Y148       LUT6 (Prop_lut6_I0_O)        0.028     2.168 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_in[21]_i_1__1/O
                         net (fo=1, routed)           0.000     2.168    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/D[21]
    SLICE_X148Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/clk
    SLICE_X148Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_data_in_reg[21]/C
                         clock pessimism             -0.364     1.996    
    SLICE_X148Y148       FDRE (Hold_fdre_C_D)         0.087     2.083    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_0_p_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.676     1.986    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X151Y106       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_0_p_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y106       FDRE (Prop_fdre_C_Q)         0.100     2.086 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_0_p_reg[0]/Q
                         net (fo=1, routed)           0.055     2.141    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_0_p_reg_n_2049_[0]
    SLICE_X151Y106       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X151Y106       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_0_reg[0]/C
                         clock pessimism             -0.374     1.986    
    SLICE_X151Y106       FDRE (Hold_fdre_C_D)         0.047     2.033    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.670     1.980    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y132       FDCE (Prop_fdce_C_Q)         0.100     2.080 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.135    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X151Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.888     2.353    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.372     1.980    
    SLICE_X151Y132       FDCE (Hold_fdce_C_D)         0.047     2.027    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.644     1.954    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X143Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y142       FDCE (Prop_fdce_C_Q)         0.100     2.054 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.109    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X143Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.864     2.329    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X143Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.374     1.954    
    SLICE_X143Y142       FDCE (Hold_fdce_C_D)         0.047     2.001    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.634     1.944    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X143Y127       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y127       FDPE (Prop_fdpe_C_Q)         0.100     2.044 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     2.099    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_2049
    SLICE_X143Y127       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.852     2.317    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X143Y127       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.372     1.944    
    SLICE_X143Y127       FDPE (Hold_fdpe_C_D)         0.047     1.991    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.635     1.945    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X139Y121       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y121       FDPE (Prop_fdpe_C_Q)         0.100     2.045 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     2.100    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg_n_2049
    SLICE_X139Y121       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.853     2.318    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X139Y121       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.372     1.945    
    SLICE_X139Y121       FDPE (Hold_fdpe_C_D)         0.047     1.992    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.636     1.946    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X137Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y120       FDCE (Prop_fdce_C_Q)         0.100     2.046 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.101    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X137Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.854     2.319    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X137Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.372     1.946    
    SLICE_X137Y120       FDCE (Hold_fdce_C_D)         0.047     1.993    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_valid_in_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.668     1.978    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X150Y119       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_valid_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y119       FDRE (Prop_fdre_C_Q)         0.100     2.078 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_valid_in_reg/Q
                         net (fo=1, routed)           0.057     2.136    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_valid_in
    SLICE_X150Y119       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.886     2.351    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/clk
    SLICE_X150Y119       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d_reg/C
                         clock pessimism             -0.372     1.978    
    SLICE_X150Y119       FDRE (Hold_fdre_C_D)         0.047     2.025    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.089%)  route 0.082ns (38.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.670     1.980    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/clk
    SLICE_X149Y115       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y115       FDSE (Prop_fdse_C_Q)         0.100     2.080 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[18]/Q
                         net (fo=1, routed)           0.082     2.162    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg_n_2049_[18]
    SLICE_X148Y115       LUT3 (Prop_lut3_I2_O)        0.028     2.190 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.190    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data[6]_i_1__1_n_2049
    SLICE_X148Y115       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.889     2.354    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/clk
    SLICE_X148Y115       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data_reg[6]/C
                         clock pessimism             -0.362     1.991    
    SLICE_X148Y115       FDRE (Hold_fdre_C_D)         0.087     2.078    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_3_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y21    design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y4   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y148   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y140   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y144   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y138   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y146   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y142   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y104   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y108   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y144  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/adc_valid_i0_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X150Y120  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X150Y120  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X150Y120  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X151Y120  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X151Y120  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y121  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[42]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y121  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y121  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[45]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y121  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y115  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y115  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y119  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y109  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y109  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y140  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y140  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y134  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y119  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y140  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[36]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        1.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.223ns (8.118%)  route 2.524ns (91.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 8.002 - 4.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.328     3.900    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X0Y223         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y223         FDRE (Prop_fdre_C_Q)         0.223     4.123 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.524     6.647    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y99         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.629     8.002    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y99         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.199     8.201    
                         clock uncertainty           -0.035     8.165    
    OLOGIC_X0Y99         ODDR (Setup_oddr_C_D1)      -0.500     7.665    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.223ns (8.456%)  route 2.414ns (91.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 8.002 - 4.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.328     3.900    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X0Y223         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y223         FDRE (Prop_fdre_C_Q)         0.223     4.123 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.414     6.537    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y99         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.629     8.002    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y99         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.199     8.201    
                         clock uncertainty           -0.035     8.165    
    OLOGIC_X0Y99         ODDR (Setup_oddr_C_D2)      -0.473     7.692    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.223ns (9.951%)  route 2.018ns (90.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.018     6.159    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D1)      -0.500     7.663    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.223ns (10.732%)  route 1.855ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.344     3.916    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.223     4.139 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.855     5.994    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[23]_0[0]
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[11]/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X8Y232         FDRE (Setup_fdre_C_CE)      -0.178     7.592    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[11]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.223ns (10.732%)  route 1.855ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.344     3.916    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.223     4.139 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.855     5.994    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[23]_0[0]
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[1]/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X8Y232         FDRE (Setup_fdre_C_CE)      -0.178     7.592    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.223ns (10.732%)  route 1.855ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.344     3.916    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.223     4.139 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.855     5.994    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[10]/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X8Y232         FDRE (Setup_fdre_C_CE)      -0.178     7.592    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[10]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.223ns (10.732%)  route 1.855ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.344     3.916    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.223     4.139 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.855     5.994    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[11]/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X8Y232         FDRE (Setup_fdre_C_CE)      -0.178     7.592    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[11]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.223ns (10.732%)  route 1.855ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.344     3.916    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.223     4.139 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.855     5.994    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]_0
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X8Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[1]/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X8Y232         FDRE (Setup_fdre_C_CE)      -0.178     7.592    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[1]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.223ns (10.465%)  route 1.908ns (89.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           1.908     6.049    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.473     7.690    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.223ns (11.388%)  route 1.735ns (88.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.344     3.916    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.223     4.139 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.735     5.874    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[23]_0[0]
    SLICE_X9Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X9Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[0]/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X9Y232         FDRE (Setup_fdre_C_CE)      -0.201     7.569    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  1.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.600     1.811    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X7Y231         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y231         FDRE (Prop_fdre_C_Q)         0.100     1.911 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.055     1.965    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg_n_2049_[4]
    SLICE_X6Y231         LUT4 (Prop_lut4_I1_O)        0.028     1.993 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p[4]_i_1/O
                         net (fo=1, routed)           0.000     1.993    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p[4]
    SLICE_X6Y231         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.803     2.159    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X6Y231         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p_reg[4]/C
                         clock pessimism             -0.337     1.822    
    SLICE_X6Y231         FDRE (Hold_fdre_C_D)         0.087     1.909    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.604     1.815    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X3Y236         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y236         FDRE (Prop_fdre_C_Q)         0.100     1.915 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[1]/Q
                         net (fo=4, routed)           0.072     1.987    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn1_data_pn_reg[12][1]
    SLICE_X2Y236         LUT5 (Prop_lut5_I4_O)        0.028     2.015 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.015    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/pn1fn_return[7]
    SLICE_X2Y236         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.808     2.164    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X2Y236         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[7]/C
                         clock pessimism             -0.338     1.826    
    SLICE_X2Y236         FDRE (Hold_fdre_C_D)         0.087     1.913    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X1Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDCE (Prop_fdce_C_Q)         0.100     1.920 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/Q
                         net (fo=1, routed)           0.055     1.975    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1
    SLICE_X1Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X1Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/C
                         clock pessimism             -0.350     1.820    
    SLICE_X1Y202         FDCE (Hold_fdce_C_D)         0.047     1.867    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.595     1.806    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y224         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y224         FDPE (Prop_fdpe_C_Q)         0.100     1.906 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.961    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_2049
    SLICE_X3Y224         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.797     2.153    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y224         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.347     1.806    
    SLICE_X3Y224         FDPE (Hold_fdpe_C_D)         0.047     1.853    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.565     1.776    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X13Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y228        FDCE (Prop_fdce_C_Q)         0.100     1.876 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.931    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1
    SLICE_X13Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.769     2.125    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X13Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.349     1.776    
    SLICE_X13Y228        FDCE (Hold_fdce_C_D)         0.047     1.823    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.562     1.773    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X13Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y225        FDCE (Prop_fdce_C_Q)         0.100     1.873 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.928    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X13Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.765     2.121    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X13Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.348     1.773    
    SLICE_X13Y225        FDCE (Hold_fdce_C_D)         0.047     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.564     1.775    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y223        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y223        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.930    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X11Y223        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.766     2.122    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y223        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.347     1.775    
    SLICE_X11Y223        FDCE (Hold_fdce_C_D)         0.047     1.822    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.569     1.780    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X11Y231        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y231        FDCE (Prop_fdce_C_Q)         0.100     1.880 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.935    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X11Y231        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.772     2.128    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X11Y231        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.348     1.780    
    SLICE_X11Y231        FDCE (Hold_fdce_C_D)         0.047     1.827    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.600     1.811    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X1Y219         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y219         FDCE (Prop_fdce_C_Q)         0.100     1.911 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.966    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X1Y219         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.803     2.159    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X1Y219         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.348     1.811    
    SLICE_X1Y219         FDCE (Hold_fdce_C_D)         0.047     1.858    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.600     1.811    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X7Y231         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y231         FDRE (Prop_fdre_C_Q)         0.100     1.911 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.081     1.991    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg_n_2049_[2]
    SLICE_X6Y231         LUT4 (Prop_lut4_I1_O)        0.028     2.019 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p[2]_i_1/O
                         net (fo=1, routed)           0.000     2.019    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p[2]
    SLICE_X6Y231         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.803     2.159    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X6Y231         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p_reg[2]/C
                         clock pessimism             -0.337     1.822    
    SLICE_X6Y231         FDRE (Hold_fdre_C_D)         0.087     1.909    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_0_p_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad4
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9364_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB18_X0Y90    design_1_i/AD9364/dac_fifo_ad9364_0/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y16  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y202   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y210   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y212   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y208   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y206   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y204   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y248   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y246   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y237   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y237   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X13Y240   design_1_i/AD9364/axi_ad9364/inst/adc_valid_i0_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_data_1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X10Y239   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y239   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X13Y239   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y239   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y239   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X7Y242    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X6Y242    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y234    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X5Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X5Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X5Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X5Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X8Y235    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X7Y242    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X8Y235    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        9.218ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.218ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.808ns  (logic 0.259ns (32.065%)  route 0.549ns (67.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.549     0.808    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X8Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y137         FDRE (Setup_fdre_C_D)        0.026    10.026    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  9.218    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.664ns  (logic 0.204ns (30.735%)  route 0.460ns (69.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.460     0.664    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X4Y141         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y141         FDRE (Setup_fdre_C_D)       -0.091     9.909    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (38.994%)  route 0.369ns (61.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.369     0.605    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X8Y139         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y139         FDRE (Setup_fdre_C_D)       -0.061     9.939    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.342ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.600ns  (logic 0.236ns (39.304%)  route 0.364ns (60.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.364     0.600    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X8Y137         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y137         FDRE (Setup_fdre_C_D)       -0.058     9.942    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  9.342    

Slack (MET) :             9.350ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.588ns  (logic 0.204ns (34.709%)  route 0.384ns (65.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.384     0.588    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y110        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y110        FDRE (Setup_fdre_C_D)       -0.062     9.938    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  9.350    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.513ns  (logic 0.204ns (39.800%)  route 0.309ns (60.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.309     0.513    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X13Y111        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y111        FDRE (Setup_fdre_C_D)       -0.092     9.908    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.400ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.510ns  (logic 0.236ns (46.269%)  route 0.274ns (53.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.274     0.510    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X5Y140         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y140         FDRE (Setup_fdre_C_D)       -0.090     9.910    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  9.400    

Slack (MET) :             9.404ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (38.018%)  route 0.364ns (61.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.364     0.587    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X13Y112        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y112        FDRE (Setup_fdre_C_D)       -0.009     9.991    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  9.404    

Slack (MET) :             9.408ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.532ns  (logic 0.236ns (44.381%)  route 0.296ns (55.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.296     0.532    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X10Y139        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y139        FDRE (Setup_fdre_C_D)       -0.060     9.940    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  9.408    

Slack (MET) :             9.414ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.523ns  (logic 0.236ns (45.159%)  route 0.287ns (54.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.287     0.523    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X8Y140         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y140         FDRE (Setup_fdre_C_D)       -0.063     9.937    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.937    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  9.414    





---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.934ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (MaxDelay Path 32.552ns)
  Data Path Delay:        0.560ns  (logic 0.204ns (36.446%)  route 0.356ns (63.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.552ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.356     0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X14Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.552    32.552    
    SLICE_X14Y46         FDCE (Setup_fdce_C_D)       -0.058    32.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.494    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                 31.934    

Slack (MET) :             31.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (MaxDelay Path 32.552ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.849%)  route 0.382ns (63.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.552ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.382     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X14Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.552    32.552    
    SLICE_X14Y46         FDCE (Setup_fdce_C_D)        0.021    32.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.573    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 31.968    

Slack (MET) :             31.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (MaxDelay Path 32.552ns)
  Data Path Delay:        0.495ns  (logic 0.204ns (41.242%)  route 0.291ns (58.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.552ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.291     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.552    32.552    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)       -0.089    32.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.463    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                 31.968    

Slack (MET) :             31.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (MaxDelay Path 32.552ns)
  Data Path Delay:        0.478ns  (logic 0.204ns (42.701%)  route 0.274ns (57.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.552ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.274     0.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X35Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.552    32.552    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)       -0.092    32.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.460    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                 31.982    

Slack (MET) :             31.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (MaxDelay Path 32.552ns)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.935%)  route 0.271ns (57.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.552ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.271     0.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.552    32.552    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)       -0.089    32.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.463    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                 31.988    

Slack (MET) :             32.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (MaxDelay Path 32.552ns)
  Data Path Delay:        0.534ns  (logic 0.259ns (48.526%)  route 0.275ns (51.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.552ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.552    32.552    
    SLICE_X12Y47         FDCE (Setup_fdce_C_D)        0.021    32.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.573    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 32.039    

Slack (MET) :             32.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (MaxDelay Path 32.552ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.991%)  route 0.273ns (55.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.552ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.273     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X35Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.552    32.552    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)       -0.010    32.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.542    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 32.046    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (MaxDelay Path 32.552ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.482%)  route 0.302ns (57.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.552ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.302     0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X14Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.552    32.552    
    SLICE_X14Y47         FDCE (Setup_fdce_C_D)        0.021    32.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.573    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                 32.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        7.099ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.689ns  (logic 0.223ns (8.294%)  route 2.466ns (91.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.466     2.689    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X1Y122         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y122         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.689ns  (logic 0.223ns (8.294%)  route 2.466ns (91.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.466     2.689    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X1Y122         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y122         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.689ns  (logic 0.223ns (8.294%)  route 2.466ns (91.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.466     2.689    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X1Y122         FDPE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y122         FDPE (Recov_fdpe_C_PRE)     -0.178     9.822    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.508ns  (logic 0.223ns (8.891%)  route 2.285ns (91.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.285     2.508    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X2Y122         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y122         FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.508ns  (logic 0.223ns (8.891%)  route 2.285ns (91.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.285     2.508    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X2Y122         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y122         FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.508ns  (logic 0.223ns (8.891%)  route 2.285ns (91.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.285     2.508    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X2Y122         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y122         FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.508ns  (logic 0.223ns (8.891%)  route 2.285ns (91.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.285     2.508    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X2Y122         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y122         FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.946ns  (logic 0.223ns (11.457%)  route 1.723ns (88.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.723     1.946    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X6Y118         FDPE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y118         FDPE (Recov_fdpe_C_PRE)     -0.187     9.813    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -1.946    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.946ns  (logic 0.223ns (11.457%)  route 1.723ns (88.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.723     1.946    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X6Y118         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y118         FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -1.946    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.853ns  (logic 0.223ns (12.037%)  route 1.630ns (87.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.630     1.853    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X7Y117         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y117         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                  7.935    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       32.210ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.777ns  (logic 0.259ns (33.313%)  route 0.518ns (66.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.518     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X13Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)       -0.013    32.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.987    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 32.210    

Slack (MET) :             32.336ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.490%)  route 0.371ns (64.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.371     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y45         FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                 32.336    

Slack (MET) :             32.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.546ns  (logic 0.236ns (43.212%)  route 0.310ns (56.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.310     0.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X12Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)       -0.062    32.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.938    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                 32.392    

Slack (MET) :             32.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.827%)  route 0.284ns (58.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.284     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 32.422    

Slack (MET) :             32.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.568ns  (logic 0.259ns (45.636%)  route 0.309ns (54.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.309     0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X12Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)        0.023    33.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.023    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                 32.455    

Slack (MET) :             32.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.511ns  (logic 0.223ns (43.670%)  route 0.288ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.288     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X33Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 32.480    

Slack (MET) :             32.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.541ns  (logic 0.259ns (47.831%)  route 0.282ns (52.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y48         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.282     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                 32.481    

Slack (MET) :             32.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.498ns  (logic 0.223ns (44.742%)  route 0.275ns (55.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.275     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X33Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 32.492    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.211ns  (logic 0.266ns (8.285%)  route 2.945ns (91.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 32.009 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.941    27.170    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X102Y13        LUT1 (Prop_lut1_I0_O)        0.043    27.213 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          2.004    29.217    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X26Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.664    32.009    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X26Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[2]/C
                         clock pessimism             -0.670    31.338    
                         clock uncertainty           -0.390    30.948    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.304    30.644    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         30.644    
                         arrival time                         -29.217    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.211ns  (logic 0.266ns (8.285%)  route 2.945ns (91.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 32.009 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.941    27.170    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X102Y13        LUT1 (Prop_lut1_I0_O)        0.043    27.213 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          2.004    29.217    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X26Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.664    32.009    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X26Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[3]/C
                         clock pessimism             -0.670    31.338    
                         clock uncertainty           -0.390    30.948    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.304    30.644    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         30.644    
                         arrival time                         -29.217    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.208ns  (logic 0.266ns (8.291%)  route 2.942ns (91.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 32.009 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.941    27.170    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X102Y13        LUT1 (Prop_lut1_I0_O)        0.043    27.213 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          2.001    29.214    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X27Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.664    32.009    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X27Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[1]/C
                         clock pessimism             -0.670    31.338    
                         clock uncertainty           -0.390    30.948    
    SLICE_X27Y16         FDRE (Setup_fdre_C_R)       -0.304    30.644    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         30.644    
                         arrival time                         -29.214    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.208ns  (logic 0.266ns (8.291%)  route 2.942ns (91.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 32.009 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.941    27.170    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X102Y13        LUT1 (Prop_lut1_I0_O)        0.043    27.213 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          2.001    29.214    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X27Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.664    32.009    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X27Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[4]/C
                         clock pessimism             -0.670    31.338    
                         clock uncertainty           -0.390    30.948    
    SLICE_X27Y16         FDRE (Setup_fdre_C_R)       -0.304    30.644    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         30.644    
                         arrival time                         -29.214    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.208ns  (logic 0.266ns (8.291%)  route 2.942ns (91.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.543ns = ( 32.009 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.941    27.170    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X102Y13        LUT1 (Prop_lut1_I0_O)        0.043    27.213 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          2.001    29.214    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X27Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.664    32.009    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X27Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[5]/C
                         clock pessimism             -0.670    31.338    
                         clock uncertainty           -0.390    30.948    
    SLICE_X27Y16         FDRE (Setup_fdre_C_R)       -0.304    30.644    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         30.644    
                         arrival time                         -29.214    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.117ns  (logic 0.266ns (8.533%)  route 2.851ns (91.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 32.008 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.941    27.170    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X102Y13        LUT1 (Prop_lut1_I0_O)        0.043    27.213 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          1.910    29.123    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X28Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.663    32.008    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X28Y16         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[0]/C
                         clock pessimism             -0.670    31.337    
                         clock uncertainty           -0.390    30.947    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.304    30.643    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/frame_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         30.643    
                         arrival time                         -29.123    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/local_bit_reg/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.956ns  (logic 0.266ns (8.997%)  route 2.690ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.557ns = ( 31.995 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.941    27.170    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X102Y13        LUT1 (Prop_lut1_I0_O)        0.043    27.213 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          1.749    28.962    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X39Y23         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/local_bit_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.650    31.995    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X39Y23         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/local_bit_reg/C
                         clock pessimism             -0.670    31.324    
                         clock uncertainty           -0.390    30.934    
    SLICE_X39Y23         FDRE (Setup_fdre_C_R)       -0.304    30.630    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/local_bit_reg
  -------------------------------------------------------------------
                         required time                         30.630    
                         arrival time                         -28.962    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.882ns  (logic 0.266ns (9.229%)  route 2.616ns (90.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 31.951 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          1.476    27.705    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/lopt
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.043    27.748 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter[6]_i_1/O
                         net (fo=7, routed)           1.140    28.888    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter0
    SLICE_X86Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.606    31.951    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X86Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[3]/C
                         clock pessimism             -0.670    31.280    
                         clock uncertainty           -0.390    30.890    
    SLICE_X86Y12         FDRE (Setup_fdre_C_R)       -0.281    30.609    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         30.609    
                         arrival time                         -28.888    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.882ns  (logic 0.266ns (9.229%)  route 2.616ns (90.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 31.951 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          1.476    27.705    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/lopt
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.043    27.748 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter[6]_i_1/O
                         net (fo=7, routed)           1.140    28.888    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter0
    SLICE_X86Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.606    31.951    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X86Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[5]/C
                         clock pessimism             -0.670    31.280    
                         clock uncertainty           -0.390    30.890    
    SLICE_X86Y12         FDRE (Setup_fdre_C_R)       -0.281    30.609    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         30.609    
                         arrival time                         -28.888    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.882ns  (logic 0.266ns (9.229%)  route 2.616ns (90.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.601ns = ( 31.951 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.121ns = ( 26.006 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.755    26.006    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.223    26.229 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          1.476    27.705    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/lopt
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.043    27.748 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter[6]_i_1/O
                         net (fo=7, routed)           1.140    28.888    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter0
    SLICE_X86Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.606    31.951    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X86Y12         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[6]/C
                         clock pessimism             -0.670    31.280    
                         clock uncertainty           -0.390    30.890    
    SLICE_X86Y12         FDRE (Setup_fdre_C_R)       -0.281    30.609    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/pilot_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         30.609    
                         arrival time                         -28.888    
  -------------------------------------------------------------------
                         slack                                  1.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.128ns (15.873%)  route 0.678ns (84.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.721    -0.327    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X47Y24         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.227 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/Q
                         net (fo=2, routed)           0.678     0.451    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data_off
    SLICE_X48Y21         LUT5 (Prop_lut5_I3_O)        0.028     0.479 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/loc_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.479    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub_n_2052
    SLICE_X48Y21         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.979    -0.193    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X48Y21         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[1]/C
                         clock pessimism              0.121    -0.071    
                         clock uncertainty            0.390     0.318    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.060     0.378    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.128ns (15.830%)  route 0.681ns (84.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.721    -0.327    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X47Y24         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.227 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/Q
                         net (fo=2, routed)           0.681     0.453    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data_off
    SLICE_X48Y21         LUT5 (Prop_lut5_I3_O)        0.028     0.481 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/loc_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.481    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub_n_2053
    SLICE_X48Y21         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.979    -0.193    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X48Y21         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[0]/C
                         clock pessimism              0.121    -0.071    
                         clock uncertainty            0.390     0.318    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.060     0.378    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.128ns (15.534%)  route 0.696ns (84.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.721    -0.327    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X47Y25         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.100    -0.227 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[1]/Q
                         net (fo=3, routed)           0.696     0.469    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_in[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.028     0.497 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.497    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[1]_i_1_n_2049
    SLICE_X49Y15         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.985    -0.187    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X49Y15         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[1]/C
                         clock pessimism              0.121    -0.065    
                         clock uncertainty            0.390     0.324    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.060     0.384    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.244%)  route 0.712ns (84.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.724    -0.324    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X45Y26         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.100    -0.224 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[0]/Q
                         net (fo=3, routed)           0.712     0.487    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_in[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.028     0.515 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.515    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[0]_i_1_n_2049
    SLICE_X49Y15         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.985    -0.187    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X49Y15         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[0]/C
                         clock pessimism              0.121    -0.065    
                         clock uncertainty            0.390     0.324    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.061     0.385    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.100ns (12.357%)  route 0.709ns (87.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.723    -0.325    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk_h
    SLICE_X45Y24         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.225 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[2]/Q
                         net (fo=1, routed)           0.709     0.484    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data[2]
    SLICE_X78Y17         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.946    -0.226    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X78Y17         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[2]/C
                         clock pessimism              0.121    -0.104    
                         clock uncertainty            0.390     0.285    
    SLICE_X78Y17         FDRE (Hold_fdre_C_D)         0.059     0.344    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.100ns (12.555%)  route 0.696ns (87.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.723    -0.325    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk_h
    SLICE_X45Y24         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.225 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[4]/Q
                         net (fo=1, routed)           0.696     0.471    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data[4]
    SLICE_X78Y17         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.946    -0.226    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X78Y17         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[4]/C
                         clock pessimism              0.121    -0.104    
                         clock uncertainty            0.390     0.285    
    SLICE_X78Y17         FDRE (Hold_fdre_C_D)         0.042     0.327    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.327    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.128ns (14.873%)  route 0.733ns (85.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.721    -0.327    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X47Y24         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.227 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[2]/Q
                         net (fo=3, routed)           0.733     0.505    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_in[2]
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.028     0.533 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[2]_i_2/O
                         net (fo=1, routed)           0.000     0.533    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[2]_i_2_n_2049
    SLICE_X49Y15         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.985    -0.187    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X49Y15         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[2]/C
                         clock pessimism              0.121    -0.065    
                         clock uncertainty            0.390     0.324    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.060     0.384    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.100ns (12.010%)  route 0.733ns (87.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.723    -0.325    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk_h
    SLICE_X45Y24         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.225 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[3]/Q
                         net (fo=1, routed)           0.733     0.507    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data[3]
    SLICE_X78Y17         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.946    -0.226    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X78Y17         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[3]/C
                         clock pessimism              0.121    -0.104    
                         clock uncertainty            0.390     0.285    
    SLICE_X78Y17         FDRE (Hold_fdre_C_D)         0.059     0.344    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/oindex_subc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.124%)  route 0.666ns (83.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.709    -0.339    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.100    -0.239 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.504     0.265    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X102Y13        LUT1 (Prop_lut1_I0_O)        0.028     0.293 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          0.162     0.454    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/SR[0]
    SLICE_X100Y13        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/oindex_subc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.963    -0.209    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/clk_low_data
    SLICE_X100Y13        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/oindex_subc_reg[1]/C
                         clock pessimism              0.121    -0.087    
                         clock uncertainty            0.390     0.302    
    SLICE_X100Y13        FDRE (Hold_fdre_C_R)        -0.014     0.288    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/oindex_subc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/osop_reg/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.124%)  route 0.666ns (83.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.709    -0.339    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X101Y42        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDRE (Prop_fdre_C_Q)         0.100    -0.239 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.504     0.265    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X102Y13        LUT1 (Prop_lut1_I0_O)        0.028     0.293 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          0.162     0.454    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/SR[0]
    SLICE_X100Y13        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/osop_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.963    -0.209    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/clk_low_data
    SLICE_X100Y13        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/osop_reg/C
                         clock pessimism              0.121    -0.087    
                         clock uncertainty            0.390     0.302    
    SLICE_X100Y13        FDRE (Hold_fdre_C_R)        -0.014     0.288    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/modulator_sub/osop_reg
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.935ns  (logic 0.302ns (15.611%)  route 1.633ns (84.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.250    29.386    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X49Y68         FDRE (Setup_fdre_C_CE)      -0.201    30.564    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         30.564    
                         arrival time                         -29.386    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.935ns  (logic 0.302ns (15.611%)  route 1.633ns (84.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.250    29.386    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[7]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X49Y68         FDRE (Setup_fdre_C_CE)      -0.201    30.564    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         30.564    
                         arrival time                         -29.386    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.935ns  (logic 0.302ns (15.611%)  route 1.633ns (84.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.250    29.386    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[8]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X49Y68         FDRE (Setup_fdre_C_CE)      -0.201    30.564    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         30.564    
                         arrival time                         -29.386    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.935ns  (logic 0.302ns (15.611%)  route 1.633ns (84.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.250    29.386    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[9]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X49Y68         FDRE (Setup_fdre_C_CE)      -0.201    30.564    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                         30.564    
                         arrival time                         -29.386    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.932ns  (logic 0.302ns (15.631%)  route 1.630ns (84.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 31.825 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.247    29.383    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.480    31.825    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/C
                         clock pessimism             -0.670    31.154    
                         clock uncertainty           -0.390    30.764    
    SLICE_X49Y70         FDRE (Setup_fdre_C_CE)      -0.201    30.563    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]
  -------------------------------------------------------------------
                         required time                         30.563    
                         arrival time                         -29.383    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.932ns  (logic 0.302ns (15.631%)  route 1.630ns (84.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 31.825 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.247    29.383    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.480    31.825    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/C
                         clock pessimism             -0.670    31.154    
                         clock uncertainty           -0.390    30.764    
    SLICE_X49Y70         FDRE (Setup_fdre_C_CE)      -0.201    30.563    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]
  -------------------------------------------------------------------
                         required time                         30.563    
                         arrival time                         -29.383    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.932ns  (logic 0.302ns (15.631%)  route 1.630ns (84.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 31.825 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.247    29.383    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.480    31.825    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/C
                         clock pessimism             -0.670    31.154    
                         clock uncertainty           -0.390    30.764    
    SLICE_X49Y70         FDRE (Setup_fdre_C_CE)      -0.201    30.563    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                         30.563    
                         arrival time                         -29.383    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.923ns  (logic 0.302ns (15.708%)  route 1.621ns (84.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.238    29.374    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X49Y69         FDRE (Setup_fdre_C_CE)      -0.201    30.564    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         30.564    
                         arrival time                         -29.374    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.923ns  (logic 0.302ns (15.708%)  route 1.621ns (84.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.238    29.374    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X49Y69         FDRE (Setup_fdre_C_CE)      -0.201    30.564    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                         30.564    
                         arrival time                         -29.374    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        1.923ns  (logic 0.302ns (15.708%)  route 1.621ns (84.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.484ns = ( 27.451 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.392    27.451    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.259    27.710 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.383    28.093    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I1_O)        0.043    28.136 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.238    29.374    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X49Y69         FDRE (Setup_fdre_C_CE)      -0.201    30.564    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                         30.564    
                         arrival time                         -29.374    
  -------------------------------------------------------------------
                         slack                                  1.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.100ns (12.565%)  route 0.696ns (87.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X60Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.354 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.696     0.341    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_2049
    SLICE_X57Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.810    -0.362    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X57Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_prev_reg/C
                         clock pessimism              0.121    -0.240    
                         clock uncertainty            0.390     0.149    
    SLICE_X57Y112        FDRE (Hold_fdre_C_D)         0.038     0.187    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_prev_reg
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.118ns (14.480%)  route 0.697ns (85.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.118    -0.336 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.697     0.361    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_2049
    SLICE_X57Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.810    -0.362    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X57Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_prev_reg/C
                         clock pessimism              0.121    -0.240    
                         clock uncertainty            0.390     0.149    
    SLICE_X57Y112        FDRE (Hold_fdre_C_D)         0.040     0.189    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_prev_reg
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.128ns (13.353%)  route 0.831ns (86.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X60Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.354 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.170    -0.185    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.028    -0.157 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.661     0.504    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.909    -0.263    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/C
                         clock pessimism              0.121    -0.141    
                         clock uncertainty            0.390     0.248    
    SLICE_X49Y69         FDRE (Hold_fdre_C_CE)        0.010     0.258    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.128ns (13.353%)  route 0.831ns (86.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X60Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.354 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.170    -0.185    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.028    -0.157 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.661     0.504    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.909    -0.263    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/C
                         clock pessimism              0.121    -0.141    
                         clock uncertainty            0.390     0.248    
    SLICE_X49Y69         FDRE (Hold_fdre_C_CE)        0.010     0.258    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.128ns (13.353%)  route 0.831ns (86.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X60Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.354 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.170    -0.185    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.028    -0.157 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.661     0.504    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.909    -0.263    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/C
                         clock pessimism              0.121    -0.141    
                         clock uncertainty            0.390     0.248    
    SLICE_X49Y69         FDRE (Hold_fdre_C_CE)        0.010     0.258    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.128ns (13.353%)  route 0.831ns (86.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X60Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.354 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.170    -0.185    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.028    -0.157 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.661     0.504    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.909    -0.263    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[14]/C
                         clock pessimism              0.121    -0.141    
                         clock uncertainty            0.390     0.248    
    SLICE_X49Y69         FDRE (Hold_fdre_C_CE)        0.010     0.258    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X60Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.354 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.170    -0.185    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.028    -0.157 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.663     0.507    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.908    -0.264    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/C
                         clock pessimism              0.121    -0.142    
                         clock uncertainty            0.390     0.247    
    SLICE_X49Y70         FDRE (Hold_fdre_C_CE)        0.010     0.257    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X60Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.354 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.170    -0.185    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.028    -0.157 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.663     0.507    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.908    -0.264    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/C
                         clock pessimism              0.121    -0.142    
                         clock uncertainty            0.390     0.247    
    SLICE_X49Y70         FDRE (Hold_fdre_C_CE)        0.010     0.257    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.320%)  route 0.833ns (86.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X60Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.354 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.170    -0.185    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.028    -0.157 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.663     0.507    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.908    -0.264    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/C
                         clock pessimism              0.121    -0.142    
                         clock uncertainty            0.390     0.247    
    SLICE_X49Y70         FDRE (Hold_fdre_C_CE)        0.010     0.257    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.128ns (13.258%)  route 0.837ns (86.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.594    -0.454    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X60Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.354 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.170    -0.185    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_2049
    SLICE_X58Y112        LUT4 (Prop_lut4_I2_O)        0.028    -0.157 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.668     0.511    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.910    -0.262    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X49Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/C
                         clock pessimism              0.121    -0.140    
                         clock uncertainty            0.390     0.249    
    SLICE_X49Y68         FDRE (Hold_fdre_C_CE)        0.010     0.259    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.032ns,  Total Violation       -0.038ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 2.058ns (41.860%)  route 2.858ns (58.140%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.879 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.508     3.369    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.043     3.412 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[6]_i_1/O
                         net (fo=1, routed)           0.452     3.864    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[6]_i_1_n_2049
    SLICE_X34Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.659     4.879    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X34Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[6]/C
                         clock pessimism             -0.670     4.209    
                         clock uncertainty           -0.366     3.843    
    SLICE_X34Y21         FDCE (Setup_fdce_C_D)       -0.010     3.833    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 2.058ns (42.061%)  route 2.835ns (57.939%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.879 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.476     3.337    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.043     3.380 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[1]_i_1/O
                         net (fo=1, routed)           0.460     3.841    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[1]_i_1_n_2049
    SLICE_X34Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.659     4.879    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X34Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[1]/C
                         clock pessimism             -0.670     4.209    
                         clock uncertainty           -0.366     3.843    
    SLICE_X34Y21         FDCE (Setup_fdce_C_D)       -0.008     3.835    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.835    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.058ns (44.037%)  route 2.615ns (55.963%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 4.881 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.216     3.077    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.043     3.120 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=19, routed)          0.501     3.621    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_2049
    SLICE_X35Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.661     4.881    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X35Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[0]/C
                         clock pessimism             -0.670     4.211    
                         clock uncertainty           -0.366     3.845    
    SLICE_X35Y20         FDCE (Setup_fdce_C_CE)      -0.201     3.644    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.058ns (44.037%)  route 2.615ns (55.963%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 4.881 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.216     3.077    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.043     3.120 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=19, routed)          0.501     3.621    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_2049
    SLICE_X35Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.661     4.881    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X35Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep__0/C
                         clock pessimism             -0.670     4.211    
                         clock uncertainty           -0.366     3.845    
    SLICE_X35Y20         FDCE (Setup_fdce_C_CE)      -0.201     3.644    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 2.058ns (44.298%)  route 2.588ns (55.702%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.879 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.216     3.077    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.043     3.120 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=19, routed)          0.474     3.594    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_2049
    SLICE_X33Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.659     4.879    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X33Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep__0/C
                         clock pessimism             -0.670     4.209    
                         clock uncertainty           -0.366     3.843    
    SLICE_X33Y21         FDCE (Setup_fdce_C_CE)      -0.201     3.642    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 2.058ns (44.298%)  route 2.588ns (55.702%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.879 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.216     3.077    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.043     3.120 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=19, routed)          0.474     3.594    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_2049
    SLICE_X33Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.659     4.879    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X33Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep__1/C
                         clock pessimism             -0.670     4.209    
                         clock uncertainty           -0.366     3.843    
    SLICE_X33Y21         FDCE (Setup_fdce_C_CE)      -0.201     3.642    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 2.058ns (44.298%)  route 2.588ns (55.702%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.879 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.216     3.077    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.043     3.120 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=19, routed)          0.474     3.594    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_2049
    SLICE_X33Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.659     4.879    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X33Y21         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]/C
                         clock pessimism             -0.670     4.209    
                         clock uncertainty           -0.366     3.843    
    SLICE_X33Y21         FDCE (Setup_fdce_C_CE)      -0.201     3.642    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 2.058ns (44.311%)  route 2.586ns (55.689%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 4.881 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.216     3.077    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.043     3.120 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=19, routed)          0.473     3.592    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_2049
    SLICE_X32Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.661     4.881    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X32Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep/C
                         clock pessimism             -0.670     4.211    
                         clock uncertainty           -0.366     3.845    
    SLICE_X32Y20         FDCE (Setup_fdce_C_CE)      -0.201     3.644    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 2.058ns (44.311%)  route 2.586ns (55.689%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 4.881 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.216     3.077    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.043     3.120 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=19, routed)          0.473     3.592    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_2049
    SLICE_X32Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.661     4.881    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X32Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep/C
                         clock pessimism             -0.670     4.211    
                         clock uncertainty           -0.366     3.845    
    SLICE_X32Y20         FDCE (Setup_fdce_C_CE)      -0.201     3.644    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 2.058ns (44.311%)  route 2.586ns (55.689%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 4.881 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.052ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.826    -1.052    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X1Y9          RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      1.800     0.748 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[7]
                         net (fo=1, routed)           0.624     1.372    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data3[1]
    SLICE_X25Y23         LUT6 (Prop_lut6_I0_O)        0.043     1.415 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4/O
                         net (fo=2, routed)           0.334     1.749    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_4_n_2049
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.043     1.792 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.337     2.129    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.043     2.172 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.332     2.504    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.043     2.547 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=4, routed)           0.271     2.818    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.043     2.861 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3/O
                         net (fo=20, routed)          0.216     3.077    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_3_n_2049
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.043     3.120 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=19, routed)          0.473     3.592    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_2049
    SLICE_X32Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        1.661     4.881    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X32Y20         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep__1/C
                         clock pessimism             -0.670     4.211    
                         clock uncertainty           -0.366     3.845    
    SLICE_X32Y20         FDCE (Setup_fdce_C_CE)      -0.201     3.644    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          3.644    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  0.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oqam_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.160ns (21.004%)  route 0.602ns (78.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.587    -0.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X79Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oqam_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.091    -0.372 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oqam_reg[2]/Q
                         net (fo=1, routed)           0.602     0.229    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_index_m[2]
    SLICE_X80Y113        LUT2 (Prop_lut2_I1_O)        0.069     0.298 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/now_order[2]_i_2/O
                         net (fo=1, routed)           0.000     0.298    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/D[2]
    SLICE_X80Y113        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.811    -0.359    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X80Y113        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[2]/C
                         clock pessimism              0.121    -0.237    
                         clock uncertainty            0.366     0.129    
    SLICE_X80Y113        FDRE (Hold_fdre_C_D)         0.075     0.204    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oqam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.155ns (20.270%)  route 0.610ns (79.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.587    -0.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X79Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oqam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.091    -0.372 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oqam_reg[1]/Q
                         net (fo=1, routed)           0.610     0.237    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_index_m[1]
    SLICE_X80Y113        LUT2 (Prop_lut2_I1_O)        0.064     0.301 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/now_order[1]_i_1/O
                         net (fo=1, routed)           0.000     0.301    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/D[1]
    SLICE_X80Y113        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.811    -0.359    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X80Y113        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[1]/C
                         clock pessimism              0.121    -0.237    
                         clock uncertainty            0.366     0.129    
    SLICE_X80Y113        FDRE (Hold_fdre_C_D)         0.060     0.189    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.100ns (13.350%)  route 0.649ns (86.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.587    -0.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X77Y113        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[1][2]/Q
                         net (fo=1, routed)           0.649     0.286    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][4]_0[2]
    SLICE_X77Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.808    -0.362    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X77Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][2]/C
                         clock pessimism              0.121    -0.240    
                         clock uncertainty            0.366     0.126    
    SLICE_X77Y114        FDRE (Hold_fdre_C_D)         0.032     0.158    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.118ns (15.497%)  route 0.643ns (84.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.587    -0.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X78Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.118    -0.345 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[1][4]/Q
                         net (fo=1, routed)           0.643     0.298    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][4]_0[4]
    SLICE_X78Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.807    -0.363    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X78Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][4]/C
                         clock pessimism              0.121    -0.241    
                         clock uncertainty            0.366     0.125    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.040     0.165    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.091ns (12.478%)  route 0.638ns (87.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.587    -0.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X76Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y114        FDRE (Prop_fdre_C_Q)         0.091    -0.372 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[3][4]/Q
                         net (fo=1, routed)           0.638     0.266    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[3][4]_0[4]
    SLICE_X78Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.807    -0.363    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X78Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[3][4]/C
                         clock pessimism              0.121    -0.241    
                         clock uncertainty            0.366     0.125    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.007     0.132    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.100ns (12.792%)  route 0.682ns (87.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.587    -0.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X77Y113        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[1][3]/Q
                         net (fo=1, routed)           0.682     0.318    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][4]_0[3]
    SLICE_X78Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.807    -0.363    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X78Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][3]/C
                         clock pessimism              0.121    -0.241    
                         clock uncertainty            0.366     0.125    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.059     0.184    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.100ns (13.076%)  route 0.665ns (86.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.587    -0.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X79Y112        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[0][2]/Q
                         net (fo=1, routed)           0.665     0.301    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[0][4]_0[2]
    SLICE_X77Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.808    -0.362    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X77Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[0][2]/C
                         clock pessimism              0.121    -0.240    
                         clock uncertainty            0.366     0.126    
    SLICE_X77Y114        FDRE (Hold_fdre_C_D)         0.040     0.166    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.100ns (13.045%)  route 0.667ns (86.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.587    -0.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X76Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[2][0]/Q
                         net (fo=1, routed)           0.667     0.303    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][4]_0[0]
    SLICE_X81Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.811    -0.359    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X81Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][0]/C
                         clock pessimism              0.121    -0.237    
                         clock uncertainty            0.366     0.129    
    SLICE_X81Y114        FDRE (Hold_fdre_C_D)         0.038     0.167    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.100ns (12.835%)  route 0.679ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.586    -0.464    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X79Y113        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][1]/Q
                         net (fo=1, routed)           0.679     0.315    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][4]_0[1]
    SLICE_X81Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.811    -0.359    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X81Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][1]/C
                         clock pessimism              0.121    -0.237    
                         clock uncertainty            0.366     0.129    
    SLICE_X81Y114        FDRE (Hold_fdre_C_D)         0.047     0.176    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.091ns (12.424%)  route 0.641ns (87.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.591    -0.459    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X80Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.091    -0.368 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][0]/Q
                         net (fo=1, routed)           0.641     0.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][4]_0[0]
    SLICE_X81Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1678, routed)        0.811    -0.359    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X81Y114        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][0]/C
                         clock pessimism              0.121    -0.237    
                         clock uncertainty            0.366     0.129    
    SLICE_X81Y114        FDRE (Hold_fdre_C_D)         0.005     0.134    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.977ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (MaxDelay Path 3.617ns)
  Data Path Delay:        0.631ns  (logic 0.259ns (41.070%)  route 0.372ns (58.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.617ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.372     0.631    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X87Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.617     3.617    
    SLICE_X87Y125        FDRE (Setup_fdre_C_D)       -0.009     3.608    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (MaxDelay Path 3.617ns)
  Data Path Delay:        0.510ns  (logic 0.236ns (46.269%)  route 0.274ns (53.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.617ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.274     0.510    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X85Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.617     3.617    
    SLICE_X85Y125        FDRE (Setup_fdre_C_D)       -0.090     3.527    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.527    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (MaxDelay Path 3.617ns)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.026%)  route 0.293ns (58.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.617ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.293     0.497    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X88Y124        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.617     3.617    
    SLICE_X88Y124        FDRE (Setup_fdre_C_D)       -0.092     3.525    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.525    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (MaxDelay Path 3.617ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.302%)  route 0.280ns (55.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.617ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.280     0.503    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X85Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.617     3.617    
    SLICE_X85Y125        FDRE (Setup_fdre_C_D)       -0.009     3.608    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.608    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  3.105    





---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.302ns (14.137%)  route 1.834ns (85.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.586ns = ( 3.030 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.323     0.455    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/lopt
    SLICE_X100Y12        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/count_pr_0[10]_i_1/O
                         net (fo=11, routed)          0.512     1.009    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0_n_2052
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.619     3.030    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[10]/C
                         clock pessimism             -0.670     2.360    
                         clock uncertainty           -0.362     1.999    
    SLICE_X105Y12        FDRE (Setup_fdre_C_R)       -0.304     1.695    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[10]
  -------------------------------------------------------------------
                         required time                          1.695    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.302ns (14.137%)  route 1.834ns (85.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.586ns = ( 3.030 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.323     0.455    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/lopt
    SLICE_X100Y12        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/count_pr_0[10]_i_1/O
                         net (fo=11, routed)          0.512     1.009    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0_n_2052
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.619     3.030    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[1]/C
                         clock pessimism             -0.670     2.360    
                         clock uncertainty           -0.362     1.999    
    SLICE_X105Y12        FDRE (Setup_fdre_C_R)       -0.304     1.695    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[1]
  -------------------------------------------------------------------
                         required time                          1.695    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.302ns (14.137%)  route 1.834ns (85.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.586ns = ( 3.030 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.323     0.455    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/lopt
    SLICE_X100Y12        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/count_pr_0[10]_i_1/O
                         net (fo=11, routed)          0.512     1.009    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0_n_2052
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.619     3.030    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[2]/C
                         clock pessimism             -0.670     2.360    
                         clock uncertainty           -0.362     1.999    
    SLICE_X105Y12        FDRE (Setup_fdre_C_R)       -0.304     1.695    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[2]
  -------------------------------------------------------------------
                         required time                          1.695    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.302ns (14.137%)  route 1.834ns (85.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.586ns = ( 3.030 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.323     0.455    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/lopt
    SLICE_X100Y12        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/count_pr_0[10]_i_1/O
                         net (fo=11, routed)          0.512     1.009    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0_n_2052
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.619     3.030    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[8]/C
                         clock pessimism             -0.670     2.360    
                         clock uncertainty           -0.362     1.999    
    SLICE_X105Y12        FDRE (Setup_fdre_C_R)       -0.304     1.695    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[8]
  -------------------------------------------------------------------
                         required time                          1.695    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.302ns (14.137%)  route 1.834ns (85.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.586ns = ( 3.030 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.323     0.455    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/lopt
    SLICE_X100Y12        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0/count_pr_0[10]_i_1/O
                         net (fo=11, routed)          0.512     1.009    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_fft_sub_s0_n_2052
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.619     3.030    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X105Y12        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[9]/C
                         clock pessimism             -0.670     2.360    
                         clock uncertainty           -0.362     1.999    
    SLICE_X105Y12        FDRE (Setup_fdre_C_R)       -0.304     1.695    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_pr_0_reg[9]
  -------------------------------------------------------------------
                         required time                          1.695    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.302ns (13.975%)  route 1.859ns (86.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.610ns = ( 3.006 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.164     0.296    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aresetn
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.043     0.339 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1/O
                         net (fo=32, routed)          0.695     1.034    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1_n_2049
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.595     3.006    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[1]/C
                         clock pessimism             -0.670     2.336    
                         clock uncertainty           -0.362     1.975    
    SLICE_X79Y10         FDRE (Setup_fdre_C_CE)      -0.201     1.774    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          1.774    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.302ns (13.975%)  route 1.859ns (86.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.610ns = ( 3.006 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.164     0.296    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aresetn
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.043     0.339 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1/O
                         net (fo=32, routed)          0.695     1.034    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1_n_2049
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.595     3.006    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[2]/C
                         clock pessimism             -0.670     2.336    
                         clock uncertainty           -0.362     1.975    
    SLICE_X79Y10         FDRE (Setup_fdre_C_CE)      -0.201     1.774    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          1.774    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.302ns (13.975%)  route 1.859ns (86.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.610ns = ( 3.006 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.164     0.296    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aresetn
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.043     0.339 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1/O
                         net (fo=32, routed)          0.695     1.034    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1_n_2049
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.595     3.006    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[3]/C
                         clock pessimism             -0.670     2.336    
                         clock uncertainty           -0.362     1.975    
    SLICE_X79Y10         FDRE (Setup_fdre_C_CE)      -0.201     1.774    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          1.774    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.302ns (13.975%)  route 1.859ns (86.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.610ns = ( 3.006 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.164     0.296    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aresetn
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.043     0.339 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1/O
                         net (fo=32, routed)          0.695     1.034    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1_n_2049
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.595     3.006    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[4]/C
                         clock pessimism             -0.670     2.336    
                         clock uncertainty           -0.362     1.975    
    SLICE_X79Y10         FDRE (Setup_fdre_C_CE)      -0.201     1.774    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          1.774    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.302ns (13.975%)  route 1.859ns (86.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.610ns = ( 3.006 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         1.164     0.296    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aresetn
    SLICE_X76Y21         LUT6 (Prop_lut6_I0_O)        0.043     0.339 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1/O
                         net (fo=32, routed)          0.695     1.034    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out[32]_i_1_n_2049
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       1.595     3.006    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X79Y10         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[5]/C
                         clock pessimism             -0.670     2.336    
                         clock uncertainty           -0.362     1.975    
    SLICE_X79Y10         FDRE (Setup_fdre_C_CE)      -0.201     1.774    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          1.774    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  0.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.751%)  route 0.593ns (82.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.443     0.368    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X69Y43         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.959    -0.211    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X69Y43         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[10]/C
                         clock pessimism              0.121    -0.089    
                         clock uncertainty            0.362     0.272    
    SLICE_X69Y43         FDRE (Hold_fdre_C_CE)        0.010     0.282    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.751%)  route 0.593ns (82.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.443     0.368    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X69Y43         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.959    -0.211    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X69Y43         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[11]/C
                         clock pessimism              0.121    -0.089    
                         clock uncertainty            0.362     0.272    
    SLICE_X69Y43         FDRE (Hold_fdre_C_CE)        0.010     0.282    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.751%)  route 0.593ns (82.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.443     0.368    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X69Y43         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.959    -0.211    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X69Y43         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[12]/C
                         clock pessimism              0.121    -0.089    
                         clock uncertainty            0.362     0.272    
    SLICE_X69Y43         FDRE (Hold_fdre_C_CE)        0.010     0.282    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.128ns (17.646%)  route 0.597ns (82.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.447     0.372    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X71Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.957    -0.213    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X71Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[7]/C
                         clock pessimism              0.121    -0.091    
                         clock uncertainty            0.362     0.270    
    SLICE_X71Y41         FDRE (Hold_fdre_C_CE)        0.010     0.280    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.128ns (17.620%)  route 0.598ns (82.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.448     0.373    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X71Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.957    -0.213    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X71Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[0]/C
                         clock pessimism              0.121    -0.091    
                         clock uncertainty            0.362     0.270    
    SLICE_X71Y40         FDRE (Hold_fdre_C_CE)        0.010     0.280    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.128ns (17.620%)  route 0.598ns (82.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.448     0.373    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X71Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.957    -0.213    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X71Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[4]/C
                         clock pessimism              0.121    -0.091    
                         clock uncertainty            0.362     0.270    
    SLICE_X71Y40         FDRE (Hold_fdre_C_CE)        0.010     0.280    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (17.004%)  route 0.625ns (82.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.474     0.399    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X70Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.957    -0.213    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[1]/C
                         clock pessimism              0.121    -0.091    
                         clock uncertainty            0.362     0.270    
    SLICE_X70Y40         FDRE (Hold_fdre_C_CE)        0.030     0.300    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (17.004%)  route 0.625ns (82.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.474     0.399    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X70Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.957    -0.213    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[2]/C
                         clock pessimism              0.121    -0.091    
                         clock uncertainty            0.362     0.270    
    SLICE_X70Y40         FDRE (Hold_fdre_C_CE)        0.030     0.300    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (17.004%)  route 0.625ns (82.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.474     0.399    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X70Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.957    -0.213    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[3]/C
                         clock pessimism              0.121    -0.091    
                         clock uncertainty            0.362     0.270    
    SLICE_X70Y40         FDRE (Hold_fdre_C_CE)        0.030     0.300    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.915%)  route 0.629ns (83.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.697    -0.353    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/clk_l
    SLICE_X64Y42         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.100    -0.253 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg/Q
                         net (fo=33, routed)          0.150    -0.103    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/osop_reg_0
    SLICE_X64Y42         LUT3 (Prop_lut3_I1_O)        0.028    -0.075 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/find_max_sub/count_dtct[12]_i_1/O
                         net (fo=13, routed)          0.478     0.403    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct
    SLICE_X70Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=16418, routed)       0.957    -0.213    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/clk
    SLICE_X70Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[5]/C
                         clock pessimism              0.121    -0.091    
                         clock uncertainty            0.362     0.270    
    SLICE_X70Y41         FDRE (Hold_fdre_C_CE)        0.030     0.300    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_lite_sub/count_dtct_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.774ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.591ns  (logic 0.204ns (34.491%)  route 0.387ns (65.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.387     0.591    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X90Y126        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X90Y126        FDRE (Setup_fdre_C_D)       -0.060     5.365    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.399%)  route 0.279ns (55.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.279     0.502    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X89Y125        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X89Y125        FDRE (Setup_fdre_C_D)       -0.010     5.415    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.201%)  route 0.270ns (54.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.270     0.493    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X89Y126        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X89Y126        FDRE (Setup_fdre_C_D)       -0.009     5.416    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.416    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.238%)  route 0.270ns (54.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X88Y126        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.270     0.493    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X90Y126        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X90Y126        FDRE (Setup_fdre_C_D)        0.022     5.447    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  4.954    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        3.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[0]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 0.266ns (4.661%)  route 5.441ns (95.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 9.205 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.716     4.396    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in
    SLICE_X150Y138       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.389     9.205    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X150Y138       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[0]/C
                         clock pessimism             -0.638     8.566    
                         clock uncertainty           -0.092     8.474    
    SLICE_X150Y138       FDCE (Recov_fdce_C_CLR)     -0.212     8.262    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[2]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 0.266ns (4.661%)  route 5.441ns (95.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 9.205 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.716     4.396    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in
    SLICE_X150Y138       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.389     9.205    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X150Y138       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[2]/C
                         clock pessimism             -0.638     8.566    
                         clock uncertainty           -0.092     8.474    
    SLICE_X150Y138       FDCE (Recov_fdce_C_CLR)     -0.212     8.262    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[3]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 0.266ns (4.661%)  route 5.441ns (95.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 9.205 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.716     4.396    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in
    SLICE_X150Y138       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.389     9.205    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X150Y138       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[3]/C
                         clock pessimism             -0.638     8.566    
                         clock uncertainty           -0.092     8.474    
    SLICE_X150Y138       FDCE (Recov_fdce_C_CLR)     -0.212     8.262    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[16]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.266ns (4.741%)  route 5.344ns (95.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 9.202 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.619     4.300    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in
    SLICE_X146Y135       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.386     9.202    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X146Y135       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[16]/C
                         clock pessimism             -0.638     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X146Y135       FDCE (Recov_fdce_C_CLR)     -0.212     8.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[16]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[17]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.266ns (4.741%)  route 5.344ns (95.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 9.202 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.619     4.300    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in
    SLICE_X146Y135       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.386     9.202    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X146Y135       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[17]/C
                         clock pessimism             -0.638     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X146Y135       FDCE (Recov_fdce_C_CLR)     -0.212     8.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[19]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.266ns (4.741%)  route 5.344ns (95.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 9.202 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.619     4.300    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in
    SLICE_X146Y135       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.386     9.202    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X146Y135       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[19]/C
                         clock pessimism             -0.638     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X146Y135       FDCE (Recov_fdce_C_CLR)     -0.212     8.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[19]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[16]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.266ns (4.741%)  route 5.344ns (95.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 9.202 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.619     4.300    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/p_0_in
    SLICE_X146Y135       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.386     9.202    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X146Y135       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[16]/C
                         clock pessimism             -0.638     8.563    
                         clock uncertainty           -0.092     8.471    
    SLICE_X146Y135       FDCE (Recov_fdce_C_CLR)     -0.212     8.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.266ns (4.812%)  route 5.262ns (95.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.537     4.217    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X139Y133       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.332     9.148    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X139Y133       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg/C
                         clock pessimism             -0.638     8.509    
                         clock uncertainty           -0.092     8.417    
    SLICE_X139Y133       FDCE (Recov_fdce_C_CLR)     -0.212     8.205    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          8.205    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer_reg[28]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.266ns (4.830%)  route 5.241ns (95.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.516     4.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X140Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.332     9.148    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X140Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer_reg[28]/C
                         clock pessimism             -0.638     8.509    
                         clock uncertainty           -0.092     8.417    
    SLICE_X140Y132       FDCE (Recov_fdce_C_CLR)     -0.212     8.205    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.205    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer_reg[29]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.266ns (4.830%)  route 5.241ns (95.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.311ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.527    -1.311    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.223    -1.088 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         3.725     2.637    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X137Y104       LUT1 (Prop_lut1_I0_O)        0.043     2.680 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.516     4.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X140Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051    12.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.771     5.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.017     7.733    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.332     9.148    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X140Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer_reg[29]/C
                         clock pessimism             -0.638     8.509    
                         clock uncertainty           -0.092     8.417    
    SLICE_X140Y132       FDCE (Recov_fdce_C_CLR)     -0.212     8.205    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.205    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.091ns (26.128%)  route 0.257ns (73.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.342    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y143         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.091    -0.251 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.257     0.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y141        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.925    -0.219    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y141        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/C
                         clock pessimism             -0.063    -0.281    
    OLOGIC_X0Y141        ODDR (Remov_oddr_C_R)       -0.036    -0.317    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.091ns (25.212%)  route 0.270ns (74.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.342    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y143         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.091    -0.251 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.270     0.019    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y145        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.926    -0.218    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y145        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst/C
                         clock pessimism             -0.063    -0.280    
    OLOGIC_X0Y145        ODDR (Remov_oddr_C_R)       -0.036    -0.316    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.091ns (23.373%)  route 0.298ns (76.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.342    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y143         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.091    -0.251 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.298     0.047    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y140        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.924    -0.220    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y140        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/C
                         clock pessimism             -0.063    -0.282    
    OLOGIC_X0Y140        ODDR (Remov_oddr_C_R)       -0.036    -0.318    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.091ns (21.612%)  route 0.330ns (78.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.342    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y143         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.091    -0.251 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.330     0.079    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y135        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.921    -0.223    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y135        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst/C
                         clock pessimism             -0.063    -0.285    
    OLOGIC_X0Y135        ODDR (Remov_oddr_C_R)       -0.036    -0.321    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.091ns (17.552%)  route 0.427ns (82.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.342    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y143         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.091    -0.251 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.427     0.176    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y132        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.919    -0.225    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y132        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst/C
                         clock pessimism             -0.063    -0.287    
    OLOGIC_X0Y132        ODDR (Remov_oddr_C_R)       -0.036    -0.323    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_rack_int_reg/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.270%)  route 0.447ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.674    -0.344    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.100    -0.244 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.288     0.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X8Y151         LUT1 (Prop_lut1_I0_O)        0.028     0.072 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.159     0.230    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/p_0_in
    SLICE_X8Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.793    -0.351    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/s_axi_aclk
    SLICE_X8Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_rack_int_reg/C
                         clock pessimism              0.117    -0.233    
    SLICE_X8Y152         FDCE (Remov_fdce_C_CLR)     -0.050    -0.283    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.270%)  route 0.447ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.674    -0.344    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.100    -0.244 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.288     0.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X8Y151         LUT1 (Prop_lut1_I0_O)        0.028     0.072 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.159     0.230    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X8Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.793    -0.351    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X8Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg/C
                         clock pessimism              0.117    -0.233    
    SLICE_X8Y152         FDCE (Remov_fdce_C_CLR)     -0.050    -0.283    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rack_int_reg/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.270%)  route 0.447ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.674    -0.344    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.100    -0.244 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.288     0.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X8Y151         LUT1 (Prop_lut1_I0_O)        0.028     0.072 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.159     0.230    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg
    SLICE_X8Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.793    -0.351    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X8Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rack_int_reg/C
                         clock pessimism              0.117    -0.233    
    SLICE_X8Y152         FDCE (Remov_fdce_C_CLR)     -0.050    -0.283    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.270%)  route 0.447ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.674    -0.344    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.100    -0.244 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.288     0.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X8Y151         LUT1 (Prop_lut1_I0_O)        0.028     0.072 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.159     0.230    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg
    SLICE_X8Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.793    -0.351    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X8Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg/C
                         clock pessimism              0.117    -0.233    
    SLICE_X8Y152         FDCE (Remov_fdce_C_CLR)     -0.050    -0.283    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rack_int_reg/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.270%)  route 0.447ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.674    -0.344    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X7Y144         FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.100    -0.244 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.288     0.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X8Y151         LUT1 (Prop_lut1_I0_O)        0.028     0.072 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.159     0.230    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_xfer_state_reg
    SLICE_X8Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.793    -0.351    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X8Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rack_int_reg/C
                         clock pessimism              0.117    -0.233    
    SLICE_X8Y152         FDCE (Remov_fdce_C_CLR)     -0.050    -0.283    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.514    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       12.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.180ns  (logic 0.223ns (10.228%)  route 1.957ns (89.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.372ns = ( 7.872 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.957     4.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y144        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    17.872    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y144        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.643    
                         clock uncertainty           -0.067    17.576    
    ILOGIC_X0Y144        IDDR (Recov_iddr_C_R)       -0.572    17.004    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.373ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.002ns  (logic 0.223ns (11.140%)  route 1.779ns (88.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.372ns = ( 7.872 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.779     4.631    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y143        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    17.872    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y143        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.643    
                         clock uncertainty           -0.067    17.576    
    ILOGIC_X0Y143        IDDR (Recov_iddr_C_R)       -0.572    17.004    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 12.373    

Slack (MET) :             12.413ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.964ns  (logic 0.223ns (11.356%)  route 1.741ns (88.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.374ns = ( 7.874 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.741     4.592    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y146        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.458    17.874    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y146        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.645    
                         clock uncertainty           -0.067    17.578    
    ILOGIC_X0Y146        IDDR (Recov_iddr_C_R)       -0.572    17.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 12.413    

Slack (MET) :             12.422ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.953ns  (logic 0.223ns (11.419%)  route 1.730ns (88.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.372ns = ( 7.872 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.730     4.582    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y137        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    17.872    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y137        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.643    
                         clock uncertainty           -0.067    17.576    
    ILOGIC_X0Y137        IDDR (Recov_iddr_C_R)       -0.572    17.004    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                 12.422    

Slack (MET) :             12.438ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.937ns  (logic 0.223ns (11.515%)  route 1.714ns (88.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.372ns = ( 7.872 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.714     4.565    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y142        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    17.872    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y142        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.643    
                         clock uncertainty           -0.067    17.576    
    ILOGIC_X0Y142        IDDR (Recov_iddr_C_R)       -0.572    17.004    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                 12.438    

Slack (MET) :             12.505ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.868ns  (logic 0.223ns (11.940%)  route 1.645ns (88.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 7.870 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.645     4.496    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y136        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    17.870    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y136        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.641    
                         clock uncertainty           -0.067    17.574    
    ILOGIC_X0Y136        IDDR (Recov_iddr_C_R)       -0.572    17.002    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 12.505    

Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.223ns (13.573%)  route 1.420ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.372ns = ( 7.872 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.420     4.272    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y139        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    17.872    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y139        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.643    
                         clock uncertainty           -0.067    17.576    
    ILOGIC_X0Y139        IDDR (Recov_iddr_C_R)       -0.572    17.004    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.762ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.606ns  (logic 0.223ns (13.889%)  route 1.383ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 7.865 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.383     4.234    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.449    17.865    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.636    
                         clock uncertainty           -0.067    17.569    
    ILOGIC_X0Y129        IDDR (Recov_iddr_C_R)       -0.572    16.997    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 12.762    

Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.588ns  (logic 0.223ns (14.040%)  route 1.365ns (85.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 7.870 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.365     4.217    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    17.870    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.641    
                         clock uncertainty           -0.067    17.574    
    ILOGIC_X0Y134        IDDR (Recov_iddr_C_R)       -0.572    17.002    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                 12.785    

Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.543ns  (logic 0.223ns (14.450%)  route 1.320ns (85.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 7.864 - 7.500 ) 
    Source Clock Delay      (SCD):    0.129ns = ( 2.629 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     2.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.223     2.852 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.320     4.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y128        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.448    17.864    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y128        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.635    
                         clock uncertainty           -0.067    17.568    
    ILOGIC_X0Y128        IDDR (Recov_iddr_C_R)       -0.572    16.996    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                 12.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.480ns  (logic 0.100ns (20.850%)  route 0.380ns (79.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns = ( 3.266 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.380    13.381    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y104        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.928    13.266    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y104        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.962    
    ILOGIC_X0Y104        IDDR (Remov_iddr_C_R)       -0.195    12.767    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.767    
                         arrival time                          13.381    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.559ns  (logic 0.100ns (17.891%)  route 0.459ns (82.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns = ( 3.264 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.459    13.460    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y110        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.926    13.264    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y110        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.960    
    ILOGIC_X0Y110        IDDR (Remov_iddr_C_R)       -0.195    12.765    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.765    
                         arrival time                          13.460    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.630%)  route 0.501ns (83.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 3.261 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.501    13.502    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y115        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.261    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y115        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.957    
    ILOGIC_X0Y115        IDDR (Remov_iddr_C_R)       -0.195    12.762    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.762    
                         arrival time                          13.502    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.539%)  route 0.588ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 3.259 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.588    13.589    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y117        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.921    13.259    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y117        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.955    
    ILOGIC_X0Y117        IDDR (Remov_iddr_C_R)       -0.195    12.760    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.760    
                         arrival time                          13.589    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.723ns  (logic 0.100ns (13.830%)  route 0.623ns (86.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 3.257 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.623    13.624    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y120        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.919    13.257    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y120        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.953    
    ILOGIC_X0Y120        IDDR (Remov_iddr_C_R)       -0.195    12.758    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.758    
                         arrival time                          13.624    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.783ns  (logic 0.100ns (12.771%)  route 0.683ns (87.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns = ( 3.256 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.683    13.684    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y127        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.918    13.256    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y127        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.952    
    ILOGIC_X0Y127        IDDR (Remov_iddr_C_R)       -0.195    12.757    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.757    
                         arrival time                          13.684    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.869ns  (logic 0.100ns (11.510%)  route 0.769ns (88.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 3.261 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.769    13.770    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.261    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y133        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.957    
    ILOGIC_X0Y133        IDDR (Remov_iddr_C_R)       -0.195    12.762    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.762    
                         arrival time                          13.770    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.880ns  (logic 0.100ns (11.360%)  route 0.780ns (88.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns = ( 3.256 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.780    13.781    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y128        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.918    13.256    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y128        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.952    
    ILOGIC_X0Y128        IDDR (Remov_iddr_C_R)       -0.195    12.757    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.757    
                         arrival time                          13.781    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.912ns  (logic 0.100ns (10.970%)  route 0.812ns (89.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 3.257 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.812    13.813    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.919    13.257    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y129        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.953    
    ILOGIC_X0Y129        IDDR (Remov_iddr_C_R)       -0.195    12.758    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.758    
                         arrival time                          13.813    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.916ns  (logic 0.100ns (10.913%)  route 0.816ns (89.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 3.261 - 2.500 ) 
    Source Clock Delay      (SCD):    0.401ns = ( 2.901 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    12.901    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y100         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.100    13.001 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.816    13.817    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.261    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y134        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.957    
    ILOGIC_X0Y134        IDDR (Remov_iddr_C_R)       -0.195    12.762    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.762    
                         arrival time                          13.817    
  -------------------------------------------------------------------
                         slack                                  1.055    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.373ns (14.801%)  route 2.147ns (85.199%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 37.165 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673    37.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.539    37.704    
                         clock uncertainty           -0.035    37.669    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.154    37.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 30.253    

Slack (MET) :             30.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.373ns (14.801%)  route 2.147ns (85.199%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 37.165 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673    37.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.539    37.704    
                         clock uncertainty           -0.035    37.669    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.154    37.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 30.253    

Slack (MET) :             30.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.373ns (14.801%)  route 2.147ns (85.199%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 37.165 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673    37.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.539    37.704    
                         clock uncertainty           -0.035    37.669    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.154    37.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 30.253    

Slack (MET) :             30.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.373ns (14.801%)  route 2.147ns (85.199%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 37.165 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.673    37.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.539    37.704    
                         clock uncertainty           -0.035    37.669    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.154    37.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 30.253    

Slack (MET) :             30.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.373ns (15.314%)  route 2.063ns (84.686%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 37.166 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.406     7.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    37.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.539    37.705    
                         clock uncertainty           -0.035    37.670    
    SLICE_X18Y40         FDCE (Recov_fdce_C_CLR)     -0.187    37.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.483    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 30.305    

Slack (MET) :             30.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.373ns (15.314%)  route 2.063ns (84.686%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 37.166 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.406     7.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    37.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.539    37.705    
                         clock uncertainty           -0.035    37.670    
    SLICE_X18Y40         FDCE (Recov_fdce_C_CLR)     -0.187    37.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.483    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 30.305    

Slack (MET) :             30.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.373ns (15.314%)  route 2.063ns (84.686%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 37.166 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.406     7.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    37.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.539    37.705    
                         clock uncertainty           -0.035    37.670    
    SLICE_X18Y40         FDCE (Recov_fdce_C_CLR)     -0.154    37.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 30.338    

Slack (MET) :             30.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.373ns (15.314%)  route 2.063ns (84.686%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 37.166 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.406     7.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    37.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.539    37.705    
                         clock uncertainty           -0.035    37.670    
    SLICE_X18Y40         FDCE (Recov_fdce_C_CLR)     -0.154    37.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 30.338    

Slack (MET) :             30.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.373ns (15.314%)  route 2.063ns (84.686%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 37.166 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.406     7.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    37.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.539    37.705    
                         clock uncertainty           -0.035    37.670    
    SLICE_X18Y40         FDCE (Recov_fdce_C_CLR)     -0.154    37.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 30.338    

Slack (MET) :             30.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.373ns (15.314%)  route 2.063ns (84.686%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 37.166 - 33.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.803     4.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.204     4.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.888     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.126     5.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.768     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.406     7.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.674    37.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.539    37.705    
                         clock uncertainty           -0.035    37.670    
    SLICE_X18Y40         FDCE (Recov_fdce_C_CLR)     -0.154    37.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 30.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.538%)  route 0.106ns (51.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDPE (Prop_fdpe_C_Q)         0.100     2.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X14Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X14Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.514     2.299    
    SLICE_X14Y46         FDCE (Remov_fdce_C_CLR)     -0.050     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.538%)  route 0.106ns (51.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDPE (Prop_fdpe_C_Q)         0.100     2.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X14Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X14Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.514     2.299    
    SLICE_X14Y46         FDCE (Remov_fdce_C_CLR)     -0.050     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.538%)  route 0.106ns (51.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDPE (Prop_fdpe_C_Q)         0.100     2.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X14Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X14Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.514     2.299    
    SLICE_X14Y46         FDCE (Remov_fdce_C_CLR)     -0.050     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.538%)  route 0.106ns (51.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDPE (Prop_fdpe_C_Q)         0.100     2.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X14Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X14Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.514     2.299    
    SLICE_X14Y46         FDCE (Remov_fdce_C_CLR)     -0.050     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.220%)  route 0.112ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDPE (Prop_fdpe_C_Q)         0.100     2.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X13Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X13Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.514     2.300    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.069     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.220%)  route 0.112ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDPE (Prop_fdpe_C_Q)         0.100     2.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X13Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X13Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.514     2.300    
    SLICE_X13Y47         FDPE (Remov_fdpe_C_PRE)     -0.072     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.220%)  route 0.112ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDPE (Prop_fdpe_C_Q)         0.100     2.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X13Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X13Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.514     2.300    
    SLICE_X13Y47         FDPE (Remov_fdpe_C_PRE)     -0.072     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.734%)  route 0.145ns (59.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.374 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X34Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.999     2.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.495     2.309    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.069     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.734%)  route 0.145ns (59.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.374 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X34Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.999     2.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.495     2.309    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.069     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.734%)  route 0.145ns (59.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.736     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDPE (Prop_fdpe_C_Q)         0.100     2.374 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X34Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.999     2.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.495     2.309    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.069     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        3.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.223ns (18.080%)  route 1.010ns (81.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 4.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.309ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.529    -1.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y104       FDSE (Prop_fdse_C_Q)         0.223    -1.086 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.010    -0.075    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.209    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.789     3.419    
                         clock uncertainty           -0.212     3.207    
    SLICE_X152Y104       FDPE (Recov_fdpe_C_PRE)     -0.187     3.020    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.223ns (18.080%)  route 1.010ns (81.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 4.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.309ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.529    -1.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y104       FDSE (Prop_fdse_C_Q)         0.223    -1.086 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.010    -0.075    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.209    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.789     3.419    
                         clock uncertainty           -0.212     3.207    
    SLICE_X152Y104       FDPE (Recov_fdpe_C_PRE)     -0.154     3.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          3.053    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.223ns (18.080%)  route 1.010ns (81.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 4.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.309ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.529    -1.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y104       FDSE (Prop_fdse_C_Q)         0.223    -1.086 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.010    -0.075    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.209    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.789     3.419    
                         clock uncertainty           -0.212     3.207    
    SLICE_X152Y104       FDPE (Recov_fdpe_C_PRE)     -0.154     3.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.053    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.236ns (21.670%)  route 0.853ns (78.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 4.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.700    -1.138    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y56        FDSE (Prop_fdse_C_Q)         0.236    -0.902 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.853    -0.049    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y55        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.379    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.789     3.589    
                         clock uncertainty           -0.212     3.377    
    SLICE_X152Y55        FDPE (Recov_fdpe_C_PRE)     -0.267     3.110    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.110    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.236ns (21.670%)  route 0.853ns (78.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 4.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.700    -1.138    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y56        FDSE (Prop_fdse_C_Q)         0.236    -0.902 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.853    -0.049    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y55        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.379    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.789     3.589    
                         clock uncertainty           -0.212     3.377    
    SLICE_X152Y55        FDPE (Recov_fdpe_C_PRE)     -0.234     3.143    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          3.143    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.236ns (21.670%)  route 0.853ns (78.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 4.379 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.700    -1.138    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y56        FDSE (Prop_fdse_C_Q)         0.236    -0.902 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.853    -0.049    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y55        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.379    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.789     3.589    
                         clock uncertainty           -0.212     3.377    
    SLICE_X152Y55        FDPE (Recov_fdpe_C_PRE)     -0.234     3.143    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.143    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.223ns (19.811%)  route 0.903ns (80.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 4.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.356    -1.482    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDSE (Prop_fdse_C_Q)         0.223    -1.259 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.903    -0.356    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.038    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.789     3.248    
                         clock uncertainty           -0.212     3.036    
    SLICE_X0Y199         FDPE (Recov_fdpe_C_PRE)     -0.178     2.858    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.858    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.223ns (19.811%)  route 0.903ns (80.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 4.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.356    -1.482    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDSE (Prop_fdse_C_Q)         0.223    -1.259 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.903    -0.356    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.038    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.789     3.248    
                         clock uncertainty           -0.212     3.036    
    SLICE_X0Y199         FDPE (Recov_fdpe_C_PRE)     -0.178     2.858    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          2.858    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.223ns (19.811%)  route 0.903ns (80.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 4.038 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.356    -1.482    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDSE (Prop_fdse_C_Q)         0.223    -1.259 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.903    -0.356    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.038    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.789     3.248    
                         clock uncertainty           -0.212     3.036    
    SLICE_X0Y199         FDPE (Recov_fdpe_C_PRE)     -0.178     2.858    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          2.858    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.259ns (23.899%)  route 0.825ns (76.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 4.022 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    -0.789ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.157     2.725    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.799    -5.074 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.143    -2.931    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.838 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.348    -1.490    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y245         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDSE (Prop_fdse_C_Q)         0.259    -1.231 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.825    -0.406    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y246         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.051     7.487    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.771     0.716 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     2.733    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.816 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.022    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.789     3.232    
                         clock uncertainty           -0.212     3.020    
    SLICE_X2Y246         FDPE (Recov_fdpe_C_PRE)     -0.187     2.833    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.833    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  3.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.107ns (18.227%)  route 0.480ns (81.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.728    -0.290    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y56        FDSE (Prop_fdse_C_Q)         0.107    -0.183 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.480     0.297    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y55        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.968    -0.176    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.196     0.021    
                         clock uncertainty            0.212     0.232    
    SLICE_X152Y55        FDPE (Remov_fdpe_C_PRE)     -0.088     0.144    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.107ns (18.227%)  route 0.480ns (81.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.728    -0.290    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y56        FDSE (Prop_fdse_C_Q)         0.107    -0.183 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.480     0.297    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y55        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.968    -0.176    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.196     0.021    
                         clock uncertainty            0.212     0.232    
    SLICE_X152Y55        FDPE (Remov_fdpe_C_PRE)     -0.088     0.144    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.107ns (18.227%)  route 0.480ns (81.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.728    -0.290    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y56        FDSE (Prop_fdse_C_Q)         0.107    -0.183 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.480     0.297    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y55        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.968    -0.176    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y55        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.196     0.021    
                         clock uncertainty            0.212     0.232    
    SLICE_X152Y55        FDPE (Remov_fdpe_C_PRE)     -0.088     0.144    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.118ns (18.591%)  route 0.517ns (81.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.610    -0.408    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y245         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDSE (Prop_fdse_C_Q)         0.118    -0.290 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.517     0.226    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y246         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.329    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.196    -0.132    
                         clock uncertainty            0.212     0.079    
    SLICE_X2Y246         FDPE (Remov_fdpe_C_PRE)     -0.052     0.027    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.118ns (18.591%)  route 0.517ns (81.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.610    -0.408    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y245         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDSE (Prop_fdse_C_Q)         0.118    -0.290 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.517     0.226    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y246         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.329    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.196    -0.132    
                         clock uncertainty            0.212     0.079    
    SLICE_X2Y246         FDPE (Remov_fdpe_C_PRE)     -0.052     0.027    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.118ns (18.591%)  route 0.517ns (81.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.610    -0.408    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y245         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDSE (Prop_fdse_C_Q)         0.118    -0.290 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.517     0.226    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y246         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.329    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y246         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.196    -0.132    
                         clock uncertainty            0.212     0.079    
    SLICE_X2Y246         FDPE (Remov_fdpe_C_PRE)     -0.052     0.027    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.120%)  route 0.561ns (84.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.342    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y104       FDSE (Prop_fdse_C_Q)         0.100    -0.242 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.561     0.319    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.196    -0.051    
                         clock uncertainty            0.212     0.160    
    SLICE_X152Y104       FDPE (Remov_fdpe_C_PRE)     -0.052     0.108    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.120%)  route 0.561ns (84.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.342    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y104       FDSE (Prop_fdse_C_Q)         0.100    -0.242 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.561     0.319    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.196    -0.051    
                         clock uncertainty            0.212     0.160    
    SLICE_X152Y104       FDPE (Remov_fdpe_C_PRE)     -0.052     0.108    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.120%)  route 0.561ns (84.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.342    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y104       FDSE (Prop_fdse_C_Q)         0.100    -0.242 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.561     0.319    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.196    -0.051    
                         clock uncertainty            0.212     0.160    
    SLICE_X152Y104       FDPE (Remov_fdpe_C_PRE)     -0.052     0.108    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.658%)  route 0.539ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.563     1.056    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.048    -1.992 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.948    -1.044    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.018 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.625    -0.393    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDSE (Prop_fdse_C_Q)         0.100    -0.293 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.539     0.245    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.623     1.312    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.501    -2.189 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015    -1.174    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.319    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.196    -0.122    
                         clock uncertainty            0.212     0.089    
    SLICE_X0Y199         FDPE (Remov_fdpe_C_PRE)     -0.072     0.017    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.204ns (8.915%)  route 2.084ns (91.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 7.545 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.084     6.176    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X7Y181         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.212     7.545    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y181         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.284     7.830    
                         clock uncertainty           -0.035     7.794    
    SLICE_X7Y181         FDCE (Recov_fdce_C_CLR)     -0.295     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.204ns (8.915%)  route 2.084ns (91.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 7.545 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.084     6.176    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X7Y181         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.212     7.545    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y181         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.284     7.830    
                         clock uncertainty           -0.035     7.794    
    SLICE_X7Y181         FDCE (Recov_fdce_C_CLR)     -0.295     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.204ns (8.915%)  route 2.084ns (91.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 7.545 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.084     6.176    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X7Y181         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.212     7.545    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y181         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.284     7.830    
                         clock uncertainty           -0.035     7.794    
    SLICE_X7Y181         FDCE (Recov_fdce_C_CLR)     -0.295     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.204ns (8.915%)  route 2.084ns (91.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 7.545 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.084     6.176    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X7Y181         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.212     7.545    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y181         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.284     7.830    
                         clock uncertainty           -0.035     7.794    
    SLICE_X7Y181         FDCE (Recov_fdce_C_CLR)     -0.295     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.204ns (9.623%)  route 1.916ns (90.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.916     6.008    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X10Y176        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.153     7.486    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X10Y176        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/C
                         clock pessimism              0.284     7.771    
                         clock uncertainty           -0.035     7.735    
    SLICE_X10Y176        FDCE (Recov_fdce_C_CLR)     -0.270     7.465    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[30]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.204ns (9.623%)  route 1.916ns (90.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.916     6.008    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X10Y176        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.153     7.486    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X10Y176        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[30]/C
                         clock pessimism              0.284     7.771    
                         clock uncertainty           -0.035     7.735    
    SLICE_X10Y176        FDCE (Recov_fdce_C_CLR)     -0.237     7.498    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[30]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[31]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.204ns (9.623%)  route 1.916ns (90.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.916     6.008    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X10Y176        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.153     7.486    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X10Y176        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[31]/C
                         clock pessimism              0.284     7.771    
                         clock uncertainty           -0.035     7.735    
    SLICE_X10Y176        FDCE (Recov_fdce_C_CLR)     -0.237     7.498    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[31]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.204ns (9.623%)  route 1.916ns (90.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.916     6.008    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X10Y176        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.153     7.486    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X10Y176        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/C
                         clock pessimism              0.284     7.771    
                         clock uncertainty           -0.035     7.735    
    SLICE_X10Y176        FDCE (Recov_fdce_C_CLR)     -0.237     7.498    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[33]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.204ns (9.623%)  route 1.916ns (90.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.916     6.008    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X10Y176        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.153     7.486    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X10Y176        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[33]/C
                         clock pessimism              0.284     7.771    
                         clock uncertainty           -0.035     7.735    
    SLICE_X10Y176        FDCE (Recov_fdce_C_CLR)     -0.237     7.498    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[33]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.204ns (9.668%)  route 1.906ns (90.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 7.487 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.204     4.092 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.906     5.998    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X8Y178         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.154     7.487    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X8Y178         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
                         clock pessimism              0.284     7.772    
                         clock uncertainty           -0.035     7.736    
    SLICE_X8Y178         FDCE (Recov_fdce_C_CLR)     -0.237     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.605%)  route 0.145ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X4Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X4Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X4Y150         FDCE (Remov_fdce_C_CLR)     -0.107     1.720    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.605%)  route 0.145ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X4Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X4Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X4Y150         FDCE (Remov_fdce_C_CLR)     -0.107     1.720    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.605%)  route 0.145ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X4Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X4Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X4Y150         FDCE (Remov_fdce_C_CLR)     -0.107     1.720    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.605%)  route 0.145ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X4Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X4Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X4Y150         FDCE (Remov_fdce_C_CLR)     -0.107     1.720    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.605%)  route 0.145ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X4Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X4Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.312     1.827    
    SLICE_X4Y150         FDCE (Remov_fdce_C_CLR)     -0.107     1.720    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.605%)  route 0.145ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X4Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X4Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.312     1.827    
    SLICE_X4Y150         FDCE (Remov_fdce_C_CLR)     -0.107     1.720    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.605%)  route 0.145ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X4Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X4Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.312     1.827    
    SLICE_X4Y150         FDCE (Remov_fdce_C_CLR)     -0.107     1.720    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.605%)  route 0.145ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X4Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X4Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism             -0.312     1.827    
    SLICE_X4Y150         FDCE (Remov_fdce_C_CLR)     -0.107     1.720    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.952%)  route 0.203ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.203     2.090    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X2Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X2Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X2Y151         FDCE (Remov_fdce_C_CLR)     -0.088     1.722    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.952%)  route 0.203ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y150         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.091     1.887 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.203     2.090    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X2Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X2Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X2Y151         FDCE (Remov_fdce_C_CLR)     -0.088     1.722    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        1.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.223ns (8.812%)  route 2.308ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 8.633 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.308     7.483    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y83        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.556     8.633    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y83        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism              0.328     8.961    
                         clock uncertainty           -0.035     8.926    
    SLICE_X153Y83        FDCE (Recov_fdce_C_CLR)     -0.212     8.714    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.223ns (8.812%)  route 2.308ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 8.633 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.308     7.483    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y83        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.556     8.633    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y83        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism              0.328     8.961    
                         clock uncertainty           -0.035     8.926    
    SLICE_X153Y83        FDCE (Recov_fdce_C_CLR)     -0.212     8.714    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.223ns (8.812%)  route 2.308ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 8.633 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.308     7.483    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y83        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.556     8.633    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y83        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism              0.328     8.961    
                         clock uncertainty           -0.035     8.926    
    SLICE_X153Y83        FDCE (Recov_fdce_C_CLR)     -0.212     8.714    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.223ns (8.812%)  route 2.308ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 8.633 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.308     7.483    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y83        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.556     8.633    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y83        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism              0.328     8.961    
                         clock uncertainty           -0.035     8.926    
    SLICE_X153Y83        FDCE (Recov_fdce_C_CLR)     -0.212     8.714    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.223ns (8.812%)  route 2.308ns (91.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 8.633 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.308     7.483    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y83        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.556     8.633    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y83        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism              0.328     8.961    
                         clock uncertainty           -0.035     8.926    
    SLICE_X153Y83        FDCE (Recov_fdce_C_CLR)     -0.212     8.714    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.223ns (9.115%)  route 2.223ns (90.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 8.632 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.223     7.399    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y82        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.555     8.632    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y82        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism              0.328     8.960    
                         clock uncertainty           -0.035     8.925    
    SLICE_X153Y82        FDCE (Recov_fdce_C_CLR)     -0.212     8.713    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.223ns (9.115%)  route 2.223ns (90.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 8.632 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.223     7.399    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y82        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.555     8.632    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y82        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.328     8.960    
                         clock uncertainty           -0.035     8.925    
    SLICE_X153Y82        FDCE (Recov_fdce_C_CLR)     -0.212     8.713    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.223ns (9.115%)  route 2.223ns (90.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 8.632 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.223     7.399    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y82        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.555     8.632    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y82        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism              0.328     8.960    
                         clock uncertainty           -0.035     8.925    
    SLICE_X153Y82        FDCE (Recov_fdce_C_CLR)     -0.212     8.713    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.223ns (9.115%)  route 2.223ns (90.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 8.632 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.223     7.399    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y82        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.555     8.632    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y82        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism              0.328     8.960    
                         clock uncertainty           -0.035     8.925    
    SLICE_X153Y82        FDCE (Recov_fdce_C_CLR)     -0.212     8.713    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.223ns (9.115%)  route 2.223ns (90.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 8.632 - 4.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.637     4.952    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X137Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDRE (Prop_fdre_C_Q)         0.223     5.175 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         2.223     7.399    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X153Y82        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.555     8.632    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X153Y82        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism              0.328     8.960    
                         clock uncertainty           -0.035     8.925    
    SLICE_X153Y82        FDCE (Recov_fdce_C_CLR)     -0.212     8.713    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  1.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism             -0.382     2.258    
    SLICE_X152Y99        FDCE (Remov_fdce_C_CLR)     -0.050     2.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X153Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X153Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X153Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.189    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.079%)  route 0.163ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X150Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y99        FDRE (Prop_fdre_C_Q)         0.100     2.344 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.163     2.507    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X153Y99        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X153Y99        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.382     2.258    
    SLICE_X153Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.189    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        1.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.223ns (9.216%)  route 2.197ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 8.067 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.197     6.852    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X145Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.339     8.067    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism              0.318     8.386    
                         clock uncertainty           -0.035     8.350    
    SLICE_X145Y142       FDCE (Recov_fdce_C_CLR)     -0.212     8.138    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.223ns (9.216%)  route 2.197ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 8.067 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.197     6.852    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X145Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.339     8.067    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.318     8.386    
                         clock uncertainty           -0.035     8.350    
    SLICE_X145Y142       FDCE (Recov_fdce_C_CLR)     -0.212     8.138    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.223ns (9.216%)  route 2.197ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 8.067 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.197     6.852    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X145Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.339     8.067    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism              0.318     8.386    
                         clock uncertainty           -0.035     8.350    
    SLICE_X145Y142       FDCE (Recov_fdce_C_CLR)     -0.212     8.138    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.223ns (9.216%)  route 2.197ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 8.067 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.197     6.852    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X145Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.339     8.067    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism              0.318     8.386    
                         clock uncertainty           -0.035     8.350    
    SLICE_X145Y142       FDCE (Recov_fdce_C_CLR)     -0.212     8.138    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.223ns (9.216%)  route 2.197ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 8.067 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.197     6.852    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X145Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.339     8.067    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism              0.318     8.386    
                         clock uncertainty           -0.035     8.350    
    SLICE_X145Y142       FDCE (Recov_fdce_C_CLR)     -0.212     8.138    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.223ns (9.349%)  route 2.162ns (90.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 8.066 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.162     6.818    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X145Y141       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.338     8.066    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y141       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism              0.318     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X145Y141       FDCE (Recov_fdce_C_CLR)     -0.212     8.137    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.223ns (9.142%)  route 2.216ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 8.067 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.216     6.872    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X142Y143       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.339     8.067    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X142Y143       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism              0.318     8.386    
                         clock uncertainty           -0.035     8.350    
    SLICE_X142Y143       FDCE (Recov_fdce_C_CLR)     -0.154     8.196    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.223ns (9.142%)  route 2.216ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 8.067 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.216     6.872    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X142Y143       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.339     8.067    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X142Y143       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism              0.318     8.386    
                         clock uncertainty           -0.035     8.350    
    SLICE_X142Y143       FDCE (Recov_fdce_C_CLR)     -0.154     8.196    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.223ns (9.142%)  route 2.216ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 8.067 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.216     6.872    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X142Y143       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.339     8.067    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X142Y143       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism              0.318     8.386    
                         clock uncertainty           -0.035     8.350    
    SLICE_X142Y143       FDCE (Recov_fdce_C_CLR)     -0.154     8.196    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.223ns (9.142%)  route 2.216ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 8.067 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.474     4.433    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.223     4.656 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.216     6.872    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X142Y143       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.339     8.067    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X142Y143       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism              0.318     8.386    
                         clock uncertainty           -0.035     8.350    
    SLICE_X142Y143       FDCE (Recov_fdce_C_CLR)     -0.154     8.196    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  1.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.635     1.945    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y121       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y121       FDRE (Prop_fdre_C_Q)         0.118     2.063 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.106     2.169    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X138Y121       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.853     2.318    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X138Y121       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.360     1.957    
    SLICE_X138Y121       FDCE (Remov_fdce_C_CLR)     -0.050     1.907    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.635     1.945    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y121       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y121       FDRE (Prop_fdre_C_Q)         0.118     2.063 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.106     2.169    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X138Y121       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.853     2.318    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X138Y121       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/C
                         clock pessimism             -0.360     1.957    
    SLICE_X138Y121       FDCE (Remov_fdce_C_CLR)     -0.050     1.907    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.635     1.945    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y121       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y121       FDRE (Prop_fdre_C_Q)         0.118     2.063 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.106     2.169    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X138Y121       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.853     2.318    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X138Y121       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C
                         clock pessimism             -0.360     1.957    
    SLICE_X138Y121       FDCE (Remov_fdce_C_CLR)     -0.050     1.907    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.439%)  route 0.107ns (47.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.635     1.945    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y121       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y121       FDRE (Prop_fdre_C_Q)         0.118     2.063 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.107     2.170    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X137Y120       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.854     2.319    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X137Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.360     1.958    
    SLICE_X137Y120       FDCE (Remov_fdce_C_CLR)     -0.069     1.889    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.439%)  route 0.107ns (47.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.635     1.945    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y121       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y121       FDRE (Prop_fdre_C_Q)         0.118     2.063 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.107     2.170    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X137Y120       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.854     2.319    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X137Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.360     1.958    
    SLICE_X137Y120       FDCE (Remov_fdce_C_CLR)     -0.069     1.889    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.439%)  route 0.107ns (47.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.635     1.945    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y121       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y121       FDRE (Prop_fdre_C_Q)         0.118     2.063 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.107     2.170    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X137Y120       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.854     2.319    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X137Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.360     1.958    
    SLICE_X137Y120       FDCE (Remov_fdce_C_CLR)     -0.069     1.889    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.439%)  route 0.107ns (47.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.635     1.945    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y121       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y121       FDRE (Prop_fdre_C_Q)         0.118     2.063 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.107     2.170    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X137Y120       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.854     2.319    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X137Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.360     1.958    
    SLICE_X137Y120       FDCE (Remov_fdce_C_CLR)     -0.069     1.889    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_up_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.100ns (22.383%)  route 0.347ns (77.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.644     1.954    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.100     2.054 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.347     2.401    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_m1_reg_0
    SLICE_X136Y102       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_up_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X136Y102       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_up_m1_reg/C
                         clock pessimism             -0.342     1.988    
    SLICE_X136Y102       FDCE (Remov_fdce_C_CLR)     -0.050     1.938    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_up_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_up_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.100ns (22.383%)  route 0.347ns (77.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.644     1.954    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.100     2.054 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.347     2.401    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_m1_reg_0
    SLICE_X136Y102       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_up_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X136Y102       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_up_reg/C
                         clock pessimism             -0.342     1.988    
    SLICE_X136Y102       FDCE (Remov_fdce_C_CLR)     -0.050     1.938    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_up_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.100ns (22.383%)  route 0.347ns (77.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.644     1.954    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_fdre_C_Q)         0.100     2.054 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.347     2.401    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_m1_reg_0
    SLICE_X136Y102       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X136Y102       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_m1_reg/C
                         clock pessimism             -0.342     1.988    
    SLICE_X136Y102       FDCE (Remov_fdce_C_CLR)     -0.050     1.938    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        1.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.223ns (11.511%)  route 1.714ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 7.508 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.714     5.855    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X8Y223         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.135     7.508    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X8Y223         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/C
                         clock pessimism              0.292     7.800    
                         clock uncertainty           -0.035     7.764    
    SLICE_X8Y223         FDCE (Recov_fdce_C_CLR)     -0.187     7.577    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.223ns (11.511%)  route 1.714ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 7.508 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.714     5.855    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X8Y223         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.135     7.508    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X8Y223         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/C
                         clock pessimism              0.292     7.800    
                         clock uncertainty           -0.035     7.764    
    SLICE_X8Y223         FDCE (Recov_fdce_C_CLR)     -0.187     7.577    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.223ns (11.511%)  route 1.714ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 7.508 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.714     5.855    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X8Y223         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.135     7.508    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X8Y223         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/C
                         clock pessimism              0.292     7.800    
                         clock uncertainty           -0.035     7.764    
    SLICE_X8Y223         FDCE (Recov_fdce_C_CLR)     -0.154     7.610    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]
  -------------------------------------------------------------------
                         required time                          7.610    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.223ns (11.511%)  route 1.714ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 7.508 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.714     5.855    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X8Y223         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.135     7.508    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X8Y223         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/C
                         clock pessimism              0.292     7.800    
                         clock uncertainty           -0.035     7.764    
    SLICE_X8Y223         FDCE (Recov_fdce_C_CLR)     -0.154     7.610    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]
  -------------------------------------------------------------------
                         required time                          7.610    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.223ns (11.511%)  route 1.714ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 7.508 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.714     5.855    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X8Y223         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.135     7.508    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X8Y223         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/C
                         clock pessimism              0.292     7.800    
                         clock uncertainty           -0.035     7.764    
    SLICE_X8Y223         FDCE (Recov_fdce_C_CLR)     -0.154     7.610    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]
  -------------------------------------------------------------------
                         required time                          7.610    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.223ns (11.511%)  route 1.714ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 7.508 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.714     5.855    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X8Y223         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.135     7.508    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X8Y223         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
                         clock pessimism              0.292     7.800    
                         clock uncertainty           -0.035     7.764    
    SLICE_X8Y223         FDCE (Recov_fdce_C_CLR)     -0.154     7.610    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]
  -------------------------------------------------------------------
                         required time                          7.610    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.223ns (11.944%)  route 1.644ns (88.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.644     5.785    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.212     7.551    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.223ns (11.944%)  route 1.644ns (88.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.644     5.785    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.212     7.551    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.223ns (11.944%)  route 1.644ns (88.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.644     5.785    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X11Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X11Y225        FDCE (Recov_fdce_C_CLR)     -0.212     7.551    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.223ns (11.944%)  route 1.644ns (88.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 7.507 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         1.644     5.785    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X10Y225        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.134     7.507    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X10Y225        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]/C
                         clock pessimism              0.292     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X10Y225        FDCE (Recov_fdce_C_CLR)     -0.187     7.576    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[18]
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  1.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.116%)  route 0.149ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.149     2.069    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.069     1.765    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.116%)  route 0.149ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.149     2.069    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.069     1.765    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.116%)  route 0.149ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.149     2.069    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.069     1.765    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.116%)  route 0.149ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.149     2.069    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.069     1.765    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.116%)  route 0.149ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.149     2.069    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.069     1.765    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.116%)  route 0.149ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.149     2.069    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.069     1.765    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.116%)  route 0.149ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.149     2.069    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.069     1.765    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.116%)  route 0.149ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.149     2.069    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X3Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X3Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism             -0.336     1.834    
    SLICE_X3Y202         FDCE (Remov_fdce_C_CLR)     -0.069     1.765    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (34.035%)  route 0.194ns (65.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.194     2.114    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X6Y201         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X6Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.318     1.851    
    SLICE_X6Y201         FDCE (Remov_fdce_C_CLR)     -0.050     1.801    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.558%)  route 0.207ns (67.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.920 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.207     2.127    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X4Y202         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X4Y202         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.318     1.851    
    SLICE_X4Y202         FDCE (Remov_fdce_C_CLR)     -0.069     1.782    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       26.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.878ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 0.266ns (4.768%)  route 5.313ns (95.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 31.850 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.288    -1.590    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X19Y168        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.223    -1.367 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.848     3.481    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X137Y61        LUT1 (Prop_lut1_I0_O)        0.043     3.524 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.465     3.989    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_2049
    SLICE_X137Y61        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.505    31.850    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y61        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/C
                         clock pessimism             -0.657    31.192    
                         clock uncertainty           -0.113    31.080    
    SLICE_X137Y61        FDCE (Recov_fdce_C_CLR)     -0.212    30.868    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg
  -------------------------------------------------------------------
                         required time                         30.868    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                 26.878    

Slack (MET) :             26.878ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 0.266ns (4.768%)  route 5.313ns (95.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 31.850 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.288    -1.590    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X19Y168        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.223    -1.367 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.848     3.481    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X137Y61        LUT1 (Prop_lut1_I0_O)        0.043     3.524 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.465     3.989    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_2049
    SLICE_X137Y61        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.505    31.850    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y61        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/C
                         clock pessimism             -0.657    31.192    
                         clock uncertainty           -0.113    31.080    
    SLICE_X137Y61        FDCE (Recov_fdce_C_CLR)     -0.212    30.868    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg
  -------------------------------------------------------------------
                         required time                         30.868    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                 26.878    

Slack (MET) :             26.878ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 0.266ns (4.768%)  route 5.313ns (95.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 31.850 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.288    -1.590    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X19Y168        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.223    -1.367 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.848     3.481    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X137Y61        LUT1 (Prop_lut1_I0_O)        0.043     3.524 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.465     3.989    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_2049
    SLICE_X137Y61        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.505    31.850    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y61        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/C
                         clock pessimism             -0.657    31.192    
                         clock uncertainty           -0.113    31.080    
    SLICE_X137Y61        FDCE (Recov_fdce_C_CLR)     -0.212    30.868    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         30.868    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                 26.878    

Slack (MET) :             26.878ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 0.266ns (4.768%)  route 5.313ns (95.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 31.850 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.288    -1.590    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X19Y168        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.223    -1.367 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.848     3.481    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X137Y61        LUT1 (Prop_lut1_I0_O)        0.043     3.524 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.465     3.989    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_2049
    SLICE_X137Y61        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.505    31.850    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y61        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/C
                         clock pessimism             -0.657    31.192    
                         clock uncertainty           -0.113    31.080    
    SLICE_X137Y61        FDCE (Recov_fdce_C_CLR)     -0.212    30.868    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         30.868    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                 26.878    

Slack (MET) :             26.878ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 0.266ns (4.768%)  route 5.313ns (95.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 31.850 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.288    -1.590    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X19Y168        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.223    -1.367 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.848     3.481    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X137Y61        LUT1 (Prop_lut1_I0_O)        0.043     3.524 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.465     3.989    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_2049
    SLICE_X137Y61        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.505    31.850    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y61        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/C
                         clock pessimism             -0.657    31.192    
                         clock uncertainty           -0.113    31.080    
    SLICE_X137Y61        FDCE (Recov_fdce_C_CLR)     -0.212    30.868    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         30.868    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                 26.878    

Slack (MET) :             26.908ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 0.302ns (6.239%)  route 4.538ns (93.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 31.602 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         0.430    -0.438    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/del_rst
    SLICE_X101Y37        LUT1 (Prop_lut1_I0_O)        0.043    -0.395 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/filter_sop_new_sub_i_1/O
                         net (fo=1006, routed)        4.109     3.714    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/del_rst_reg
    SLICE_X75Y107        FDCE                                         f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.257    31.602    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X75Y107        FDCE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/C
                         clock pessimism             -0.655    30.946    
                         clock uncertainty           -0.113    30.834    
    SLICE_X75Y107        FDCE (Recov_fdce_C_CLR)     -0.212    30.622    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]
  -------------------------------------------------------------------
                         required time                         30.622    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 26.908    

Slack (MET) :             26.908ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 0.302ns (6.239%)  route 4.538ns (93.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 31.602 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.751    -1.127    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/clk
    SLICE_X98Y41         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y41         FDRE (Prop_fdre_C_Q)         0.259    -0.868 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=144, routed)         0.430    -0.438    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/del_rst
    SLICE_X101Y37        LUT1 (Prop_lut1_I0_O)        0.043    -0.395 f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/filter_sop_new_sub_i_1/O
                         net (fo=1006, routed)        4.109     3.714    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/del_rst_reg
    SLICE_X75Y107        FDCE                                         f  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.257    31.602    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X75Y107        FDCE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/C
                         clock pessimism             -0.655    30.946    
                         clock uncertainty           -0.113    30.834    
    SLICE_X75Y107        FDCE (Recov_fdce_C_CLR)     -0.212    30.622    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]
  -------------------------------------------------------------------
                         required time                         30.622    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                 26.908    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_wr_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.266ns (4.892%)  route 5.172ns (95.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 31.850 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.288    -1.590    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X19Y168        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.223    -1.367 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.848     3.481    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X137Y61        LUT1 (Prop_lut1_I0_O)        0.043     3.524 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.324     3.848    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_2049
    SLICE_X139Y61        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.505    31.850    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X139Y61        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_wr_reg/C
                         clock pessimism             -0.657    31.192    
                         clock uncertainty           -0.113    31.080    
    SLICE_X139Y61        FDCE (Recov_fdce_C_CLR)     -0.212    30.868    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_wr_reg
  -------------------------------------------------------------------
                         required time                         30.868    
                         arrival time                          -3.848    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[0]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.266ns (4.904%)  route 5.158ns (95.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 31.851 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.288    -1.590    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X19Y168        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.223    -1.367 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.848     3.481    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X137Y61        LUT1 (Prop_lut1_I0_O)        0.043     3.524 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.311     3.835    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_2049
    SLICE_X140Y61        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.506    31.851    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X140Y61        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.657    31.193    
                         clock uncertainty           -0.113    31.081    
    SLICE_X140Y61        FDCE (Recov_fdce_C_CLR)     -0.212    30.869    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         30.869    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                 27.034    

Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[1]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.266ns (4.904%)  route 5.158ns (95.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 31.851 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.590ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.288    -1.590    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X19Y168        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.223    -1.367 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.848     3.481    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X137Y61        LUT1 (Prop_lut1_I0_O)        0.043     3.524 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.311     3.835    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_2049
    SLICE_X140Y61        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.506    31.851    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X140Y61        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.657    31.193    
                         clock uncertainty           -0.113    31.081    
    SLICE_X140Y61        FDCE (Recov_fdce_C_CLR)     -0.212    30.869    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         30.869    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                 27.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.811%)  route 0.151ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.811%)  route 0.151ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.811%)  route 0.151ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.811%)  route 0.151ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.811%)  route 0.151ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.811%)  route 0.151ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151    -0.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.398%)  route 0.154ns (60.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154    -0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X12Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X12Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.398%)  route 0.154ns (60.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154    -0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X12Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X12Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.398%)  route 0.154ns (60.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154    -0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X12Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X12Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.398%)  route 0.154ns (60.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       0.748    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDPE (Prop_fdpe_C_Q)         0.100    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154    -0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X12Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=29915, routed)       1.008    -0.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X12Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.107    -0.270    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.050    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.272    





