Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ccbfaebe9d1d405295bdb8b82b93d3ed --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot TB_Top_Level_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB_Top_Level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3354] formal port 's_axis_aclk' of mode input cannot be associated with actual port 's_axis_tready' of mode out [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10839]
ERROR: [VRFC 10-3354] formal port 's_axis_tready' of mode output cannot be associated with actual port 's_axis_tvalid' of mode in [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10840]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 's_axis_tvalid' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10841]
ERROR: [VRFC 10-3354] formal port 's_axis_tdata' of mode input cannot be associated with actual port 'm_axis_tdata' of mode out [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10842]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'm_axis_tdata' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10843]
ERROR: [VRFC 10-3354] formal port 'm_axis_tvalid' of mode output cannot be associated with actual port 'm_axis_tready' of mode in [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10844]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'm_axis_tready' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10845]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'bram_addr_Pre_Comp_Vect' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10846]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'bram_wrdata_Pre_Comp_Vect' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10847]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'bram_we_Pre_Comp_Vect' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10849]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'bram_addr_Kernel_Scale' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10850]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'bram_wrdata_Kernel_Scale' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10851]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'bram_we_Kernel_Scale' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10853]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'bram_addr_Bias' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10854]
ERROR: [VRFC 10-3714] size mismatch in mixed language port association, verilog port 'bram_wrdata_Bias' [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10855]
ERROR: [VRFC 10-3354] formal port 'bram_we_Bias' of mode input cannot be associated with actual port '\trig_axis_to_BRAM_PCV\' of mode out [C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_Top_Level_time_synth.v:10857]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
