$comment
	File created using the following command:
		vcd file MUX1BITS2WAY.msim.vcd -direction
$end
$date
	Tue Aug 23 14:06:36 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module MUX1BITS2WAY_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # SEL $end
$var wire 1 $ C $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + C~output_o $end
$var wire 1 , SEL~input_o $end
$var wire 1 - B~input_o $end
$var wire 1 . A~input_o $end
$var wire 1 / inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
$end
#62500
1#
1,
#125000
1"
0#
1-
0,
#187500
1#
1,
1/
1+
1$
#250000
1!
0"
0#
1.
0-
0,
#312500
1#
1,
0/
0+
0$
#375000
1"
0#
1-
0,
1/
1+
1$
#437500
1#
1,
#500000
0!
0"
0#
0.
0-
0,
0/
0+
0$
#562500
1#
1,
#625000
1"
0#
1-
0,
#687500
1#
1,
1/
1+
1$
#750000
1!
0"
0#
1.
0-
0,
#812500
1#
1,
0/
0+
0$
#875000
1"
0#
1-
0,
1/
1+
1$
#937500
1#
1,
#1000000
