
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2839.535 ; gain = 2.020 ; free physical = 302112 ; free virtual = 385895
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc" "*.svh"]] 
# }
# synth_design -top kasumi \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top kasumi -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42458
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2839.684 ; gain = 0.000 ; free physical = 299563 ; free virtual = 383392
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kasumi' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/kasumi.vhdl:58]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/sbox.vhdl:34' bound to instance 's1' of component 'sbox' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/kasumi.vhdl:121]
INFO: [Synth 8-638] synthesizing module 'sbox' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/sbox.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'sbox' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/sbox.vhdl:43]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/sbox.vhdl:34' bound to instance 's2' of component 'sbox' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/kasumi.vhdl:128]
INFO: [Synth 8-3491] module 'keyschedule' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/keyschedule.vhdl:34' bound to instance 'roundkey' of component 'keyschedule' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/kasumi.vhdl:135]
INFO: [Synth 8-638] synthesizing module 'keyschedule' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/keyschedule.vhdl:49]
INFO: [Synth 8-256] done synthesizing module 'keyschedule' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/keyschedule.vhdl:49]
INFO: [Synth 8-256] done synthesizing module 'kasumi' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/kasumi.vhdl:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2839.684 ; gain = 0.000 ; free physical = 299411 ; free virtual = 383245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.684 ; gain = 0.000 ; free physical = 299960 ; free virtual = 383794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 299901 ; free virtual = 383735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 299022 ; free virtual = 382857
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 14    
	   2 Input      9 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   4 Input      7 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 4     
	  14 Input      1 Bit         XORs := 4     
	  12 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298100 ; free virtual = 381984
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 297852 ; free virtual = 381740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 297504 ; free virtual = 381392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298899 ; free virtual = 382789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298893 ; free virtual = 382783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298875 ; free virtual = 382765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298875 ; free virtual = 382766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298871 ; free virtual = 382761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298869 ; free virtual = 382759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |    40|
|4     |LUT3 |   223|
|5     |LUT4 |    67|
|6     |LUT5 |   111|
|7     |LUT6 |   192|
|8     |FDRE |   361|
|9     |FDSE |    64|
|10    |IBUF |   100|
|11    |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |  1226|
|2     |  roundkey |keyschedule |   790|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298866 ; free virtual = 382756
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298815 ; free virtual = 382705
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2847.543 ; gain = 7.859 ; free physical = 298804 ; free virtual = 382694
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2868.645 ; gain = 0.000 ; free physical = 298353 ; free virtual = 382250
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.645 ; gain = 0.000 ; free physical = 299030 ; free virtual = 382925
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e5bb38b1
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 2868.645 ; gain = 29.109 ; free physical = 299271 ; free virtual = 383167
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/util_temp_kasumi_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/timing_temp_kasumi_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2975.316 ; gain = 106.672 ; free physical = 297796 ; free virtual = 381756
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/power_temp_kasumi_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/nfcc/power_temp_kasumi_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:56:41 2022...
real 89.61
user 97.43
sys 5.96
