
---------- Begin Simulation Statistics ----------
final_tick                               190188097327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  20749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827520                       # Number of bytes of host memory used
host_op_rate                                    36444                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   481.95                       # Real time elapsed on the host
host_tick_rate                               77940267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037563                       # Number of seconds simulated
sim_ticks                                 37563058250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1210098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2422360                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3067442                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       173608                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4224880                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1893581                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3067442                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1173861                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4285512                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           32272                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       115533                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15719467                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9246024                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       173628                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1325586                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6702753                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     74088974                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.237069                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.171912                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     69698058     94.07%     94.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1190895      1.61%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       541625      0.73%     96.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       966540      1.30%     97.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       152429      0.21%     97.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       138053      0.19%     98.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        44727      0.06%     98.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        31061      0.04%     98.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1325586      1.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     74088974                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.512609                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.512609                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      70107837                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26573097                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1260435                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1903698                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         173870                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1676607                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4627634                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391777                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              396601                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10303                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4285512                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            890601                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              73960031                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33010                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16806026                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          192                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          347740                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.057044                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       988341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1925853                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.223704                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     75122454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.389120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.573072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         70075305     93.28%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           308225      0.41%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           323122      0.43%     94.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           348249      0.46%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           536827      0.71%     95.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           818371      1.09%     96.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           239104      0.32%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           227330      0.30%     97.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2245921      2.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     75122454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       220888                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3108273                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.474830                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18953287                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             396593                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21522189                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5130423                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       592789                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24258379                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      18556694                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       375938                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35672150                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         285665                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      13408574                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         173870                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      13933308                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1250673                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        45102                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          372                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          709                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1206417                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       326318                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          709                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       179943                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21865818                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21371221                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.713482                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15600874                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.284471                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21430318                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         55615361                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17805423                       # number of integer regfile writes
system.switch_cpus.ipc                       0.133110                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.133110                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99774      0.28%      0.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16893029     46.86%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          494      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     47.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     18635184     51.70%     98.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       419608      1.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36048089                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2895150                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.080314                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           84770      2.93%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2791882     96.43%     99.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18498      0.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38843465                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    150265420                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21371221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30952737                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24258379                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36048089                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6694042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       151639                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     10010938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     75122454                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.479858                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.325567                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     63200033     84.13%     84.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3744902      4.99%     89.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1776504      2.36%     91.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1358725      1.81%     93.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2372695      3.16%     96.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1350639      1.80%     98.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       950158      1.26%     99.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       221303      0.29%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       147495      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     75122454                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.479834                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              890651                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    53                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       203552                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       171880                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5130423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       592789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        25650535                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 75126094                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        40011409                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614526                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       11209324                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1810059                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       27321723                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        137281                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67997026                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25673742                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32295876                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2797758                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          62811                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         173870                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30327565                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9681194                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34760988                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1786                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1984                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9805619                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1974                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             97030364                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49577165                       # The number of ROB writes
system.switch_cpus.timesIdled                      45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       415311                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2835308                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         415311                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1207675                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52459                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1157639                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4585                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1207677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3634620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3634620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3634620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     80942016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     80942016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80942016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1212262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1212262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1212262                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2762442000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6774925750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  37563058250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       132649                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2533202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7965                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7965                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410172                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4253379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4253503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     95892672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               95896640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1248742                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3357376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2666941                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.155726                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.362595                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2251630     84.43%     84.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 415311     15.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2666941                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1497842500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127196500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       205936                       # number of demand (read+write) hits
system.l2.demand_hits::total                   205936                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       205936                       # number of overall hits
system.l2.overall_hits::total                  205936                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1212199                       # number of demand (read+write) misses
system.l2.demand_misses::total                1212263                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1212199                       # number of overall misses
system.l2.overall_misses::total               1212263                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 122624488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     122629501000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5013000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 122624488000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    122629501000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418135                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418199                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418135                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418199                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.854784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.854790                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.854784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.854790                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82180.327869                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101158.710740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101157.505426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82180.327869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101158.710740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101157.505426                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52459                       # number of writebacks
system.l2.writebacks::total                     52459                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1212199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1212260                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1212199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1212260                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4403000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 110502528000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 110506931000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4403000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 110502528000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 110506931000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.854784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.854788                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.854784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.854788                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72180.327869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91158.735488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91157.780509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72180.327869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91158.735488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91157.780509                       # average overall mshr miss latency
system.l2.replacements                        1248742                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        80190                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            80190                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        80190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        80190                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       376668                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        376668                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3380                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4585                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    389297000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     389297000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.575643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.575643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84906.652126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84906.652126                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    343447000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    343447000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.575643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.575643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74906.652126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74906.652126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5013000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5013000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82180.327869                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80854.838710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4403000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4403000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72180.327869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72180.327869                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       202556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            202556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1207614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1207616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 122235191000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 122235191000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.856361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101220.415629                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101220.247993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1207614                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1207614                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 110159081000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 110159081000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.856361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.856359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91220.440472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91220.440472                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.275073                       # Cycle average of tags in use
system.l2.tags.total_refs                     2455011                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1248742                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.965987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      70.914957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.082871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1975.274340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.964489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999158                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12592022                       # Number of tag accesses
system.l2.tags.data_accesses                 12592022                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     77580608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           77584704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3357376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3357376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1212197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1212261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52459                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52459                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       103932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   2065343229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2065452272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       103932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           105636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       89379730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89379730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       89379730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       103932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2065343229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2154832002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1209369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027966394750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3217                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3217                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2353632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1212259                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52459                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1212259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52459                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2829                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   162                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             75761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             76943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             75594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             76343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             74607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             75446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             73231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            73097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            73213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            73708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            76625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3313                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37834620250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6047150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             60511432750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31283.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50033.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   111957                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18177                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  9.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1212259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52459                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  244197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  497240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  401724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   66267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1131550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     71.360212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    68.494623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    31.055027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1038029     91.74%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        85784      7.58%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5759      0.51%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1272      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          432      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          128      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1131550                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     366.931924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.592187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9520.666272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         3213     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            2      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3217                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.723635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2840     88.28%     88.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      2.05%     90.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              212      6.59%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               88      2.74%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3217                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               77403520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  181056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3345280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                77584576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3357376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2060.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        89.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2065.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37562954000                       # Total gap between requests
system.mem_ctrls.avgGap                      29700.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     77399616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3345280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 103931.899634396774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 2060524877.523783445358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 89057711.375244572759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1212198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52459                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1895000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  60509537750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 759731444000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31065.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49917.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14482385.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    10.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3997157640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2124509310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4268249160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          142448580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2965023360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16961433000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        140842080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30599663130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        814.621188                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    228367500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1254240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36080439500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4082223600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2169722940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4367081040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          130400820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2965023360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16952832270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        148119360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30815403390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        820.364604                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    247022250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1254240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36061784750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    37563047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       890487                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           890498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       890487                       # number of overall hits
system.cpu.icache.overall_hits::total          890498                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          114                       # number of overall misses
system.cpu.icache.overall_misses::total           115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8409000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8409000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8409000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8409000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       890601                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       890613                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       890601                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       890613                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73763.157895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73121.739130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73763.157895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73121.739130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5105000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5105000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83688.524590                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83688.524590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83688.524590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83688.524590                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       890487                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          890498                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       890601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       890613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73763.157895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73121.739130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83688.524590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83688.524590                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008070                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000198                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1781288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1781288                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1878206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1878206                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1878206                       # number of overall hits
system.cpu.dcache.overall_hits::total         1878206                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2840317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2840319                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2840317                       # number of overall misses
system.cpu.dcache.overall_misses::total       2840319                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 220101846667                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 220101846667                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 220101846667                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 220101846667                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4718523                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4718525                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4718523                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4718525                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.601950                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.601951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.601950                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.601951                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77492.000600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77491.946034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77492.000600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77491.946034                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     55483570                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1256853                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.144836                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        80190                       # number of writebacks
system.cpu.dcache.writebacks::total             80190                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1422182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1422182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1422182                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1422182                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418135                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 126957626703                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 126957626703                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 126957626703                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 126957626703                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.300546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.300546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.300546                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.300546                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89524.358896                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89524.358896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89524.358896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89524.358896                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417109                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1619750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1619750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2832302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2832304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 219654292500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 219654292500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4452052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4452054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.636179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.636179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77553.273803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77553.219040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1422020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1422020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 126521109500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 126521109500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.316771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.316771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89713.340665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89713.340665                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8015                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8015                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    447554167                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    447554167                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 55839.571678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55839.571678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    436517203                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    436517203                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 55586.043932                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55586.043932                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190188097327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.202149                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3294701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417109                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.324945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.202148                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          630                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10855183                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10855183                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190308936385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26258                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827652                       # Number of bytes of host memory used
host_op_rate                                    46614                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1523.35                       # Real time elapsed on the host
host_tick_rate                               79324466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120839                       # Number of seconds simulated
sim_ticks                                120839058000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4452341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8904664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5262360                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       107781                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9586145                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4628814                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5262360                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       633546                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9609120                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13665                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60761                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45761785                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26346180                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       107781                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4396774                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4469174                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    240991408                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.221773                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.152651                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    228268912     94.72%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2910381      1.21%     95.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1945119      0.81%     96.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2923506      1.21%     97.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       144122      0.06%     98.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       317643      0.13%     98.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        59285      0.02%     98.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        25666      0.01%     98.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4396774      1.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    240991408                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.055937                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.055937                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     231621971                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59242056                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2402071                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2160685                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         107834                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5385555                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13174356                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5117990                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              206153                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6280                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9609120                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            481590                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             241033516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16746                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34604205                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          215668                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.039760                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       536766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4642479                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.143183                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    241678116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.254007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.268342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        230762462     95.48%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           717460      0.30%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           735913      0.30%     96.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           732313      0.30%     96.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1090786      0.45%     96.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2311759      0.96%     97.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           510312      0.21%     98.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           519096      0.21%     98.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4298015      1.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    241678116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       131565                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8753626                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.472958                       # Inst execution rate
system.switch_cpus.iew.exec_refs             71404672                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             206149                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        49635709                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13496262                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       308001                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57902376                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      71198523                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       207436                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     114303672                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         937633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      53909909                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         107834                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      55670055                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      5054514                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        24270                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          241                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       867574                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167491                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       107673                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        23892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          54914591                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55930342                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.746718                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41005699                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.231425                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55957414                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        187844856                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46925000                       # number of integer regfile writes
system.switch_cpus.ipc                       0.124132                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.124132                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        65865      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42979231     37.53%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          294      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     37.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     71246581     62.22%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       219136      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      114511107                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            11706992                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.102235                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           47937      0.41%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11648565     99.50%     99.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10490      0.09%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      126152234                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    482587605                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55930342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62359425                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57902376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         114511107                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4456959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       180282                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      7002205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    241678116                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.473817                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.305421                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    203697624     84.28%     84.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11969812      4.95%     89.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5338317      2.21%     91.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3811948      1.58%     93.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8540808      3.53%     96.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4616761      1.91%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3018473      1.25%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       404042      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       280331      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    241678116                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.473817                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              481590                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        61774                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        82270                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13496262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       308001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        89266675                       # number of misc regfile reads
system.switch_cpus.numCycles                241678116                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       113771073                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303536                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       43186944                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3905225                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      109470119                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        181020                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156868771                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58666647                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76710468                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5382825                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          47517                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         107834                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     118509411                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6406913                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76094156                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1748                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1082                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32396967                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1075                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            294509212                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116520343                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5153793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1470116                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10307586                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1470116                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120839058000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4450933                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26296                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4426045                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1389                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1389                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4450934                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13356986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13356986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13356986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    286631552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    286631552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               286631552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4452323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4452323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4452323                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9345363000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24947749750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 120839058000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120839058000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120839058000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120839058000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5150864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68694                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9558349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2929                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2929                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5150864                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15461379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15461379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    332556224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              332556224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4473250                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1682944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9627043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.152707                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.359705                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8156927     84.73%     84.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1470116     15.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9627043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5196191000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7730689500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120839058000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       701470                       # number of demand (read+write) hits
system.l2.demand_hits::total                   701470                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       701470                       # number of overall hits
system.l2.overall_hits::total                  701470                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      4452323                       # number of demand (read+write) misses
system.l2.demand_misses::total                4452323                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      4452323                       # number of overall misses
system.l2.overall_misses::total               4452323                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 451977415000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     451977415000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 451977415000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    451977415000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5153793                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5153793                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5153793                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5153793                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.863892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.863892                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.863892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.863892                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101514.965334                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101514.965334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101514.965334                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101514.965334                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26296                       # number of writebacks
system.l2.writebacks::total                     26296                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      4452323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4452323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4452323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4452323                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 407454195000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 407454195000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 407454195000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 407454195000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.863892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.863892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.863892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.863892                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91514.967580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91514.967580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91514.967580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91514.967580                       # average overall mshr miss latency
system.l2.replacements                        4473250                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42398                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42398                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1449206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1449206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1540                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1389                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1389                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    128272500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     128272500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.474223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92348.812095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92348.812095                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1389                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1389                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    114382500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    114382500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.474223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82348.812095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82348.812095                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       699930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            699930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4450934                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4450934                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 451849142500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 451849142500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5150864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5150864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.864114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.864114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101517.825809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101517.825809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4450934                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4450934                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 407339812500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 407339812500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.864114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.864114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91517.828056                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91517.828056                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120839058000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     8862005                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4475298                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.980204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.907742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2036.092258                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.994186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1591                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45703594                       # Number of tag accesses
system.l2.tags.data_accesses                 45703594                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120839058000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    284948608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          284948608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1682944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1682944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      4452322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4452322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26296                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2358083659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2358083659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13927153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13927153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13927153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2358083659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2372010811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4446932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.149548952250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1603                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1603                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8570431                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24645                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4452323                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26296                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4452323                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5391                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    96                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            283211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            274926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            279083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            284246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            284573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            273351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            286971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            284592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            280560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            269418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           269453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           272582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           273220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           274649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           278316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           277781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1666                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 140641758000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22234660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            224021733000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31626.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50376.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   289914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9196                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4452323                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  721520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1877621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1590094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  257697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4174017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.586270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.015035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    20.434244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3920836     93.93%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       247026      5.92%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5136      0.12%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          591      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          186      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          101      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           56      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4174017                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2698.941984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.493586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  44466.466857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         1594     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            3      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.06%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-229375            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::753664-786431            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::983040-1.01581e+06            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1603                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.341235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1345     83.91%     83.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      2.62%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              148      9.23%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               63      3.93%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1603                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              284603648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  345024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1676480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               284948672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1682944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2355.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2358.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  120839084500                       # Total gap between requests
system.mem_ctrls.avgGap                      26981.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    284603648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1676480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2355228952.546121120453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 13873659.955210838467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      4452323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 224021733000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2913182426750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50315.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 110784241.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     6.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14731890600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7830189345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15679282920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           73889100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9538598160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54743964510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        302017440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       102899832075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        851.544474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    341944250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4034940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 116462173750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15070583640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8010205170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16071804420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           62848800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9538598160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54758571900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        289716480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       103802328570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        859.013057                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    310513250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4034940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 116493604750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   158402105000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1372077                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1372088                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1372077                       # number of overall hits
system.cpu.icache.overall_hits::total         1372088                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          114                       # number of overall misses
system.cpu.icache.overall_misses::total           115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8409000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8409000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8409000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8409000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1372191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1372203                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1372191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1372203                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73763.157895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73121.739130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73763.157895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73121.739130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5105000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5105000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83688.524590                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83688.524590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83688.524590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83688.524590                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1372077                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1372088                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1372191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1372203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73763.157895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73121.739130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83688.524590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83688.524590                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047432                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1372150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22131.451613                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000832                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046600                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2744468                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2744468                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4988979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4988979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4988979                       # number of overall hits
system.cpu.dcache.overall_hits::total         4988979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     12854750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12854752                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     12854750                       # number of overall misses
system.cpu.dcache.overall_misses::total      12854752                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1000760506857                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1000760506857                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1000760506857                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1000760506857                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17843729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17843731                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17843729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17843731                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.720407                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.720407                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.720407                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.720407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77851.417325                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77851.405212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77851.417325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77851.405212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    278468799                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6328103                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.005099                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       122588                       # number of writebacks
system.cpu.dcache.writebacks::total            122588                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6282822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6282822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6282822                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6282822                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6571928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6571928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6571928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6571928                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 594092780440                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 594092780440                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 594092780440                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 594092780440                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368305                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368305                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90398.552820                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90398.552820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90398.552820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90398.552820                       # average overall mshr miss latency
system.cpu.dcache.replacements                6570902                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4593005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4593005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     12843743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12843745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1000158828500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1000158828500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17436748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17436750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.736591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.736591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77871.289429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77871.277303                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6282555                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6282555                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6561188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6561188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 593507510000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 593507510000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90457.324192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90457.324192                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11007                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11007                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    601678357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    601678357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54663.246752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54663.246752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    585270440                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    585270440                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54494.454376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54494.454376                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190308936385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.852222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11560905                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6571926                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.759135                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.852222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          619                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42259388                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42259388                       # Number of data accesses

---------- End Simulation Statistics   ----------
