

================================================================
== Vivado HLS Report for 'image_filter_Block_Mat_exit1220_proc1'
================================================================
* Date:           Wed Mar 30 11:12:48 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      3.40|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    2|  2076842|    2|  2076842|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+-----+---------+-----+---------+---------+
        |                                                    |                                          |    Latency    |    Interval   | Pipeline|
        |                      Instance                      |                  Module                  | min |   max   | min |   max   |   Type  |
        +----------------------------------------------------+------------------------------------------+-----+---------+-----+---------+---------+
        |grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97  |image_filter_Duplicate_1080_1920_32_32_s  |    1|  2076841|    1|  2076841|   none  |
        +----------------------------------------------------+------------------------------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      40|     74|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    106|
|Register         |        -|      -|     100|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     140|    181|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+-------+----+----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP48E| FF | LUT|
    +----------------------------------------------------+------------------------------------------+---------+-------+----+----+
    |grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97  |image_filter_Duplicate_1080_1920_32_32_s  |        0|      0|  40|  74|
    +----------------------------------------------------+------------------------------------------+---------+-------+----+----+
    |Total                                               |                                          |        0|      0|  40|  74|
    +----------------------------------------------------+------------------------------------------+---------+-------+----+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_82  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   1|          3|    1|          3|
    |ap_return_0                 |  12|          2|   12|         24|
    |ap_return_1                 |  12|          2|   12|         24|
    |ap_return_2                 |  12|          2|   12|         24|
    |ap_return_3                 |  12|          2|   12|         24|
    |ap_return_4                 |  12|          2|   12|         24|
    |ap_return_5                 |  12|          2|   12|         24|
    |ap_return_6                 |  12|          2|   12|         24|
    |ap_return_7                 |  12|          2|   12|         24|
    |p_src_data_stream_0_V_read  |   1|          2|    1|          2|
    |p_src_data_stream_1_V_read  |   1|          2|    1|          2|
    |p_src_data_stream_2_V_read  |   1|          2|    1|          2|
    |src0_data_stream_0_V_write  |   1|          2|    1|          2|
    |src0_data_stream_1_V_write  |   1|          2|    1|          2|
    |src0_data_stream_2_V_write  |   1|          2|    1|          2|
    |src1_data_stream_0_V_write  |   1|          2|    1|          2|
    |src1_data_stream_1_V_write  |   1|          2|    1|          2|
    |src1_data_stream_2_V_write  |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 106|         37|  106|        213|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   2|   0|    2|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |ap_return_0_preg                                                          |  12|   0|   12|          0|
    |ap_return_1_preg                                                          |  12|   0|   12|          0|
    |ap_return_2_preg                                                          |  12|   0|   12|          0|
    |ap_return_3_preg                                                          |  12|   0|   12|          0|
    |ap_return_4_preg                                                          |  12|   0|   12|          0|
    |ap_return_5_preg                                                          |  12|   0|   12|          0|
    |ap_return_6_preg                                                          |  12|   0|   12|          0|
    |ap_return_7_preg                                                          |  12|   0|   12|          0|
    |grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97_ap_start_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 100|   0|  100|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_done                        | out |    1| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_return_0                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_return_1                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_return_2                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_return_3                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_return_4                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_return_5                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_return_6                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|ap_return_7                    | out |   12| ap_ctrl_hs | image_filter_Block_Mat.exit1220_proc1 | return value |
|p_read                         |  in |   12|   ap_none  |                 p_read                |    scalar    |
|p_read2                        |  in |   12|   ap_none  |                p_read2                |    scalar    |
|p_read16                       |  in |   12|   ap_none  |                p_read16               |    scalar    |
|p_read17                       |  in |   12|   ap_none  |                p_read17               |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |         p_src_data_stream_0_V         |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |         p_src_data_stream_0_V         |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |         p_src_data_stream_0_V         |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |         p_src_data_stream_1_V         |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |         p_src_data_stream_1_V         |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |         p_src_data_stream_1_V         |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |         p_src_data_stream_2_V         |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |         p_src_data_stream_2_V         |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |         p_src_data_stream_2_V         |    pointer   |
|src0_data_stream_0_V_din       | out |    8|   ap_fifo  |          src0_data_stream_0_V         |    pointer   |
|src0_data_stream_0_V_full_n    |  in |    1|   ap_fifo  |          src0_data_stream_0_V         |    pointer   |
|src0_data_stream_0_V_write     | out |    1|   ap_fifo  |          src0_data_stream_0_V         |    pointer   |
|src0_data_stream_1_V_din       | out |    8|   ap_fifo  |          src0_data_stream_1_V         |    pointer   |
|src0_data_stream_1_V_full_n    |  in |    1|   ap_fifo  |          src0_data_stream_1_V         |    pointer   |
|src0_data_stream_1_V_write     | out |    1|   ap_fifo  |          src0_data_stream_1_V         |    pointer   |
|src0_data_stream_2_V_din       | out |    8|   ap_fifo  |          src0_data_stream_2_V         |    pointer   |
|src0_data_stream_2_V_full_n    |  in |    1|   ap_fifo  |          src0_data_stream_2_V         |    pointer   |
|src0_data_stream_2_V_write     | out |    1|   ap_fifo  |          src0_data_stream_2_V         |    pointer   |
|src1_data_stream_0_V_din       | out |    8|   ap_fifo  |          src1_data_stream_0_V         |    pointer   |
|src1_data_stream_0_V_full_n    |  in |    1|   ap_fifo  |          src1_data_stream_0_V         |    pointer   |
|src1_data_stream_0_V_write     | out |    1|   ap_fifo  |          src1_data_stream_0_V         |    pointer   |
|src1_data_stream_1_V_din       | out |    8|   ap_fifo  |          src1_data_stream_1_V         |    pointer   |
|src1_data_stream_1_V_full_n    |  in |    1|   ap_fifo  |          src1_data_stream_1_V         |    pointer   |
|src1_data_stream_1_V_write     | out |    1|   ap_fifo  |          src1_data_stream_1_V         |    pointer   |
|src1_data_stream_2_V_din       | out |    8|   ap_fifo  |          src1_data_stream_2_V         |    pointer   |
|src1_data_stream_2_V_full_n    |  in |    1|   ap_fifo  |          src1_data_stream_2_V         |    pointer   |
|src1_data_stream_2_V_write     | out |    1|   ap_fifo  |          src1_data_stream_2_V         |    pointer   |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: p_read_1 [1/1] 0.00ns
newFuncRoot:9  %p_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read17)

ST_1: p_read_2 [1/1] 0.00ns
newFuncRoot:10  %p_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read16)

ST_1: p_read22 [1/1] 0.00ns
newFuncRoot:11  %p_read22 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read2)

ST_1: p_read_3 [1/1] 0.00ns
newFuncRoot:12  %p_read_3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read)

ST_1: stg_7 [2/2] 0.00ns
newFuncRoot:13  call fastcc void @"image_filter_Duplicate<1080, 1920, 32, 32>"(i12 %p_read_2, i12 %p_read_1, i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i12 %p_read_3, i12 %p_read22, i8* %src0_data_stream_0_V, i8* %src0_data_stream_1_V, i8* %src0_data_stream_2_V, i12 %p_read_3, i12 %p_read22, i8* %src1_data_stream_0_V, i8* %src1_data_stream_1_V, i8* %src1_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_8 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_2_V, [8 x i8]* @str152, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str153, [1 x i8]* @str153, [8 x i8]* @str152)

ST_2: stg_9 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_1_V, [8 x i8]* @str148, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str149, [1 x i8]* @str149, [8 x i8]* @str148)

ST_2: stg_10 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_0_V, [8 x i8]* @str144, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str145, [1 x i8]* @str145, [8 x i8]* @str144)

ST_2: stg_11 [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_2_V, [8 x i8]* @str140, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str141, [1 x i8]* @str141, [8 x i8]* @str140)

ST_2: stg_12 [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_1_V, [8 x i8]* @str136, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str137, [1 x i8]* @str137, [8 x i8]* @str136)

ST_2: stg_13 [1/1] 0.00ns
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_0_V, [8 x i8]* @str132, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str133, [1 x i8]* @str133, [8 x i8]* @str132)

ST_2: stg_14 [1/1] 0.00ns
newFuncRoot:6  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @str116, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str117, [1 x i8]* @str117, [8 x i8]* @str116)

ST_2: stg_15 [1/1] 0.00ns
newFuncRoot:7  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str113, [1 x i8]* @str113, [8 x i8]* @str112)

ST_2: stg_16 [1/1] 0.00ns
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @str108, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str109, [1 x i8]* @str109, [8 x i8]* @str108)

ST_2: stg_17 [1/2] 0.00ns
newFuncRoot:13  call fastcc void @"image_filter_Duplicate<1080, 1920, 32, 32>"(i12 %p_read_2, i12 %p_read_1, i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i12 %p_read_3, i12 %p_read22, i8* %src0_data_stream_0_V, i8* %src0_data_stream_1_V, i8* %src0_data_stream_2_V, i12 %p_read_3, i12 %p_read22, i8* %src1_data_stream_0_V, i8* %src1_data_stream_1_V, i8* %src1_data_stream_2_V)

ST_2: mrv [1/1] 0.00ns
newFuncRoot:14  %mrv = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } undef, i12 %p_read_3, 0

ST_2: mrv_1 [1/1] 0.00ns
newFuncRoot:15  %mrv_1 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv, i12 %p_read22, 1

ST_2: mrv_2 [1/1] 0.00ns
newFuncRoot:16  %mrv_2 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_1, i12 %p_read_3, 2

ST_2: mrv_3 [1/1] 0.00ns
newFuncRoot:17  %mrv_3 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_2, i12 %p_read22, 3

ST_2: mrv_4 [1/1] 0.00ns
newFuncRoot:18  %mrv_4 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_3, i12 %p_read_3, 4

ST_2: mrv_5 [1/1] 0.00ns
newFuncRoot:19  %mrv_5 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_4, i12 %p_read22, 5

ST_2: mrv_6 [1/1] 0.00ns
newFuncRoot:20  %mrv_6 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_5, i12 %p_read_3, 6

ST_2: mrv_7 [1/1] 0.00ns
newFuncRoot:21  %mrv_7 = insertvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_6, i12 %p_read22, 7

ST_2: stg_26 [1/1] 0.00ns
newFuncRoot:22  ret { i12, i12, i12, i12, i12, i12, i12, i12 } %mrv_7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10766800; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10766dd0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107673a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10767970; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x107680c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10768c70; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10769af0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src0_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x107703a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src0_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10772730; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src0_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x107731c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10773790; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10774320; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x107748f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1 (read         ) [ 001]
p_read_2 (read         ) [ 001]
p_read22 (read         ) [ 001]
p_read_3 (read         ) [ 001]
stg_8    (specinterface) [ 000]
stg_9    (specinterface) [ 000]
stg_10   (specinterface) [ 000]
stg_11   (specinterface) [ 000]
stg_12   (specinterface) [ 000]
stg_13   (specinterface) [ 000]
stg_14   (specinterface) [ 000]
stg_15   (specinterface) [ 000]
stg_16   (specinterface) [ 000]
stg_17   (call         ) [ 000]
mrv      (insertvalue  ) [ 000]
mrv_1    (insertvalue  ) [ 000]
mrv_2    (insertvalue  ) [ 000]
mrv_3    (insertvalue  ) [ 000]
mrv_4    (insertvalue  ) [ 000]
mrv_5    (insertvalue  ) [ 000]
mrv_6    (insertvalue  ) [ 000]
mrv_7    (insertvalue  ) [ 000]
stg_26   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src0_data_stream_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src0_data_stream_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src0_data_stream_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="src1_data_stream_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="src1_data_stream_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src1_data_stream_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Duplicate<1080, 1920, 32, 32>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str152"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str153"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str148"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str149"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str144"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str145"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str140"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str141"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str136"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str132"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str133"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str116"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str117"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str112"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str113"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str108"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str109"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read22_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_3_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="0"/>
<pin id="93" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="12" slack="0"/>
<pin id="100" dir="0" index="2" bw="12" slack="0"/>
<pin id="101" dir="0" index="3" bw="8" slack="0"/>
<pin id="102" dir="0" index="4" bw="8" slack="0"/>
<pin id="103" dir="0" index="5" bw="8" slack="0"/>
<pin id="104" dir="0" index="6" bw="12" slack="0"/>
<pin id="105" dir="0" index="7" bw="12" slack="0"/>
<pin id="106" dir="0" index="8" bw="8" slack="0"/>
<pin id="107" dir="0" index="9" bw="8" slack="0"/>
<pin id="108" dir="0" index="10" bw="8" slack="0"/>
<pin id="109" dir="0" index="11" bw="12" slack="0"/>
<pin id="110" dir="0" index="12" bw="12" slack="0"/>
<pin id="111" dir="0" index="13" bw="8" slack="0"/>
<pin id="112" dir="0" index="14" bw="8" slack="0"/>
<pin id="113" dir="0" index="15" bw="8" slack="0"/>
<pin id="114" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_7/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="mrv_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="96" slack="0"/>
<pin id="133" dir="0" index="1" bw="12" slack="1"/>
<pin id="134" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mrv_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="96" slack="0"/>
<pin id="138" dir="0" index="1" bw="12" slack="1"/>
<pin id="139" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="mrv_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="96" slack="0"/>
<pin id="143" dir="0" index="1" bw="12" slack="1"/>
<pin id="144" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mrv_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="96" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="1"/>
<pin id="149" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="mrv_4_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="96" slack="0"/>
<pin id="153" dir="0" index="1" bw="12" slack="1"/>
<pin id="154" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mrv_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="96" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="1"/>
<pin id="159" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="mrv_6_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="96" slack="0"/>
<pin id="163" dir="0" index="1" bw="12" slack="1"/>
<pin id="164" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mrv_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="96" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="1"/>
<pin id="169" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_read_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="1"/>
<pin id="173" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_read_2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="1"/>
<pin id="178" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="p_read22_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="1"/>
<pin id="183" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_read22 "/>
</bind>
</comp>

<comp id="191" class="1005" name="p_read_3_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="1"/>
<pin id="193" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="116"><net_src comp="78" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="117"><net_src comp="72" pin="2"/><net_sink comp="97" pin=2"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="97" pin=4"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="97" pin=5"/></net>

<net id="121"><net_src comp="90" pin="2"/><net_sink comp="97" pin=6"/></net>

<net id="122"><net_src comp="84" pin="2"/><net_sink comp="97" pin=7"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="97" pin=8"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="97" pin=9"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="97" pin=10"/></net>

<net id="126"><net_src comp="90" pin="2"/><net_sink comp="97" pin=11"/></net>

<net id="127"><net_src comp="84" pin="2"/><net_sink comp="97" pin=12"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="97" pin=13"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="97" pin=14"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="97" pin=15"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="136" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="151" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="72" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="179"><net_src comp="78" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="184"><net_src comp="84" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="97" pin=7"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="97" pin=12"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="190"><net_src comp="181" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="194"><net_src comp="90" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="97" pin=6"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="97" pin=11"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="161" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src0_data_stream_0_V | {1 2 }
	Port: src0_data_stream_1_V | {1 2 }
	Port: src0_data_stream_2_V | {1 2 }
	Port: src1_data_stream_0_V | {1 2 }
	Port: src1_data_stream_1_V | {1 2 }
	Port: src1_data_stream_2_V | {1 2 }
  - Chain level:
	State 1
	State 2
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		stg_26 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|
|   call   | grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97 |    70   |    50   |
|----------|----------------------------------------------------|---------|---------|
|          |                 p_read_1_read_fu_72                |    0    |    0    |
|   read   |                 p_read_2_read_fu_78                |    0    |    0    |
|          |                 p_read22_read_fu_84                |    0    |    0    |
|          |                 p_read_3_read_fu_90                |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |                     mrv_fu_131                     |    0    |    0    |
|          |                    mrv_1_fu_136                    |    0    |    0    |
|          |                    mrv_2_fu_141                    |    0    |    0    |
|insertvalue|                    mrv_3_fu_146                    |    0    |    0    |
|          |                    mrv_4_fu_151                    |    0    |    0    |
|          |                    mrv_5_fu_156                    |    0    |    0    |
|          |                    mrv_6_fu_161                    |    0    |    0    |
|          |                    mrv_7_fu_166                    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   Total  |                                                    |    70   |    50   |
|----------|----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|p_read22_reg_181|   12   |
|p_read_1_reg_171|   12   |
|p_read_2_reg_176|   12   |
|p_read_3_reg_191|   12   |
+----------------+--------+
|      Total     |   48   |
+----------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97 |  p1  |   2  |  12  |   24   ||    12   |
| grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97 |  p2  |   2  |  12  |   24   ||    12   |
| grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97 |  p6  |   2  |  12  |   24   ||    12   |
| grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97 |  p7  |   2  |  12  |   24   ||    12   |
| grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97 |  p11 |   2  |  12  |   24   ||    12   |
| grp_image_filter_Duplicate_1080_1920_32_32_s_fu_97 |  p12 |   2  |  12  |   24   ||    12   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   144  ||  9.426  ||    72   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   70   |   50   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   72   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   118  |   122  |
+-----------+--------+--------+--------+
