{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "f6756268",
   "metadata": {},
   "outputs": [],
   "source": [
    "import itertools, re\n",
    "import PySpice.Logging.Logging as Logging\n",
    "from PySpice.Spice.Netlist import Circuit\n",
    "from PySpice.Unit import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "0bb7e44c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<Logger PySpice (INFO)>"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "Logging.setup_logging()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "8f29444a",
   "metadata": {},
   "outputs": [],
   "source": [
    "def empty_ir(title=\"Candidate\"):\n",
    "    return {\"title\": title, \"nodes\": [\"in\",\"out\",\"0\"], \"components\": []}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b6b81233",
   "metadata": {},
   "outputs": [],
   "source": [
    "def add_vin_and_load(ir, ac=1.0, Rload=10e3):\n",
    "    # AC=1 V small-signal source recorded in IR\n",
    "    ir[\"components\"].append({\"kind\":\"VAC\",\"name\":\"in\", \"pos\":\"in\",\"neg\":\"0\",\"ac\": ac})\n",
    "    # Tiny \"wire\" placeholder for in->out path (a rewire anchor for series insertions)\n",
    "    ir[\"components\"].append({\"kind\":\"R\",\"name\":\"Rpath\",\"n1\":\"in\",\"n2\":\"out\",\"value\":1e-3})\n",
    "    # Output load\n",
    "    ir[\"components\"].append({\"kind\":\"R\",\"name\":\"Rload\",\"n1\":\"out\",\"n2\":\"0\",\"value\": Rload})"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "9bd31505",
   "metadata": {},
   "outputs": [],
   "source": [
    "from PySpice.Spice.Netlist import SubCircuitFactory\n",
    "\n",
    "class RC_LowPass(SubCircuitFactory):\n",
    "    __name__  = 'rc_lp'\n",
    "    __nodes__ = ('in', 'out', '0')\n",
    "    def __init__(self, R=1@u_kÎ©, C=1@u_uF):\n",
    "        super().__init__()\n",
    "        self.R(1, 'in', 'out', R)\n",
    "        self.C(1, 'out', '0',  C)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "6dafbdfd",
   "metadata": {},
   "outputs": [],
   "source": [
    "SUBCKT_REGISTRY = {\n",
    "    'rc_lp':  RC_LowPass,\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "c60a1af7",
   "metadata": {},
   "outputs": [],
   "source": [
    "from PySpice.Spice.Netlist import Circuit\n",
    "from PySpice.Unit import *\n",
    "\n",
    "def emit_pyspice(ir: dict, subckt_registry=None) -> Circuit:\n",
    "    \"\"\"\n",
    "    Convert an IR dictionary into a PySpice Circuit.\n",
    "    Supports R, C, L, VAC, SUBCKT.\n",
    "    SUBCKT expects:\n",
    "      comp = {\n",
    "        \"kind\":\"SUBCKT\", \"name\":\"U1\", \"model\":\"rc_tee\",\n",
    "        \"ports\": {\"in\":\"n5\",\"out\":\"n6\",\"ref\":\"n7\"},   # formal->actual\n",
    "        \"params\": {\"R1\": \"1k\", \"R2\": \"2k\", \"C1\": \"10n\"}  # optional\n",
    "      }\n",
    "    \"\"\"\n",
    "    if subckt_registry is None:\n",
    "        subckt_registry = {}\n",
    "\n",
    "    def _resolve_node(n, circuit):\n",
    "        # Allow either '0' or 'gnd' to mean ground\n",
    "        if isinstance(n, str) and n.strip().lower() in ('0', 'gnd'):\n",
    "            return circuit.gnd\n",
    "        return n\n",
    "\n",
    "    c = Circuit(ir[\"title\"])\n",
    "    # Track which subckt models we've registered on this Circuit\n",
    "    c._registered_subckts = set()\n",
    "\n",
    "    for comp in ir[\"components\"]:\n",
    "        k = comp[\"kind\"].upper()\n",
    "\n",
    "        if k == \"R\":\n",
    "            c.R(comp[\"name\"], _resolve_node(comp[\"n1\"], c), _resolve_node(comp[\"n2\"], c),\n",
    "                float(comp[\"value\"]) @ u_Ohm)\n",
    "\n",
    "        elif k == \"C\":\n",
    "            c.C(comp[\"name\"], _resolve_node(comp[\"n1\"], c), _resolve_node(comp[\"n2\"], c),\n",
    "                float(comp[\"value\"]) @ u_F)\n",
    "\n",
    "        elif k == \"L\":\n",
    "            c.L(comp[\"name\"], _resolve_node(comp[\"n1\"], c), _resolve_node(comp[\"n2\"], c),\n",
    "                float(comp[\"value\"]) @ u_H)\n",
    "\n",
    "        elif k == \"VAC\":\n",
    "            ac_amp = float(comp[\"ac\"])\n",
    "            pos = _resolve_node(comp[\"pos\"], c)\n",
    "            neg = _resolve_node(comp[\"neg\"], c)\n",
    "            if hasattr(c, \"AcVoltageSource\"):\n",
    "                c.AcVoltageSource(comp[\"name\"], pos, neg, amplitude=ac_amp @ u_V)\n",
    "            else:\n",
    "                c.V(comp[\"name\"], pos, neg, f\"dc 0 ac {ac_amp}\")\n",
    "\n",
    "        elif k == \"SUBCKT\":\n",
    "            model = comp[\"model\"]\n",
    "            ports = comp[\"ports\"]           # dict: formal -> actual node name\n",
    "            params = comp.get(\"params\", {}) # dict of parameter strings or Unit values\n",
    "\n",
    "            SubcktClass = subckt_registry[model]\n",
    "\n",
    "            # Register the subcircuit ONCE on this Circuit\n",
    "            if model not in c._registered_subckts:\n",
    "                c.subcircuit(SubcktClass(**{k:(v) for k,v in params.items()}))\n",
    "                c._registered_subckts.add(model)\n",
    "\n",
    "            # Build node list in the formal port order declared by the subckt class\n",
    "            formal_order = getattr(SubcktClass, '__nodes__', tuple(ports.keys()))\n",
    "            node_list = [_resolve_node(ports[p], c) for p in formal_order]\n",
    "\n",
    "            # Instantiate X device; model name must match class.__name__\n",
    "            c.X(comp[\"name\"], SubcktClass.__name__, *node_list)\n",
    "\n",
    "        else:\n",
    "            raise ValueError(f\"Unsupported kind: {k}\")\n",
    "\n",
    "    return c\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1975bdc8",
   "metadata": {},
   "outputs": [],
   "source": [
    "def add_series(ir, name, kind, value):\n",
    "    \"\"\"\n",
    "    Insert a series element along the in->out path by progressively\n",
    "    extending the chain of intermediate nodes.\n",
    "    \"\"\"\n",
    "    # Make a unique new node name\n",
    "    next_idx = sum(1 for c in ir[\"components\"] if c[\"kind\"] in (\"R\",\"C\",\"L\"))\n",
    "    new_node = f\"n{next_idx}\"\n",
    "\n",
    "    # Find the last element feeding 'out' and redirect it to new_node\n",
    "    for comp in ir[\"components\"]:\n",
    "        if comp.get(\"n2\") == \"out\":   # safe lookup\n",
    "            comp[\"n2\"] = new_node\n",
    "            break\n",
    "\n",
    "    # Append the new element from new_node to out\n",
    "    ir[\"components\"].append({\n",
    "        \"kind\": kind,\n",
    "        \"name\": name,\n",
    "        \"n1\": new_node,\n",
    "        \"n2\": \"out\",\n",
    "        \"value\": value\n",
    "    })"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "research",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
