module model #(parameter
  DATA_WIDTH = 16
) (
  input clk,
  input resetn,
  input din,
  output logic [DATA_WIDTH-1:0] dout
);
  reg [DATA_WIDTH-1:0] d;
  assign dout=d;
  always@(posedge clk) begin
    if(!resetn) d<='0;
    else d<={d[DATA_WIDTH-2:0],din};
  end
endmodule