#ifndef __BM1684_CLOCK__
#define __BM1684_CLOCK__

#include <dt-bindings/clock/bitmain.h>

/*div clock*/
#define DIV_CLK_MPLL_A53_1 0
#define DIV_CLK_MPLL_AXI_DDR_1 1
#define DIV_CLK_FPLL_DDR0_0 2
#define DIV_CLK_FPLL_DDR12_0 3
#define DIV_CLK_FPLL_A53_0 4
#define DIV_CLK_FPLL_50M_A53 5
#define DIV_CLK_FPLL_EMMC 6
#define DIV_CLK_FPLL_SD 7
#define DIV_CLK_FPLL_TX_ETH0 8
#define DIV_CLK_FPLL_PTP_REF_I_ETH0 9
#define DIV_CLK_FPLL_REF_ETH0 10
#define DIV_CLK_FPLL_TX_ETH1 11
#define DIV_CLK_FPLL_PTP_REF_I_ETH1 12
#define DIV_CLK_FPLL_REF_ETH1 13
#define DIV_CLK_FPLL_UART500M 14
#define DIV_CLK_FPLL_EFUSE 15
#define DIV_CLK_FPLL_TPU_1 16
#define DIV_CLK_FPLL_FIXED_TPU_CLK 17
#define DIV_CLK_FPLL_AXI_VDE_WAVE_0 18
#define DIV_CLK_FPLL_AXI3 19
#define DIV_CLK_FPLL_AXI6 20
#define DIV_CLK_FPLL_AXI8 21
#define DIV_CLK_FPLL_AXI10_0 22
#define DIV_CLK_FPLL_AXI_DDR_0 23
#define DIV_CLK_FPLL_DIV_TIMER1 24
#define DIV_CLK_FPLL_DIV_TIMER2 25
#define DIV_CLK_FPLL_DIV_TIMER3 26
#define DIV_CLK_FPLL_DIV_TIMER4 27
#define DIV_CLK_FPLL_DIV_TIMER5 28
#define DIV_CLK_FPLL_DIV_TIMER6 29
#define DIV_CLK_FPLL_DIV_TIMER7 30
#define DIV_CLK_FPLL_DIV_TIMER8 31
#define DIV_CLK_FPLL_100K_EMMC 32
#define DIV_CLK_FPLL_100K_SD 33
#define DIV_CLK_FPLL_GPIO_DB 34
#define DIV_CLK_VPLL_AXI_VDE_WAVE_1 35
#define DIV_CLK_VPLL_AXI10_1 36
#define DIV_CLK_TPLL_TPU_0 37
#define DIV_CLK_DPLL0_DDR0_1 38
#define DIV_CLK_DPLL1_DDR12_1 39

/* MPLL */

#define GATE_CLK_AXI_DDR_DIV1 40
#define GATE_CLK_A53_DIV1 41
#define GATE_CLK_A53_50M 42
#define GATE_CLK_EMMC_200M 43
#define GATE_CLK_SD_200M 44
#define GATE_CLK_ETH0_TX 45
#define GATE_CLK_PTP_REF_I_ETH0 46
#define GATE_CLK_REF_ETH0 47
#define GATE_CLK_ETH1_TX 48
#define GATE_CLK_PTP_REF_I_ETH1 49
#define GATE_CLK_REF_ETH1 50
#define GATE_CLK_UART_500M 51
#define GATE_CLK_EFUSE 52
#define GATE_CLK_FIXED_TPU_CLK 53
#define GATE_CLK_AXI3 54
#define GATE_CLK_AXI6 55
#define GATE_CLK_AXI8 56
#define GATE_CLK_APB_INTC 57
#define GATE_CLK_APB_TIMER 58
#define GATE_CLK_APB_EFUSE 59
#define GATE_CLK_APB_ROM 60
#define GATE_CLK_APB_GPIO 61
#define GATE_CLK_AHB_SF 62
#define GATE_CLK_APB_I2C 63
#define GATE_CLK_APB_WDT 64
#define GATE_CLK_APB_PWM 65
#define GATE_CLK_APB_TRNG 66
#define GATE_CLK_APB_VD1_WAVE0 67
#define GATE_CLK_APB_VD1_WAVE1 68
#define GATE_CLK_APB_VD1_JPEG0 69
#define GATE_CLK_APB_VD1_JPEG1 70
#define GATE_CLK_APB_VD1_VPP 71
#define GATE_CLK_APB_GPIO_INTR 72
#define GATE_CLK_APB_VDE_WAVE 73
#define GATE_CLK_APB_VD0_WAVE0 74
#define GATE_CLK_APB_VD0_WAVE1 75
#define GATE_CLK_APB_VD0_JPEG0 76
#define GATE_CLK_APB_VD0_JPEG1 77
#define GATE_CLK_APB_VD0_VPP 78
#define GATE_CLK_AXI_EMMC 79
#define GATE_CLK_AXI_SD 80
#define GATE_CLK_AXI6_ETH0 81
#define GATE_CLK_AXI6_ETH1 82
#define GATE_CLK_SDMA_AXI 83
#define GATE_CLK_AXI8_MMU 84
#define GATE_CLK_AXI8_PCIE 85
#define GATE_CLK_AXI8_CDMA 86
#define GATE_CLK_TIMER1 87
#define GATE_CLK_TIMER2 88
#define GATE_CLK_TIMER3 89
#define GATE_CLK_TIMER4 90
#define GATE_CLK_TIMER5 91
#define GATE_CLK_TIMER6 92
#define GATE_CLK_TIMER7 93
#define GATE_CLK_TIMER8 94
#define GATE_CLK_100K_EMMC 95
#define GATE_CLK_100K_SD 96
#define GATE_CLK_GPIO_DB 97
#define GATE_CLK_A53_DIV0 98
#define GATE_CLK_TPU_DIV0 99
#define GATE_CLK_AXI_VDE_WAVE_DIV0 100
#define GATE_CLK_AXI10_DIV0 101
#define GATE_CLK_AXI_DDR_DIV0 102
#define GATE_CLK_DDR0_DIV0 103
#define GATE_CLK_DDR12_DIV0 104
/* VPLL */
#define GATE_CLK_AXI_VDE_WAVE_DIV1 105
#define GATE_CLK_AXI10_DIV1 106
/* TPLL */
#define GATE_CLK_TPU_DIV1 107
/* DPLL0 */
#define GATE_CLK_DDR0_DIV1 108
/* DPLL1 */
#define GATE_CLK_DDR12_DIV1 109
#define GATE_CLK_DDR0 110
#define GATE_CLK_DDR12 111
#define GATE_CLK_A53 112
#define GATE_CLK_TPU 113
#define GATE_CLK_AXI_VDE_WAVE 114
#define GATE_CLK_AXI10 115
#define GATE_CLK_AXI_VD1_VPP 116
#define GATE_CLK_AXI_VD1_JPEG1 117
#define GATE_CLK_AXI_VD1_JPEG0 118
#define GATE_CLK_AXI_VD1_WAVE1 119
#define GATE_CLK_AXI_VD1_WAVE0 120
#define GATE_CLK_AXI_VD0_VPP 121
#define GATE_CLK_AXI_VD0_JPEG1 122
#define GATE_CLK_AXI_VD0_JPEG0 123
#define GATE_CLK_AXI_VD0_WAVE1 124
#define GATE_CLK_AXI_VD0_WAVE0 125
#define GATE_CLK_AXI_VDE_AXI_BRIDGE 126
#define GATE_CLK_AXI_DDR 127
#define GATE_CLK_RISCV 128
#define GATE_CLK_AXI_SPACC 129
#define GATE_CLK_AXI_PKA 130
#define GATE_CLK_AXI_DBG_I2C 131
#define GATE_CLK_GDMA 132
#define GATE_CLK_AXISRAM 133
#define GATE_CLK_ARM 134
#define GATE_CLK_HAU_NGS 135
#define GATE_CLK_TSDMA 136
#define GATE_CLK_TPU_FOR_TPU_ONLY 137

/* MUX */
#define MUX_CLK_DDR0 0
#define MUX_CLK_DDR12 1
#define MUX_CLK_A53 2
#define MUX_CLK_TPU 3
#define MUX_CLK_VDE_WAVE 4
#define MUX_CLK_AXI10 5
#define MUX_CLK_AXI_DDR 6

#define DIV_CLK_TABLE			0
#define MUX_CLK_TABLE			1
#endif
