
---------- Begin Simulation Statistics ----------
final_tick                                41502646000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60061                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675384                       # Number of bytes of host memory used
host_op_rate                                   113141                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1664.98                       # Real time elapsed on the host
host_tick_rate                               24926757                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041503                       # Number of seconds simulated
sim_ticks                                 41502646000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120186153                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58145636                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.830053                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.830053                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5479255                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3087174                       # number of floating regfile writes
system.cpu.idleCycles                           88182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               529873                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22226221                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.358001                       # Inst execution rate
system.cpu.iew.exec_refs                     39466822                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16050227                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4991311                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23768031                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 65                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6812                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16340316                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           199928520                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23416595                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1376513                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             195726556                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48958                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3492099                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 430545                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3576751                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1173                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       427078                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         102795                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 219049493                       # num instructions consuming a value
system.cpu.iew.wb_count                     195422729                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619977                       # average fanout of values written-back
system.cpu.iew.wb_producers                 135805674                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.354341                       # insts written-back per cycle
system.cpu.iew.wb_sent                      195562012                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                299900325                       # number of integer regfile reads
system.cpu.int_regfile_writes               155050761                       # number of integer regfile writes
system.cpu.ipc                               1.204742                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.204742                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1747727      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151550069     76.89%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               750576      0.38%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                813354      0.41%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476809      0.24%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  457      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193366      0.10%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               381308      0.19%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1247358      0.63%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                280      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22762156     11.55%     91.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14607633      7.41%     98.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          971352      0.49%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1600571      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197103074                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5315784                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10474281                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4994747                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6065520                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3018086                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015312                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2535649     84.02%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   8929      0.30%     84.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1880      0.06%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 227202      7.53%     91.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102758      3.40%     95.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             20553      0.68%     95.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121096      4.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              193057649                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          469732889                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    190427982                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         205415295                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  199928365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 197103074                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 155                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11551129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             65830                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             89                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14101259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82917111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.377110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.465840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32387290     39.06%     39.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6610261      7.97%     47.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8055391      9.71%     56.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9054350     10.92%     67.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8036038      9.69%     77.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5810166      7.01%     84.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7076342      8.53%     92.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3532237      4.26%     97.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2355036      2.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82917111                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.374584                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            681070                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           165956                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23768031                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16340316                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83531848                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         83005293                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       807742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            874                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23793413                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19541932                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            522594                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9696158                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9097222                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.822955                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1113048                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          512796                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             498900                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13896                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          393                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        11510880                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            426168                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     81184182                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.320370                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.821010                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        35352869     43.55%     43.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10027517     12.35%     55.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5115137      6.30%     62.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9502857     11.71%     73.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2574091      3.17%     77.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3655516      4.50%     81.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3290537      4.05%     85.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2031436      2.50%     88.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9634222     11.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     81184182                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9634222                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34645515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34645515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34645515                       # number of overall hits
system.cpu.dcache.overall_hits::total        34645515                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       352647                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         352647                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       352647                       # number of overall misses
system.cpu.dcache.overall_misses::total        352647                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22563327991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22563327991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22563327991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22563327991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34998162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34998162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34998162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34998162                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010076                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010076                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010076                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010076                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63982.758937                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63982.758937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63982.758937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63982.758937                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23110                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               858                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.934732                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       242907                       # number of writebacks
system.cpu.dcache.writebacks::total            242907                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        94142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        94142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        94142                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        94142                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258505                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18152608991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18152608991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18152608991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18152608991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007386                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007386                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007386                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007386                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70221.500516                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70221.500516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70221.500516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70221.500516                       # average overall mshr miss latency
system.cpu.dcache.replacements                 257991                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19261391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19261391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       159186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        159186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8219362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8219362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19420577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19420577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51633.698943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51633.698943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        81584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        81584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4223306500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4223306500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54422.650189                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54422.650189                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14343965991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14343965991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74143.966955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74143.966955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12558                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12558                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13929302491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13929302491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76998.736842                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76998.736842                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.653937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34904021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258503                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.023659                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.653937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70254827                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70254827                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19831468                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29931614                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30588370                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2135114                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 430545                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8887531                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96659                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              204378524                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                541311                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23443354                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16050232                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109815                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21078650                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      111074604                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23793413                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10709170                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61309095                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1054384                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  323                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1817                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  17302202                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                257733                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82917111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.523463                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.357500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47881630     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1508435      1.82%     59.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3947889      4.76%     64.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3130472      3.78%     68.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1934815      2.33%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2358908      2.84%     73.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2177357      2.63%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1976131      2.38%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18001474     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82917111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.286649                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.338163                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17155738                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17155738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17155738                       # number of overall hits
system.cpu.icache.overall_hits::total        17155738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146462                       # number of overall misses
system.cpu.icache.overall_misses::total        146462                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2004806500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2004806500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2004806500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2004806500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17302200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17302200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17302200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17302200                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008465                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008465                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008465                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008465                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13688.236539                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13688.236539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13688.236539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13688.236539                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          408                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145369                       # number of writebacks
system.cpu.icache.writebacks::total            145369                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          585                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          585                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145877                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145877                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145877                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145877                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1835158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1835158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1835158000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1835158000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008431                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008431                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008431                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008431                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12580.173708                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12580.173708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12580.173708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12580.173708                       # average overall mshr miss latency
system.cpu.icache.replacements                 145369                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17155738                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17155738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146462                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2004806500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2004806500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17302200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17302200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13688.236539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13688.236539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          585                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          585                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1835158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1835158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008431                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008431                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12580.173708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12580.173708                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.619314                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17301615                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.604132                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.619314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34750277                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34750277                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17302472                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           405                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3974147                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1308769                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4624                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1173                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 762730                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48032                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    477                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41502646000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 430545                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20918363                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9504270                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2620                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31581556                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20479757                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              202924523                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64951                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 720018                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    588                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19396697                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           224832518                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   530845292                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                311817172                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5971780                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16499725                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      39                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11550679                       # count of insts added to the skid buffer
system.cpu.rob.reads                        271395205                       # The number of ROB reads
system.cpu.rob.writes                       401536001                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144523                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49396                       # number of demand (read+write) hits
system.l2.demand_hits::total                   193919                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144523                       # number of overall hits
system.l2.overall_hits::.cpu.data               49396                       # number of overall hits
system.l2.overall_hits::total                  193919                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209107                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210459                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1352                       # number of overall misses
system.l2.overall_misses::.cpu.data            209107                       # number of overall misses
system.l2.overall_misses::total                210459                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94771500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17234150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17328921500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94771500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17234150000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17328921500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404378                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404378                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009268                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520451                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009268                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520451                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70097.263314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82417.853061                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82338.704926                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70097.263314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82417.853061                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82338.704926                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198750                       # number of writebacks
system.l2.writebacks::total                    198750                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210458                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210458                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80913500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15107553000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15188466500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80913500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15107553000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15188466500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520449                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59891.561806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72247.954397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72168.634597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59891.561806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72247.954397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72168.634597                       # average overall mshr miss latency
system.l2.replacements                         202580                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       242907                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           242907                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       242907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       242907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145369                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145369                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145369                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145369                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19597                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19597                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161321                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161321                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13444897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13444897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83342.509655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83342.509655                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11804626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11804626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73174.763360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73174.763360                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144523                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144523                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94771500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94771500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009268                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009268                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70097.263314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70097.263314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80913500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80913500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59891.561806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59891.561806                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3789253000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3789253000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.615918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79296.300172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79296.300172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47786                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47786                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3302927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3302927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.615918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.615918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69119.135312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69119.135312                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.379126                       # Cycle average of tags in use
system.l2.tags.total_refs                      807674                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210772                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.831980                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.871089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.688091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8072.819946                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991868                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6672364                       # Number of tag accesses
system.l2.tags.data_accesses                  6672364                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000701840500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11892                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11892                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611330                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186928                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198750                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210458                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198750                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210458                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.695846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.830399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.056512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11887     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11892                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.710562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.676677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.087840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8143     68.47%     68.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.03%     68.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2944     24.76%     93.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              647      5.44%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              153      1.29%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11892                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13469312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    324.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41502388000                       # Total gap between requests
system.mem_ctrls.avgGap                     101421.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13382464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2083337.047955930466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 322448453.045620322227                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 306443304.843744218349                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1351                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209107                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198750                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36330500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8207041250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 990762924500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26891.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39248.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4984970.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13382848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13469312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1351                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209107                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210458                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2083337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    322457705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        324541043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2083337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2083337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    306486483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       306486483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    306486483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2083337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    322457705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       631027525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210452                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198722                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13253                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4297396750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052260000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8243371750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20419.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39169.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77977                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91459                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239735                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.232878                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.760381                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   111.006105                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173710     72.46%     72.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45411     18.94%     91.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9549      3.98%     95.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5154      2.15%     97.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3441      1.44%     98.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1341      0.56%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          607      0.25%     99.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          240      0.10%     99.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          282      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239735                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13468928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              324.531790                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              306.443305                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       855971760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       454948395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751306500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518262480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3276031200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17924941050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    842328960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24623790345                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.306517                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2039370500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1385800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38077475500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855757560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454845930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751320780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519066360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3276031200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17915187210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    850542720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24622751760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.281492                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2060194500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1385800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38056651500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49137                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198750                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2982                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161321                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161321                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49137                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622648                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622648                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622648                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26189312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26189312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26189312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210458                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210458    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210458                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301797500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263072500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145369                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18914                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180918                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145877                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77585                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437121                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775001                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1212122                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18639616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32090240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50729856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202582                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           606962                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001557                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039843                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606027     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    925      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             606962                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41502646000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792147000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218824482                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         387755999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
