clitemid,title,description,note,template_checklist_id,reference,minimumdal,supplements,status
8,Have requirement omissions and errors been provided to the appropriate process for resolution?,Have requirement omissions and errors been provided to the appropriate process for resolution?,,161,5.1.1.3; 5.1.2.7,"[""A"", ""B"", ""C"", ""D""]",[],
1,"Have design constraints (due to production processes, standards, procedures, technology, design environment and design guidance) been identified?","Have design constraints (due to production processes, standards, procedures, technology, design environment and design guidance) been identified?",,161,5.1.2.3,"[""A"", ""B"", ""C"", ""D""]",[],
2,Have all hardware item high-level requirements and derived requirements been developed?,Have all hardware item high-level requirements and derived requirements been developed?,,161,5.1.1.1; 5.1.2.4,"[""A"", ""B"", ""C"", ""D""]",[],
3,"Have all derived requirements and the requirements that are traceable to the upper-level requirements been independently validated (especially with respect to safety) at some hierarchical level by review, analysis or test?","Have all derived requirements and the requirements that are traceable to the upper-level requirements been independently validated (especially with respect to safety) at some hierarchical level by review, analysis or test?",,161,6.1.2.2; AC20-152A CD-3,"[""A"", ""B""]",[],
4,"Have all derived requirements and the requirements that are traceable to the upper-level requirements been validated  (especially with respect to safety) at some hierarchical level by review, analysis or test?","Have all derived requirements and the requirements that are traceable to the upper-level requirements been validated  (especially with respect to safety) at some hierarchical level by review, analysis or test?",,161,6.1.2.2; AC20-152A CD-3,"[""C"", ""D""]",[],
5,"Do the hardware requirements include the expected behavior of the design in response to abnormal and boundary conditions (i.e., Robustness Requirements)?","Do the hardware requirements include the expected behavior of the design in response to abnormal and boundary conditions (i.e., Robustness Requirements)?",,161,AC20-152A CD-7,"[""A"", ""B""]",[],
6,Has a requirements review been held to ensure the acceptability of requirements and compliance to the guidelines of 6.3.3.1?,Has a requirements review been held to ensure the acceptability of requirements and compliance to the guidelines of 6.3.3.1?,,161,6.3.3.1,"[""A"", ""B"", ""C"", ""D""]",[],
7,Have derived high-level requirements been provided to the System Safety Assessment Process?,Have derived high-level requirements been provided to the System Safety Assessment Process?,,161,5.1.1.2; 5.1.2.5; 6.1.2.3,"[""A"", ""B"", ""C"", ""D""]",[],
9,Are the requirements traceable to system requirements? Are derived requirements traceable as far as possible through the hierarchical levels?,Are the requirements traceable to system requirements? Are derived requirements traceable as far as possible through the hierarchical levels?,,161,5.1.2.8,"[""A"", ""B"", ""C"", ""D""]",[],
10,Are the requirements complete and compliant with respect to  system requirements?,Are the requirements complete and compliant with respect to  system requirements?,,161,6.1.2.4; 6.1.2.5; AC20-152A CD-3,"[""A"", ""B"", ""C"", ""D""]",[],
11,Has traceability been established between the derived and high-level hardware requirements and the validation activities and results?,Has traceability been established between the derived and high-level hardware requirements and the validation activities and results?,,161,6.1.2.6,"[""A"", ""B"", ""C"", ""D""]",[],
12,"Have requirement omissions and errors from the validation process been fed back to the appropriate process for
resolution?","Have requirement omissions and errors from the validation process been fed back to the appropriate process for
resolution?",,161,6.1.2.7,"[""A"", ""B"", ""C"", ""D""]",[],
13,"If COTS IP is used, do the requirements include all the IP functions, including unused ones for deactivation?","If COTS IP is used, do the requirements include all the IP functions, including unused ones for deactivation?",,161,AC20-152A IP-5,"[""A"", ""B"", ""C""]",[],
14,Have the planned transition criteria for entering the Hardware Conceptual Design Process as identified in the PHAC and Hardware Development Plan been satisfied? ,Have the planned transition criteria for entering the Hardware Conceptual Design Process as identified in the PHAC and Hardware Development Plan been satisfied? ,,161,3.2,"[""A"", ""B"", ""C"", ""D""]",[],
