Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan  3 22:45:25 2022
| Host         : HALx1 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file chip_test_env_wrapper_timing_summary_routed.rpt -pb chip_test_env_wrapper_timing_summary_routed.pb -rpx chip_test_env_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : chip_test_env_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (434)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (79)
5. checking no_input_delay (2)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (434)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/internal_count_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/state_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/chip_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (79)
-------------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.290        0.000                      0                 3691        0.019        0.000                      0                 3691        4.020        0.000                       0                  1502  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.290        0.000                      0                 3691        0.019        0.000                      0                 3691        4.020        0.000                       0                  1502  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.933ns (32.925%)  route 3.938ns (67.075%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.829     8.050    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X20Y55         LUT5 (Prop_lut5_I0_O)        0.356     8.406 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.538     8.944    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X21Y53         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.489    12.681    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y53         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X21Y53         FDRE (Setup_fdre_C_CE)      -0.409    12.234    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.933ns (32.925%)  route 3.938ns (67.075%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.829     8.050    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X20Y55         LUT5 (Prop_lut5_I0_O)        0.356     8.406 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.538     8.944    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X21Y53         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.489    12.681    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y53         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X21Y53         FDRE (Setup_fdre_C_CE)      -0.409    12.234    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.933ns (32.925%)  route 3.938ns (67.075%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.829     8.050    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X20Y55         LUT5 (Prop_lut5_I0_O)        0.356     8.406 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.538     8.944    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X21Y53         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.489    12.681    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y53         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X21Y53         FDRE (Setup_fdre_C_CE)      -0.409    12.234    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 1.931ns (33.659%)  route 3.806ns (66.341%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.604     7.825    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.354     8.179 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.631     8.810    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.494    12.686    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[16]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X13Y61         FDRE (Setup_fdre_C_CE)      -0.409    12.239    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[16]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 1.931ns (33.659%)  route 3.806ns (66.341%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.604     7.825    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.354     8.179 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.631     8.810    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.494    12.686    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X13Y61         FDRE (Setup_fdre_C_CE)      -0.409    12.239    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[19]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 1.931ns (33.659%)  route 3.806ns (66.341%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.604     7.825    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.354     8.179 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.631     8.810    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.494    12.686    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X13Y61         FDRE (Setup_fdre_C_CE)      -0.409    12.239    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[20]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 1.931ns (33.659%)  route 3.806ns (66.341%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.604     7.825    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.354     8.179 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.631     8.810    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.494    12.686    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[22]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X13Y61         FDRE (Setup_fdre_C_CE)      -0.409    12.239    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[22]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 1.931ns (33.659%)  route 3.806ns (66.341%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.604     7.825    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.354     8.179 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           0.631     8.810    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.494    12.686    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y61         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[23]/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X13Y61         FDRE (Setup_fdre_C_CE)      -0.409    12.239    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4_reg[23]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 1.909ns (32.747%)  route 3.921ns (67.253%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.829     8.050    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X20Y55         LUT5 (Prop_lut5_I0_O)        0.332     8.382 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.521     8.902    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X21Y55         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.489    12.681    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y55         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_CE)      -0.205    12.438    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 1.909ns (32.747%)  route 3.921ns (67.253%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.765     3.073    chip_test_env_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  chip_test_env_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           0.979     5.386    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     5.510 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.591     6.102    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X2Y54          LUT4 (Prop_lut4_I3_O)        0.119     6.221 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_2/O
                         net (fo=20, routed)          1.829     8.050    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X20Y55         LUT5 (Prop_lut5_I0_O)        0.332     8.382 r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.521     8.902    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X21Y55         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        1.489    12.681    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y55         FDRE                                         r  chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_CE)      -0.205    12.438    chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.895%)  route 0.194ns (51.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.582     0.923    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.194     1.258    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.303 r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.303    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[29]
    SLICE_X1Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.852     1.222    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.581     0.922    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y38          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.112     1.175    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y39          SRLC32E                                      r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.849     1.219    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.941%)  route 0.251ns (64.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.567     0.908    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=8, routed)           0.251     1.300    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/s00_axi_awaddr[0]
    SLICE_X7Y53          FDRE                                         r  chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.833     1.203    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y53          FDRE                                         r  chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X7Y53          FDRE (Hold_fdre_C_D)         0.070     1.244    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.495%)  route 0.232ns (55.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.584     0.925    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.232     1.298    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.343 r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.343    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X2Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.854     1.224    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.187ns (43.043%)  route 0.247ns (56.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.582     0.923    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.247     1.311    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.357 r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.357    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[30]
    SLICE_X1Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.852     1.222    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.647%)  route 0.284ns (63.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.583     0.924    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y55          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.164     1.088 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.284     1.371    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X4Y45          SRLC32E                                      r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.853     1.223    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.311    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.567     0.908    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=2, routed)           0.263     1.312    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/s00_axi_araddr[3]
    SLICE_X9Y53          FDRE                                         r  chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.833     1.203    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y53          FDRE                                         r  chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.072     1.246    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.454%)  route 0.268ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.567     0.908    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=2, routed)           0.268     1.317    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/s00_axi_awaddr[3]
    SLICE_X7Y53          FDRE                                         r  chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.833     1.203    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y53          FDRE                                         r  chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X7Y53          FDRE (Hold_fdre_C_D)         0.072     1.246    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.567     0.908    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y49          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=8, routed)           0.267     1.316    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/s00_axi_araddr[1]
    SLICE_X9Y53          FDRE                                         r  chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.833     1.203    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y53          FDRE                                         r  chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.066     1.240    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.830%)  route 0.316ns (69.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.583     0.924    chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y55          FDRE                                         r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  chip_test_env_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.316     1.381    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X4Y45          SRLC32E                                      r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    chip_test_env_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1502, routed)        0.853     1.223    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.303    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { chip_test_env_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  chip_test_env_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X4Y54    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y53    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y53    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y53    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y53    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y53    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y53    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y53    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y53    chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y48   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y47   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y42   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y42   chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK



