// Seed: 945225429
module module_0;
  logic id_1;
  ;
endmodule
module module_1 (
    output uwire id_0
    , id_12,
    output uwire id_1,
    output tri id_2,
    output wor id_3,
    input wand id_4,
    input tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input uwire id_10
    , id_13
);
  logic [1 : ""] id_14;
  ;
  always @(id_5) begin : LABEL_0
    id_12 <= id_14 < -1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wand id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  xor primCall (id_10, id_12, id_13, id_14, id_2, id_4, id_5, id_6, id_7, id_8, id_9);
  input wire id_1;
  assign id_5 = -1;
endmodule
