# compile vhdl design source files
vhdl xil_defaultlib  "../../../processes.srcs/sources_1/new/reset_bridge.vhd"
vhdl xil_defaultlib  "../../../processes.srcs/sim_1/imports/VHDL/reset_bridge_tb.vhd"

# Do not sort compile order
nosort
