{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 18:31:46 2010 " "Info: Processing started: Tue Feb 23 18:31:46 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA_top_level -c VGA_top_level --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_top_level -c VGA_top_level --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "VGA_top_level.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/VGA_top_level.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "VGA_SYNC:videoSync\|pixel_clock_int " "Info: Detected ripple clock \"VGA_SYNC:videoSync\|pixel_clock_int\" as buffer" {  } { { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 55 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:videoSync\|pixel_clock_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register VGA_SYNC:videoSync\|v_count\[5\] register VGA_SYNC:videoSync\|pixel_row\[8\] 280.58 MHz 3.564 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 280.58 MHz between source register \"VGA_SYNC:videoSync\|v_count\[5\]\" and destination register \"VGA_SYNC:videoSync\|pixel_row\[8\]\" (period= 3.564 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.351 ns + Longest register register " "Info: + Longest register to register delay is 3.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:videoSync\|v_count\[5\] 1 REG LCFF_X50_Y14_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y14_N11; Fanout = 5; REG Node = 'VGA_SYNC:videoSync\|v_count\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:videoSync|v_count[5] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.275 ns) 1.045 ns VGA_SYNC:videoSync\|LessThan6~0 2 COMB LCCOMB_X51_Y14_N10 2 " "Info: 2: + IC(0.770 ns) + CELL(0.275 ns) = 1.045 ns; Loc. = LCCOMB_X51_Y14_N10; Fanout = 2; COMB Node = 'VGA_SYNC:videoSync\|LessThan6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { VGA_SYNC:videoSync|v_count[5] VGA_SYNC:videoSync|LessThan6~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.275 ns) 2.014 ns VGA_SYNC:videoSync\|LessThan6~2 3 COMB LCCOMB_X49_Y14_N24 6 " "Info: 3: + IC(0.694 ns) + CELL(0.275 ns) = 2.014 ns; Loc. = LCCOMB_X49_Y14_N24; Fanout = 6; COMB Node = 'VGA_SYNC:videoSync\|LessThan6~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { VGA_SYNC:videoSync|LessThan6~0 VGA_SYNC:videoSync|LessThan6~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.660 ns) 3.351 ns VGA_SYNC:videoSync\|pixel_row\[8\] 4 REG LCFF_X51_Y14_N15 1 " "Info: 4: + IC(0.677 ns) + CELL(0.660 ns) = 3.351 ns; Loc. = LCFF_X51_Y14_N15; Fanout = 1; REG Node = 'VGA_SYNC:videoSync\|pixel_row\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { VGA_SYNC:videoSync|LessThan6~2 VGA_SYNC:videoSync|pixel_row[8] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 36.11 % ) " "Info: Total cell delay = 1.210 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.141 ns ( 63.89 % ) " "Info: Total interconnect delay = 2.141 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { VGA_SYNC:videoSync|v_count[5] VGA_SYNC:videoSync|LessThan6~0 VGA_SYNC:videoSync|LessThan6~2 VGA_SYNC:videoSync|pixel_row[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.351 ns" { VGA_SYNC:videoSync|v_count[5] {} VGA_SYNC:videoSync|LessThan6~0 {} VGA_SYNC:videoSync|LessThan6~2 {} VGA_SYNC:videoSync|pixel_row[8] {} } { 0.000ns 0.770ns 0.694ns 0.677ns } { 0.000ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.299 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VGA_top_level.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/VGA_top_level.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns VGA_SYNC:videoSync\|pixel_clock_int 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'VGA_SYNC:videoSync\|pixel_clock_int'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns VGA_SYNC:videoSync\|pixel_clock_int~clkctrl 3 COMB CLKCTRL_G1 37 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 37; COMB Node = 'VGA_SYNC:videoSync\|pixel_clock_int~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.299 ns VGA_SYNC:videoSync\|pixel_row\[8\] 4 REG LCFF_X51_Y14_N15 1 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.299 ns; Loc. = LCFF_X51_Y14_N15; Fanout = 1; REG Node = 'VGA_SYNC:videoSync\|pixel_row\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|pixel_row[8] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.04 % ) " "Info: Total cell delay = 2.323 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.976 ns ( 45.96 % ) " "Info: Total interconnect delay = 1.976 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|pixel_row[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { CLOCK_50 {} CLOCK_50~combout {} VGA_SYNC:videoSync|pixel_clock_int {} VGA_SYNC:videoSync|pixel_clock_int~clkctrl {} VGA_SYNC:videoSync|pixel_row[8] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.298 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 4.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VGA_top_level.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/VGA_top_level.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns VGA_SYNC:videoSync\|pixel_clock_int 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'VGA_SYNC:videoSync\|pixel_clock_int'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns VGA_SYNC:videoSync\|pixel_clock_int~clkctrl 3 COMB CLKCTRL_G1 37 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 37; COMB Node = 'VGA_SYNC:videoSync\|pixel_clock_int~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 4.298 ns VGA_SYNC:videoSync\|v_count\[5\] 4 REG LCFF_X50_Y14_N11 5 " "Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 4.298 ns; Loc. = LCFF_X50_Y14_N11; Fanout = 5; REG Node = 'VGA_SYNC:videoSync\|v_count\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|v_count[5] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.05 % ) " "Info: Total cell delay = 2.323 ns ( 54.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.975 ns ( 45.95 % ) " "Info: Total interconnect delay = 1.975 ns ( 45.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|v_count[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.298 ns" { CLOCK_50 {} CLOCK_50~combout {} VGA_SYNC:videoSync|pixel_clock_int {} VGA_SYNC:videoSync|pixel_clock_int~clkctrl {} VGA_SYNC:videoSync|v_count[5] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|pixel_row[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { CLOCK_50 {} CLOCK_50~combout {} VGA_SYNC:videoSync|pixel_clock_int {} VGA_SYNC:videoSync|pixel_clock_int~clkctrl {} VGA_SYNC:videoSync|pixel_row[8] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|v_count[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.298 ns" { CLOCK_50 {} CLOCK_50~combout {} VGA_SYNC:videoSync|pixel_clock_int {} VGA_SYNC:videoSync|pixel_clock_int~clkctrl {} VGA_SYNC:videoSync|v_count[5] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 134 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 134 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { VGA_SYNC:videoSync|v_count[5] VGA_SYNC:videoSync|LessThan6~0 VGA_SYNC:videoSync|LessThan6~2 VGA_SYNC:videoSync|pixel_row[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.351 ns" { VGA_SYNC:videoSync|v_count[5] {} VGA_SYNC:videoSync|LessThan6~0 {} VGA_SYNC:videoSync|LessThan6~2 {} VGA_SYNC:videoSync|pixel_row[8] {} } { 0.000ns 0.770ns 0.694ns 0.677ns } { 0.000ns 0.275ns 0.275ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|pixel_row[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { CLOCK_50 {} CLOCK_50~combout {} VGA_SYNC:videoSync|pixel_clock_int {} VGA_SYNC:videoSync|pixel_clock_int~clkctrl {} VGA_SYNC:videoSync|pixel_row[8] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|v_count[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.298 ns" { CLOCK_50 {} CLOCK_50~combout {} VGA_SYNC:videoSync|pixel_clock_int {} VGA_SYNC:videoSync|pixel_clock_int~clkctrl {} VGA_SYNC:videoSync|v_count[5] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_BLANK VGA_SYNC:videoSync\|video_on_h 12.787 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_BLANK\" through register \"VGA_SYNC:videoSync\|video_on_h\" is 12.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.309 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 4.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VGA_top_level.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/VGA_top_level.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns VGA_SYNC:videoSync\|pixel_clock_int 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'VGA_SYNC:videoSync\|pixel_clock_int'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns VGA_SYNC:videoSync\|pixel_clock_int~clkctrl 3 COMB CLKCTRL_G1 37 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 37; COMB Node = 'VGA_SYNC:videoSync\|pixel_clock_int~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 4.309 ns VGA_SYNC:videoSync\|video_on_h 4 REG LCFF_X49_Y14_N31 1 " "Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 4.309 ns; Loc. = LCFF_X49_Y14_N31; Fanout = 1; REG Node = 'VGA_SYNC:videoSync\|video_on_h'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|video_on_h } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.91 % ) " "Info: Total cell delay = 2.323 ns ( 53.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.986 ns ( 46.09 % ) " "Info: Total interconnect delay = 1.986 ns ( 46.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|video_on_h } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { CLOCK_50 {} CLOCK_50~combout {} VGA_SYNC:videoSync|pixel_clock_int {} VGA_SYNC:videoSync|pixel_clock_int~clkctrl {} VGA_SYNC:videoSync|video_on_h {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.228 ns + Longest register pin " "Info: + Longest register to pin delay is 8.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:videoSync\|video_on_h 1 REG LCFF_X49_Y14_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y14_N31; Fanout = 1; REG Node = 'VGA_SYNC:videoSync\|video_on_h'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:videoSync|video_on_h } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.419 ns) 0.728 ns VGA_SYNC:videoSync\|video_on 2 COMB LCCOMB_X49_Y14_N0 1 " "Info: 2: + IC(0.309 ns) + CELL(0.419 ns) = 0.728 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 1; COMB Node = 'VGA_SYNC:videoSync\|video_on'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { VGA_SYNC:videoSync|video_on_h VGA_SYNC:videoSync|video_on } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/vga_sync.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.702 ns) + CELL(2.798 ns) 8.228 ns VGA_BLANK 3 PIN PIN_D6 0 " "Info: 3: + IC(4.702 ns) + CELL(2.798 ns) = 8.228 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'VGA_BLANK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { VGA_SYNC:videoSync|video_on VGA_BLANK } "NODE_NAME" } } { "VGA_top_level.vhd" "" { Text "C:/Documents and Settings/ece-lab3/Desktop/Mini_project_vga/VGA_top_level.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 39.10 % ) " "Info: Total cell delay = 3.217 ns ( 39.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.011 ns ( 60.90 % ) " "Info: Total interconnect delay = 5.011 ns ( 60.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { VGA_SYNC:videoSync|video_on_h VGA_SYNC:videoSync|video_on VGA_BLANK } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { VGA_SYNC:videoSync|video_on_h {} VGA_SYNC:videoSync|video_on {} VGA_BLANK {} } { 0.000ns 0.309ns 4.702ns } { 0.000ns 0.419ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { CLOCK_50 VGA_SYNC:videoSync|pixel_clock_int VGA_SYNC:videoSync|pixel_clock_int~clkctrl VGA_SYNC:videoSync|video_on_h } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { CLOCK_50 {} CLOCK_50~combout {} VGA_SYNC:videoSync|pixel_clock_int {} VGA_SYNC:videoSync|pixel_clock_int~clkctrl {} VGA_SYNC:videoSync|video_on_h {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { VGA_SYNC:videoSync|video_on_h VGA_SYNC:videoSync|video_on VGA_BLANK } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { VGA_SYNC:videoSync|video_on_h {} VGA_SYNC:videoSync|video_on {} VGA_BLANK {} } { 0.000ns 0.309ns 4.702ns } { 0.000ns 0.419ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 18:31:46 2010 " "Info: Processing ended: Tue Feb 23 18:31:46 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
