/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* IR */
#define IR__0__DR CYREG_GPIO_PRT0_DR
#define IR__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define IR__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define IR__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define IR__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define IR__0__HSIOM_MASK 0x000000F0u
#define IR__0__HSIOM_SHIFT 4u
#define IR__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define IR__0__INTR CYREG_GPIO_PRT0_INTR
#define IR__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define IR__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define IR__0__MASK 0x02u
#define IR__0__PC CYREG_GPIO_PRT0_PC
#define IR__0__PC2 CYREG_GPIO_PRT0_PC2
#define IR__0__PORT 0u
#define IR__0__PS CYREG_GPIO_PRT0_PS
#define IR__0__SHIFT 1u
#define IR__DR CYREG_GPIO_PRT0_DR
#define IR__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define IR__DR_INV CYREG_GPIO_PRT0_DR_INV
#define IR__DR_SET CYREG_GPIO_PRT0_DR_SET
#define IR__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define IR__INTR CYREG_GPIO_PRT0_INTR
#define IR__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define IR__INTSTAT CYREG_GPIO_PRT0_INTR
#define IR__MASK 0x02u
#define IR__PC CYREG_GPIO_PRT0_PC
#define IR__PC2 CYREG_GPIO_PRT0_PC2
#define IR__PORT 0u
#define IR__PS CYREG_GPIO_PRT0_PS
#define IR__SHIFT 1u

/* LED */
#define LED__0__DR CYREG_GPIO_PRT1_DR
#define LED__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED__0__HSIOM_MASK 0x00000F00u
#define LED__0__HSIOM_SHIFT 8u
#define LED__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED__0__INTR CYREG_GPIO_PRT1_INTR
#define LED__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED__0__MASK 0x04u
#define LED__0__PC CYREG_GPIO_PRT1_PC
#define LED__0__PC2 CYREG_GPIO_PRT1_PC2
#define LED__0__PORT 1u
#define LED__0__PS CYREG_GPIO_PRT1_PS
#define LED__0__SHIFT 2u
#define LED__DR CYREG_GPIO_PRT1_DR
#define LED__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define LED__DR_INV CYREG_GPIO_PRT1_DR_INV
#define LED__DR_SET CYREG_GPIO_PRT1_DR_SET
#define LED__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define LED__INTR CYREG_GPIO_PRT1_INTR
#define LED__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define LED__INTSTAT CYREG_GPIO_PRT1_INTR
#define LED__MASK 0x04u
#define LED__PC CYREG_GPIO_PRT1_PC
#define LED__PC2 CYREG_GPIO_PRT1_PC2
#define LED__PORT 1u
#define LED__PS CYREG_GPIO_PRT1_PS
#define LED__SHIFT 2u

/* ISR1 */
#define ISR1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ISR1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ISR1__INTC_MASK 0x100u
#define ISR1__INTC_NUMBER 8u
#define ISR1__INTC_PRIOR_MASK 0xC0u
#define ISR1__INTC_PRIOR_NUM 3u
#define ISR1__INTC_PRIOR_REG CYREG_CM0_IPR2
#define ISR1__INTC_SET_EN_REG CYREG_CM0_ISER
#define ISR1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* M_BL */
#define M_BL__0__DR CYREG_GPIO_PRT0_DR
#define M_BL__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define M_BL__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define M_BL__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define M_BL__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define M_BL__0__HSIOM_MASK 0x00F00000u
#define M_BL__0__HSIOM_SHIFT 20u
#define M_BL__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define M_BL__0__INTR CYREG_GPIO_PRT0_INTR
#define M_BL__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define M_BL__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define M_BL__0__MASK 0x20u
#define M_BL__0__PC CYREG_GPIO_PRT0_PC
#define M_BL__0__PC2 CYREG_GPIO_PRT0_PC2
#define M_BL__0__PORT 0u
#define M_BL__0__PS CYREG_GPIO_PRT0_PS
#define M_BL__0__SHIFT 5u
#define M_BL__DR CYREG_GPIO_PRT0_DR
#define M_BL__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define M_BL__DR_INV CYREG_GPIO_PRT0_DR_INV
#define M_BL__DR_SET CYREG_GPIO_PRT0_DR_SET
#define M_BL__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define M_BL__INTR CYREG_GPIO_PRT0_INTR
#define M_BL__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define M_BL__INTSTAT CYREG_GPIO_PRT0_INTR
#define M_BL__MASK 0x20u
#define M_BL__PC CYREG_GPIO_PRT0_PC
#define M_BL__PC2 CYREG_GPIO_PRT0_PC2
#define M_BL__PORT 0u
#define M_BL__PS CYREG_GPIO_PRT0_PS
#define M_BL__SHIFT 5u

/* M_BR */
#define M_BR__0__DR CYREG_GPIO_PRT1_DR
#define M_BR__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define M_BR__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define M_BR__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define M_BR__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define M_BR__0__HSIOM_MASK 0x000000F0u
#define M_BR__0__HSIOM_SHIFT 4u
#define M_BR__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define M_BR__0__INTR CYREG_GPIO_PRT1_INTR
#define M_BR__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define M_BR__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define M_BR__0__MASK 0x02u
#define M_BR__0__PC CYREG_GPIO_PRT1_PC
#define M_BR__0__PC2 CYREG_GPIO_PRT1_PC2
#define M_BR__0__PORT 1u
#define M_BR__0__PS CYREG_GPIO_PRT1_PS
#define M_BR__0__SHIFT 1u
#define M_BR__DR CYREG_GPIO_PRT1_DR
#define M_BR__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define M_BR__DR_INV CYREG_GPIO_PRT1_DR_INV
#define M_BR__DR_SET CYREG_GPIO_PRT1_DR_SET
#define M_BR__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define M_BR__INTR CYREG_GPIO_PRT1_INTR
#define M_BR__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define M_BR__INTSTAT CYREG_GPIO_PRT1_INTR
#define M_BR__MASK 0x02u
#define M_BR__PC CYREG_GPIO_PRT1_PC
#define M_BR__PC2 CYREG_GPIO_PRT1_PC2
#define M_BR__PORT 1u
#define M_BR__PS CYREG_GPIO_PRT1_PS
#define M_BR__SHIFT 1u

/* M_FL */
#define M_FL__0__DR CYREG_GPIO_PRT0_DR
#define M_FL__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define M_FL__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define M_FL__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define M_FL__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define M_FL__0__HSIOM_MASK 0x000F0000u
#define M_FL__0__HSIOM_SHIFT 16u
#define M_FL__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define M_FL__0__INTR CYREG_GPIO_PRT0_INTR
#define M_FL__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define M_FL__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define M_FL__0__MASK 0x10u
#define M_FL__0__PC CYREG_GPIO_PRT0_PC
#define M_FL__0__PC2 CYREG_GPIO_PRT0_PC2
#define M_FL__0__PORT 0u
#define M_FL__0__PS CYREG_GPIO_PRT0_PS
#define M_FL__0__SHIFT 4u
#define M_FL__DR CYREG_GPIO_PRT0_DR
#define M_FL__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define M_FL__DR_INV CYREG_GPIO_PRT0_DR_INV
#define M_FL__DR_SET CYREG_GPIO_PRT0_DR_SET
#define M_FL__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define M_FL__INTR CYREG_GPIO_PRT0_INTR
#define M_FL__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define M_FL__INTSTAT CYREG_GPIO_PRT0_INTR
#define M_FL__MASK 0x10u
#define M_FL__PC CYREG_GPIO_PRT0_PC
#define M_FL__PC2 CYREG_GPIO_PRT0_PC2
#define M_FL__PORT 0u
#define M_FL__PS CYREG_GPIO_PRT0_PS
#define M_FL__SHIFT 4u

/* M_FR */
#define M_FR__0__DR CYREG_GPIO_PRT0_DR
#define M_FR__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define M_FR__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define M_FR__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define M_FR__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define M_FR__0__HSIOM_MASK 0x0F000000u
#define M_FR__0__HSIOM_SHIFT 24u
#define M_FR__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define M_FR__0__INTR CYREG_GPIO_PRT0_INTR
#define M_FR__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define M_FR__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define M_FR__0__MASK 0x40u
#define M_FR__0__PC CYREG_GPIO_PRT0_PC
#define M_FR__0__PC2 CYREG_GPIO_PRT0_PC2
#define M_FR__0__PORT 0u
#define M_FR__0__PS CYREG_GPIO_PRT0_PS
#define M_FR__0__SHIFT 6u
#define M_FR__DR CYREG_GPIO_PRT0_DR
#define M_FR__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define M_FR__DR_INV CYREG_GPIO_PRT0_DR_INV
#define M_FR__DR_SET CYREG_GPIO_PRT0_DR_SET
#define M_FR__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define M_FR__INTR CYREG_GPIO_PRT0_INTR
#define M_FR__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define M_FR__INTSTAT CYREG_GPIO_PRT0_INTR
#define M_FR__MASK 0x40u
#define M_FR__PC CYREG_GPIO_PRT0_PC
#define M_FR__PC2 CYREG_GPIO_PRT0_PC2
#define M_FR__PORT 0u
#define M_FR__PS CYREG_GPIO_PRT0_PS
#define M_FR__SHIFT 6u

/* UART1 */
#define UART1_tx__0__DR CYREG_GPIO_PRT0_DR
#define UART1_tx__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART1_tx__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART1_tx__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART1_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART1_tx__0__HSIOM_MASK 0x00000F00u
#define UART1_tx__0__HSIOM_SHIFT 8u
#define UART1_tx__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART1_tx__0__INTR CYREG_GPIO_PRT0_INTR
#define UART1_tx__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART1_tx__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART1_tx__0__MASK 0x04u
#define UART1_tx__0__PC CYREG_GPIO_PRT0_PC
#define UART1_tx__0__PC2 CYREG_GPIO_PRT0_PC2
#define UART1_tx__0__PORT 0u
#define UART1_tx__0__PS CYREG_GPIO_PRT0_PS
#define UART1_tx__0__SHIFT 2u
#define UART1_tx__DR CYREG_GPIO_PRT0_DR
#define UART1_tx__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART1_tx__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART1_tx__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART1_tx__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART1_tx__INTR CYREG_GPIO_PRT0_INTR
#define UART1_tx__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART1_tx__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART1_tx__MASK 0x04u
#define UART1_tx__PC CYREG_GPIO_PRT0_PC
#define UART1_tx__PC2 CYREG_GPIO_PRT0_PC2
#define UART1_tx__PORT 0u
#define UART1_tx__PS CYREG_GPIO_PRT0_PS
#define UART1_tx__SHIFT 2u

/* Timer1 */
#define Timer1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT_CC
#define Timer1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT_CC_BUFF
#define Timer1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT_COUNTER
#define Timer1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT_CTRL
#define Timer1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT_INTR
#define Timer1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT_INTR_MASK
#define Timer1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT_INTR_MASKED
#define Timer1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT_INTR_SET
#define Timer1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT_PERIOD
#define Timer1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT_PERIOD_BUFF
#define Timer1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT_STATUS
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Timer1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT_TR_CTRL0
#define Timer1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT_TR_CTRL1
#define Timer1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT_TR_CTRL2

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 16000000U
#define CYDEV_BCLK__HFCLK__KHZ 16000U
#define CYDEV_BCLK__HFCLK__MHZ 16U
#define CYDEV_BCLK__SYSCLK__HZ 16000000U
#define CYDEV_BCLK__SYSCLK__KHZ 16000U
#define CYDEV_BCLK__SYSCLK__MHZ 16U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0A44119Au
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4D
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4D_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0200
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDD 3.3
#define CYDEV_VDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_s8srsslt_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
