# RISC-V
 This is an academic project for Design and implementation of a RISC-V processor using VHDL.
 ![](archi\_RISC\_V\_monocycle\_v0.1.png)


