{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 09:33:32 2011 " "Info: Processing started: Thu Sep 22 09:33:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sram_control -c sram_control --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sram_control -c sram_control --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50Mhz " "Info: Assuming node \"clock_50Mhz\" is an undefined clock" {  } { { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock_50Mhz register register state.read3 CS~reg0 420.17 MHz Internal " "Info: Clock \"clock_50Mhz\" Internal fmax is restricted to 420.17 MHz between source register \"state.read3\" and destination register \"CS~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.025 ns + Longest register register " "Info: + Longest register to register delay is 1.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.read3 1 REG LCFF_X20_Y4_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y4_N27; Fanout = 3; REG Node = 'state.read3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.read3 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.438 ns) 0.941 ns WideOr0~1 2 COMB LCCOMB_X20_Y4_N20 1 " "Info: 2: + IC(0.503 ns) + CELL(0.438 ns) = 0.941 ns; Loc. = LCCOMB_X20_Y4_N20; Fanout = 1; COMB Node = 'WideOr0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { state.read3 WideOr0~1 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.025 ns CS~reg0 3 REG LCFF_X20_Y4_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.025 ns; Loc. = LCFF_X20_Y4_N21; Fanout = 1; REG Node = 'CS~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { WideOr0~1 CS~reg0 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 50.93 % ) " "Info: Total cell delay = 0.522 ns ( 50.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.503 ns ( 49.07 % ) " "Info: Total interconnect delay = 0.503 ns ( 49.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { state.read3 WideOr0~1 CS~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.025 ns" { state.read3 {} WideOr0~1 {} CS~reg0 {} } { 0.000ns 0.503ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 2.692 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50Mhz\" to destination register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'clock_50Mhz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50Mhz clock_50Mhz~clkctrl } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns CS~reg0 3 REG LCFF_X20_Y4_N21 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X20_Y4_N21; Fanout = 1; REG Node = 'CS~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clock_50Mhz~clkctrl CS~reg0 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl CS~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} CS~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 2.692 ns - Longest register " "Info: - Longest clock path from clock \"clock_50Mhz\" to source register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'clock_50Mhz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50Mhz clock_50Mhz~clkctrl } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns state.read3 3 REG LCFF_X20_Y4_N27 3 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X20_Y4_N27; Fanout = 3; REG Node = 'state.read3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clock_50Mhz~clkctrl state.read3 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl state.read3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} state.read3 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl CS~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} CS~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl state.read3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} state.read3 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 60 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { state.read3 WideOr0~1 CS~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.025 ns" { state.read3 {} WideOr0~1 {} CS~reg0 {} } { 0.000ns 0.503ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl CS~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} CS~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl state.read3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} state.read3 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { CS~reg0 {} } {  } {  } "" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 60 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.write1 write_data clock_50Mhz 4.059 ns register " "Info: tsu for register \"state.write1\" (data pin = \"write_data\", clock pin = \"clock_50Mhz\") is 4.059 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.787 ns + Longest pin register " "Info: + Longest pin to register delay is 6.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns write_data 1 PIN PIN_V3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V3; Fanout = 18; PIN Node = 'write_data'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.576 ns) + CELL(0.275 ns) 6.703 ns state~29 2 COMB LCCOMB_X20_Y4_N0 1 " "Info: 2: + IC(5.576 ns) + CELL(0.275 ns) = 6.703 ns; Loc. = LCCOMB_X20_Y4_N0; Fanout = 1; COMB Node = 'state~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.851 ns" { write_data state~29 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.787 ns state.write1 3 REG LCFF_X20_Y4_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.787 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 1; REG Node = 'state.write1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { state~29 state.write1 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.211 ns ( 17.84 % ) " "Info: Total cell delay = 1.211 ns ( 17.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 82.16 % ) " "Info: Total interconnect delay = 5.576 ns ( 82.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.787 ns" { write_data state~29 state.write1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.787 ns" { write_data {} write_data~combout {} state~29 {} state.write1 {} } { 0.000ns 0.000ns 5.576ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 2.692 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50Mhz\" to destination register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'clock_50Mhz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50Mhz clock_50Mhz~clkctrl } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns state.write1 3 REG LCFF_X20_Y4_N1 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X20_Y4_N1; Fanout = 1; REG Node = 'state.write1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clock_50Mhz~clkctrl state.write1 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl state.write1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} state.write1 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.787 ns" { write_data state~29 state.write1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.787 ns" { write_data {} write_data~combout {} state~29 {} state.write1 {} } { 0.000ns 0.000ns 5.576ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl state.write1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} state.write1 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50Mhz WE WE~reg0 6.673 ns register " "Info: tco from clock \"clock_50Mhz\" to destination pin \"WE\" through register \"WE~reg0\" is 6.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 2.692 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to source register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'clock_50Mhz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50Mhz clock_50Mhz~clkctrl } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns WE~reg0 3 REG LCFF_X20_Y4_N25 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X20_Y4_N25; Fanout = 1; REG Node = 'WE~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clock_50Mhz~clkctrl WE~reg0 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl WE~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} WE~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 60 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.731 ns + Longest register pin " "Info: + Longest register to pin delay is 3.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WE~reg0 1 REG LCFF_X20_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y4_N25; Fanout = 1; REG Node = 'WE~reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE~reg0 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(2.798 ns) 3.731 ns WE 2 PIN PIN_AE10 0 " "Info: 2: + IC(0.933 ns) + CELL(2.798 ns) = 3.731 ns; Loc. = PIN_AE10; Fanout = 0; PIN Node = 'WE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { WE~reg0 WE } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 74.99 % ) " "Info: Total cell delay = 2.798 ns ( 74.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.933 ns ( 25.01 % ) " "Info: Total interconnect delay = 0.933 ns ( 25.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { WE~reg0 WE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.731 ns" { WE~reg0 {} WE {} } { 0.000ns 0.933ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl WE~reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} WE~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { WE~reg0 WE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.731 ns" { WE~reg0 {} WE {} } { 0.000ns 0.933ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "write_data sram_data\[1\] 10.153 ns Longest " "Info: Longest tpd from source pin \"write_data\" to destination pin \"sram_data\[1\]\" is 10.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns write_data 1 PIN PIN_V3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V3; Fanout = 18; PIN Node = 'write_data'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.513 ns) + CELL(2.788 ns) 10.153 ns sram_data\[1\] 2 PIN PIN_H12 0 " "Info: 2: + IC(6.513 ns) + CELL(2.788 ns) = 10.153 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'sram_data\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.301 ns" { write_data sram_data[1] } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.640 ns ( 35.85 % ) " "Info: Total cell delay = 3.640 ns ( 35.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.513 ns ( 64.15 % ) " "Info: Total interconnect delay = 6.513 ns ( 64.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.153 ns" { write_data sram_data[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.153 ns" { write_data {} write_data~combout {} sram_data[1] {} } { 0.000ns 0.000ns 6.513ns } { 0.000ns 0.852ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.read1 write_data clock_50Mhz -3.828 ns register " "Info: th for register \"state.read1\" (data pin = \"write_data\", clock pin = \"clock_50Mhz\") is -3.828 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 2.692 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to destination register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'clock_50Mhz~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50Mhz clock_50Mhz~clkctrl } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns state.read1 3 REG LCFF_X20_Y4_N11 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X20_Y4_N11; Fanout = 1; REG Node = 'state.read1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clock_50Mhz~clkctrl state.read1 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl state.read1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} state.read1 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.786 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns write_data 1 PIN PIN_V3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V3; Fanout = 18; PIN Node = 'write_data'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.575 ns) + CELL(0.275 ns) 6.702 ns state~30 2 COMB LCCOMB_X20_Y4_N10 1 " "Info: 2: + IC(5.575 ns) + CELL(0.275 ns) = 6.702 ns; Loc. = LCCOMB_X20_Y4_N10; Fanout = 1; COMB Node = 'state~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.850 ns" { write_data state~30 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.786 ns state.read1 3 REG LCFF_X20_Y4_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.786 ns; Loc. = LCFF_X20_Y4_N11; Fanout = 1; REG Node = 'state.read1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { state~30 state.read1 } "NODE_NAME" } } { "sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.211 ns ( 17.85 % ) " "Info: Total cell delay = 1.211 ns ( 17.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.575 ns ( 82.15 % ) " "Info: Total interconnect delay = 5.575 ns ( 82.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { write_data state~30 state.read1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { write_data {} write_data~combout {} state~30 {} state.read1 {} } { 0.000ns 0.000ns 5.575ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clock_50Mhz clock_50Mhz~clkctrl state.read1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clock_50Mhz {} clock_50Mhz~combout {} clock_50Mhz~clkctrl {} state.read1 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { write_data state~30 state.read1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.786 ns" { write_data {} write_data~combout {} state~30 {} state.read1 {} } { 0.000ns 0.000ns 5.575ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 09:33:34 2011 " "Info: Processing ended: Thu Sep 22 09:33:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
