# Homework 3: Synchronizer

## Overview
This assignment involved creating a 2-flip-flop synchronizer in VHDL to handle asynchronous signals by synchronizing them with a clock.

## Deliverables
[Screenshot](assets/HW3_Sync.png)
