// Seed: 1397046522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  logic id_5;
  wire [1 'h0 : -1] id_6;
  wire id_7;
  assign module_1.id_2 = 0;
  assign id_6 = {1 & 1, 1};
endmodule
module module_1 (
    input  tri1  id_0,
    output tri0  id_1,
    inout  tri0  id_2,
    input  uwire id_3
    , id_11,
    input  wire  id_4,
    output tri0  id_5,
    input  uwire id_6,
    output wire  id_7,
    output uwire id_8,
    input  uwire id_9
);
  wire [1 : -1] id_12;
  assign id_1 = (-1);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12
  );
  wire  id_13;
  wire  id_14;
  logic id_15 = id_6 == -1;
endmodule
