-- generated by newgenasym Thu Aug 23 12:07:22 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity con_fpc_15 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\10\:      INOUT  STD_LOGIC;    
	\11\:      INOUT  STD_LOGIC;    
	\12\:      INOUT  STD_LOGIC;    
	\13\:      INOUT  STD_LOGIC;    
	\14\:      INOUT  STD_LOGIC;    
	\15\:      INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	\6\:       INOUT  STD_LOGIC;    
	\7\:       INOUT  STD_LOGIC;    
	\8\:       INOUT  STD_LOGIC;    
	\9\:       INOUT  STD_LOGIC;    
	PIN1:      INOUT  STD_LOGIC;    
	PIN10:     INOUT  STD_LOGIC;    
	PIN11:     INOUT  STD_LOGIC;    
	PIN12:     INOUT  STD_LOGIC;    
	PIN13:     INOUT  STD_LOGIC;    
	PIN14:     INOUT  STD_LOGIC;    
	PIN15:     INOUT  STD_LOGIC;    
	PIN16:     INOUT  STD_LOGIC;    
	PIN17:     INOUT  STD_LOGIC;    
	PIN18:     INOUT  STD_LOGIC;    
	PIN19:     INOUT  STD_LOGIC;    
	PIN2:      INOUT  STD_LOGIC;    
	PIN20:     INOUT  STD_LOGIC;    
	PIN21:     INOUT  STD_LOGIC;    
	PIN22:     INOUT  STD_LOGIC;    
	PIN23:     INOUT  STD_LOGIC;    
	PIN24:     INOUT  STD_LOGIC;    
	PIN25:     INOUT  STD_LOGIC;    
	PIN26:     INOUT  STD_LOGIC;    
	PIN27:     INOUT  STD_LOGIC;    
	PIN28:     INOUT  STD_LOGIC;    
	PIN29:     INOUT  STD_LOGIC;    
	PIN3:      INOUT  STD_LOGIC;    
	PIN30:     INOUT  STD_LOGIC;    
	PIN4:      INOUT  STD_LOGIC;    
	PIN5:      INOUT  STD_LOGIC;    
	PIN6:      INOUT  STD_LOGIC;    
	PIN7:      INOUT  STD_LOGIC;    
	PIN8:      INOUT  STD_LOGIC;    
	PIN9:      INOUT  STD_LOGIC);
end con_fpc_15;
