Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Administrator/Desktop/whack-a-mole/top_isim_beh.exe -prj C:/Users/Administrator/Desktop/whack-a-mole/top_beh.prj top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/SegmentDecoder.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/ipcore_dir/mouse.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/ipcore_dir/hit_mouse.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/ipcore_dir/hit_empty.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/ipcore_dir/empty.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/vgac.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/ShiftReg.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/Seg7Remap.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/Seg7Decode.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/mouse.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/Hit_mouse.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/Hit_empty.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/Empty.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/clkdiv.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/AntiJitter.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/Seg7Device.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/Key_input.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/display.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/whack-a-mole/top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Administrator/Desktop/whack-a-mole/top.v" Line 68: Port segment is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/whack-a-mole/top.v" Line 64: Size mismatch in connection of port <keyX>. Formal port size is 4-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/whack-a-mole/top.v" Line 69: Size mismatch in connection of port <data>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/whack-a-mole/Seg7Device.v" Line 31: Size mismatch in connection of port <I>. Formal port size is 32-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:1016 - "C:/Users/Administrator/Desktop/whack-a-mole/display.v" Line 47: Port rdn is not connected to this instance
Completed static elaboration
Compiling module AntiJitter(WIDTH=4)
Compiling module Key_input
Compiling module SegmentDecoder
Compiling module Seg7Decode
Compiling module Seg7Remap
Compiling module ShiftReg(WIDTH=64)
Compiling module Seg7Device
Compiling module clkdiv
Compiling module vgac
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module mouse
Compiling module Mouse
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module empty
Compiling module Empty
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module hit_mouse
Compiling module Hit_mouse
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module hit_empty
Compiling module Hit_empty
Compiling module display
Compiling module top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 27 sub-compilation(s) to finish...
Compiled 30 Verilog Units
Built simulation executable C:/Users/Administrator/Desktop/whack-a-mole/top_isim_beh.exe
Fuse Memory Usage: 36900 KB
Fuse CPU Usage: 997 ms
